]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/media/usb/cx231xx/cx231xx.h
[media] cx231xx-417: remove empty functions
[mirror_ubuntu-bionic-kernel.git] / drivers / media / usb / cx231xx / cx231xx.h
CommitLineData
e0d3bafd
SD
1/*
2 cx231xx.h - driver for Conexant Cx23100/101/102 USB video capture devices
3
4 Copyright (C) 2008 <srinivasa.deevi at conexant dot com>
84b5dbf3 5 Based on em28xx driver
e0d3bafd
SD
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 2 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
19 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20 */
21
22#ifndef _CX231XX_H
23#define _CX231XX_H
24
25#include <linux/videodev2.h>
b1196126
SD
26#include <linux/types.h>
27#include <linux/ioctl.h>
e0d3bafd 28#include <linux/i2c.h>
61b04cb2 29#include <linux/workqueue.h>
e0d3bafd 30#include <linux/mutex.h>
b1196126 31
64fbf444 32#include <media/cx2341x.h>
b1196126
SD
33
34#include <media/videobuf-vmalloc.h>
35#include <media/v4l2-device.h>
d2370f8e 36#include <media/v4l2-ctrls.h>
1d08a4fa 37#include <media/v4l2-fh.h>
6bda9644 38#include <media/rc-core.h>
9ab66912 39#include <media/ir-kbd-i2c.h>
e0d3bafd 40#include <media/videobuf-dvb.h>
e0d3bafd
SD
41
42#include "cx231xx-reg.h"
6e4f574b 43#include "cx231xx-pcb-cfg.h"
e0d3bafd
SD
44#include "cx231xx-conf-reg.h"
45
e0d3bafd 46#define DRIVER_NAME "cx231xx"
44ecf1df 47#define PWR_SLEEP_INTERVAL 10
e0d3bafd
SD
48
49/* I2C addresses for control block in Cx231xx */
ecc67d10
SD
50#define AFE_DEVICE_ADDRESS 0x60
51#define I2S_BLK_DEVICE_ADDRESS 0x98
52#define VID_BLK_I2C_ADDRESS 0x88
64fbf444 53#define VERVE_I2C_ADDRESS 0x40
e0d3bafd
SD
54#define DIF_USE_BASEBAND 0xFFFFFFFF
55
56/* Boards supported by driver */
57#define CX231XX_BOARD_UNKNOWN 0
955e6ed8
MCC
58#define CX231XX_BOARD_CNXT_CARRAERA 1
59#define CX231XX_BOARD_CNXT_SHELBY 2
60#define CX231XX_BOARD_CNXT_RDE_253S 3
61#define CX231XX_BOARD_CNXT_RDU_253S 4
64fbf444 62#define CX231XX_BOARD_CNXT_VIDEO_GRABBER 5
955e6ed8
MCC
63#define CX231XX_BOARD_CNXT_RDE_250 6
64#define CX231XX_BOARD_CNXT_RDU_250 7
1a50fdde 65#define CX231XX_BOARD_HAUPPAUGE_EXETER 8
4270c3ca 66#define CX231XX_BOARD_HAUPPAUGE_USBLIVE2 9
9417bc6d 67#define CX231XX_BOARD_PV_PLAYTV_USB_HYBRID 10
4e105039 68#define CX231XX_BOARD_PV_XCAPTURE_USB 11
eeaaf817 69#define CX231XX_BOARD_KWORLD_UB430_USB_HYBRID 12
2a7b6a40 70#define CX231XX_BOARD_ICONBIT_U100 13
de8ae0d5
PM
71#define CX231XX_BOARD_HAUPPAUGE_USB2_FM_PAL 14
72#define CX231XX_BOARD_HAUPPAUGE_USB2_FM_NTSC 15
68c97bf3 73#define CX231XX_BOARD_ELGATO_VIDEO_CAPTURE_V2 16
e0d3bafd
SD
74
75/* Limits minimum and default number of buffers */
76#define CX231XX_MIN_BUF 4
77#define CX231XX_DEF_BUF 12
78#define CX231XX_DEF_VBI_BUF 6
79
80#define VBI_LINE_COUNT 17
81#define VBI_LINE_LENGTH 1440
82
83/*Limits the max URB message size */
84#define URB_MAX_CTRL_SIZE 80
85
86/* Params for validated field */
87#define CX231XX_BOARD_NOT_VALIDATED 1
84b5dbf3 88#define CX231XX_BOARD_VALIDATED 0
e0d3bafd
SD
89
90/* maximum number of cx231xx boards */
91#define CX231XX_MAXBOARDS 8
92
93/* maximum number of frames that can be queued */
94#define CX231XX_NUM_FRAMES 5
95
96/* number of buffers for isoc transfers */
97#define CX231XX_NUM_BUFS 8
98
99/* number of packets for each buffer
100 windows requests only 40 packets .. so we better do the same
101 this is what I found out for all alternate numbers there!
102 */
103#define CX231XX_NUM_PACKETS 40
104
e0d3bafd
SD
105/* default alternate; 0 means choose the best */
106#define CX231XX_PINOUT 0
107
108#define CX231XX_INTERLACED_DEFAULT 1
109
e0d3bafd 110/* time to wait when stopping the isoc transfer */
b9255176
SD
111#define CX231XX_URB_TIMEOUT \
112 msecs_to_jiffies(CX231XX_NUM_BUFS * CX231XX_NUM_PACKETS)
e0d3bafd 113
64fbf444
PB
114#define CX231xx_NORMS (\
115 V4L2_STD_NTSC_M | V4L2_STD_NTSC_M_JP | V4L2_STD_NTSC_443 | \
116 V4L2_STD_PAL_BG | V4L2_STD_PAL_DK | V4L2_STD_PAL_I | \
117 V4L2_STD_PAL_M | V4L2_STD_PAL_N | V4L2_STD_PAL_Nc | \
118 V4L2_STD_PAL_60 | V4L2_STD_SECAM_L | V4L2_STD_SECAM_DK)
64fbf444
PB
119
120#define SLEEP_S5H1432 30
121#define CX23417_OSC_EN 8
122#define CX23417_RESET 9
123
124struct cx23417_fmt {
125 char *name;
126 u32 fourcc; /* v4l2 format id */
127 int depth;
128 int flags;
129 u32 cxformat;
130};
e0d3bafd
SD
131enum cx231xx_mode {
132 CX231XX_SUSPEND,
133 CX231XX_ANALOG_MODE,
134 CX231XX_DIGITAL_MODE,
135};
136
137enum cx231xx_std_mode {
138 CX231XX_TV_AIR = 0,
139 CX231XX_TV_CABLE
140};
141
142enum cx231xx_stream_state {
143 STREAM_OFF,
144 STREAM_INTERRUPT,
145 STREAM_ON,
146};
147
148struct cx231xx;
149
64fbf444 150struct cx231xx_isoc_ctl {
84b5dbf3
MCC
151 /* max packet size of isoc transaction */
152 int max_pkt_size;
e0d3bafd 153
84b5dbf3
MCC
154 /* number of allocated urbs */
155 int num_bufs;
e0d3bafd 156
84b5dbf3
MCC
157 /* urb for isoc transfers */
158 struct urb **urb;
e0d3bafd 159
84b5dbf3
MCC
160 /* transfer buffers for isoc transfer */
161 char **transfer_buffer;
e0d3bafd 162
84b5dbf3
MCC
163 /* Last buffer command and region */
164 u8 cmd;
165 int pos, size, pktsize;
e0d3bafd 166
84b5dbf3
MCC
167 /* Last field: ODD or EVEN? */
168 int field;
e0d3bafd 169
84b5dbf3
MCC
170 /* Stores incomplete commands */
171 u32 tmp_buf;
172 int tmp_buf_len;
e0d3bafd 173
84b5dbf3
MCC
174 /* Stores already requested buffers */
175 struct cx231xx_buffer *buf;
e0d3bafd 176
84b5dbf3
MCC
177 /* Stores the number of received fields */
178 int nfields;
e0d3bafd 179
84b5dbf3 180 /* isoc urb callback */
cde4362f 181 int (*isoc_copy) (struct cx231xx *dev, struct urb *urb);
e0d3bafd
SD
182};
183
64fbf444
PB
184struct cx231xx_bulk_ctl {
185 /* max packet size of bulk transaction */
186 int max_pkt_size;
187
188 /* number of allocated urbs */
189 int num_bufs;
190
191 /* urb for bulk transfers */
192 struct urb **urb;
193
194 /* transfer buffers for bulk transfer */
195 char **transfer_buffer;
196
197 /* Last buffer command and region */
198 u8 cmd;
199 int pos, size, pktsize;
200
201 /* Last field: ODD or EVEN? */
202 int field;
203
204 /* Stores incomplete commands */
205 u32 tmp_buf;
206 int tmp_buf_len;
207
208 /* Stores already requested buffers */
209 struct cx231xx_buffer *buf;
210
211 /* Stores the number of received fields */
212 int nfields;
213
214 /* bulk urb callback */
215 int (*bulk_copy) (struct cx231xx *dev, struct urb *urb);
216};
217
e0d3bafd 218struct cx231xx_fmt {
84b5dbf3
MCC
219 char *name;
220 u32 fourcc; /* v4l2 format id */
221 int depth;
222 int reg;
e0d3bafd
SD
223};
224
225/* buffer for one video frame */
226struct cx231xx_buffer {
227 /* common v4l buffer stuff -- must be first */
228 struct videobuf_buffer vb;
229
230 struct list_head frame;
231 int top_field;
232 int receiving;
233};
234
64fbf444
PB
235enum ps_package_head {
236 CX231XX_NEED_ADD_PS_PACKAGE_HEAD = 0,
237 CX231XX_NONEED_PS_PACKAGE_HEAD
238};
239
e0d3bafd 240struct cx231xx_dmaqueue {
84b5dbf3
MCC
241 struct list_head active;
242 struct list_head queued;
e0d3bafd 243
84b5dbf3 244 wait_queue_head_t wq;
e0d3bafd
SD
245
246 /* Counters to control buffer fill */
84b5dbf3
MCC
247 int pos;
248 u8 is_partial_line;
249 u8 partial_buf[8];
250 u8 last_sav;
251 int current_field;
252 u32 bytes_left_in_line;
253 u32 lines_completed;
254 u8 field1_done;
255 u32 lines_per_field;
64fbf444
PB
256
257 /*Mpeg2 control buffer*/
258 u8 *p_left_data;
259 u32 left_data_count;
260 u8 mpeg_buffer_done;
261 u32 mpeg_buffer_completed;
262 enum ps_package_head add_ps_package_head;
263 char ps_head[10];
e0d3bafd
SD
264};
265
e0d3bafd
SD
266/* inputs */
267
268#define MAX_CX231XX_INPUT 4
269
270enum cx231xx_itype {
271 CX231XX_VMUX_COMPOSITE1 = 1,
272 CX231XX_VMUX_SVIDEO,
273 CX231XX_VMUX_TELEVISION,
84b5dbf3
MCC
274 CX231XX_VMUX_CABLE,
275 CX231XX_RADIO,
276 CX231XX_VMUX_DVB,
e0d3bafd
SD
277 CX231XX_VMUX_DEBUG
278};
279
280enum cx231xx_v_input {
84b5dbf3
MCC
281 CX231XX_VIN_1_1 = 0x1,
282 CX231XX_VIN_2_1,
283 CX231XX_VIN_3_1,
284 CX231XX_VIN_4_1,
285 CX231XX_VIN_1_2 = 0x01,
286 CX231XX_VIN_2_2,
287 CX231XX_VIN_3_2,
288 CX231XX_VIN_1_3 = 0x1,
289 CX231XX_VIN_2_3,
290 CX231XX_VIN_3_3,
e0d3bafd
SD
291};
292
293/* cx231xx has two audio inputs: tuner and line in */
294enum cx231xx_amux {
295 /* This is the only entry for cx231xx tuner input */
84b5dbf3 296 CX231XX_AMUX_VIDEO, /* cx231xx tuner */
e0d3bafd
SD
297 CX231XX_AMUX_LINE_IN, /* Line In */
298};
299
300struct cx231xx_reg_seq {
301 unsigned char bit;
84b5dbf3 302 unsigned char val;
e0d3bafd
SD
303 int sleep;
304};
305
306struct cx231xx_input {
307 enum cx231xx_itype type;
308 unsigned int vmux;
309 enum cx231xx_amux amux;
310 struct cx231xx_reg_seq *gpio;
311};
312
313#define INPUT(nr) (&cx231xx_boards[dev->model].input[nr])
314
315enum cx231xx_decoder {
316 CX231XX_NODECODER,
317 CX231XX_AVDECODER
318};
319
b9255176 320enum CX231XX_I2C_MASTER_PORT {
84b5dbf3
MCC
321 I2C_0 = 0,
322 I2C_1 = 1,
323 I2C_2 = 2,
324 I2C_3 = 3
b9255176 325};
e0d3bafd
SD
326
327struct cx231xx_board {
328 char *name;
329 int vchannels;
330 int tuner_type;
331 int tuner_addr;
84b5dbf3 332 v4l2_std_id norm; /* tv norm */
e0d3bafd 333
84b5dbf3
MCC
334 /* demod related */
335 int demod_addr;
336 u8 demod_xfer_mode; /* 0 - Serial; 1 - parallel */
e0d3bafd
SD
337
338 /* GPIO Pins */
339 struct cx231xx_reg_seq *dvb_gpio;
340 struct cx231xx_reg_seq *suspend_gpio;
341 struct cx231xx_reg_seq *tuner_gpio;
78bb6df6
MCC
342 /* Negative means don't use it */
343 s8 tuner_sif_gpio;
344 s8 tuner_scl_gpio;
345 s8 tuner_sda_gpio;
e0d3bafd 346
84b5dbf3
MCC
347 /* PIN ctrl */
348 u32 ctl_pin_status_mask;
349 u8 agc_analog_digital_select_gpio;
350 u32 gpio_pin_status_mask;
e0d3bafd 351
84b5dbf3
MCC
352 /* i2c masters */
353 u8 tuner_i2c_master;
354 u8 demod_i2c_master;
9ab66912
MCC
355 u8 ir_i2c_master;
356
357 /* for devices with I2C chips for IR */
29e3ec19 358 char *rc_map_name;
e0d3bafd
SD
359
360 unsigned int max_range_640_480:1;
361 unsigned int has_dvb:1;
2f861387 362 unsigned int has_417:1;
e0d3bafd 363 unsigned int valid:1;
2f861387
MCC
364 unsigned int no_alt_vanc:1;
365 unsigned int external_av:1;
38f5ddc1 366 unsigned int dont_use_port_3:1;
e0d3bafd
SD
367
368 unsigned char xclk, i2c_speed;
369
370 enum cx231xx_decoder decoder;
88806218 371 int output_mode;
e0d3bafd 372
84b5dbf3
MCC
373 struct cx231xx_input input[MAX_CX231XX_INPUT];
374 struct cx231xx_input radio;
b088ba65 375 struct rc_map *ir_codes;
e0d3bafd
SD
376};
377
378/* device states */
379enum cx231xx_dev_state {
380 DEV_INITIALIZED = 0x01,
381 DEV_DISCONNECTED = 0x02,
e0d3bafd
SD
382};
383
84b5dbf3
MCC
384enum AFE_MODE {
385 AFE_MODE_LOW_IF,
386 AFE_MODE_BASEBAND,
387 AFE_MODE_EU_HI_IF,
388 AFE_MODE_US_HI_IF,
389 AFE_MODE_JAPAN_HI_IF
e0d3bafd
SD
390};
391
84b5dbf3
MCC
392enum AUDIO_INPUT {
393 AUDIO_INPUT_MUTE,
394 AUDIO_INPUT_LINE,
395 AUDIO_INPUT_TUNER_TV,
396 AUDIO_INPUT_SPDIF,
397 AUDIO_INPUT_TUNER_FM
e0d3bafd
SD
398};
399
400#define CX231XX_AUDIO_BUFS 5
64fbf444
PB
401#define CX231XX_NUM_AUDIO_PACKETS 16
402#define CX231XX_ISO_NUM_AUDIO_PACKETS 64
e0d3bafd 403
e0d3bafd
SD
404/* cx231xx extensions */
405#define CX231XX_AUDIO 0x10
406#define CX231XX_DVB 0x20
407
408struct cx231xx_audio {
409 char name[50];
410 char *transfer_buffer[CX231XX_AUDIO_BUFS];
411 struct urb *urb[CX231XX_AUDIO_BUFS];
412 struct usb_device *udev;
413 unsigned int capture_transfer_done;
84b5dbf3 414 struct snd_pcm_substream *capture_pcm_substream;
e0d3bafd
SD
415
416 unsigned int hwptr_done_capture;
84b5dbf3 417 struct snd_card *sndcard;
e0d3bafd
SD
418
419 int users, shutdown;
64fbf444 420 /* locks */
e0d3bafd
SD
421 spinlock_t slock;
422
84b5dbf3
MCC
423 int alt; /* alternate */
424 int max_pkt_size; /* max packet size of isoc transaction */
425 int num_alt; /* Number of alternative settings */
e0d3bafd 426 unsigned int *alt_max_pkt_size; /* array of wMaxPacketSize */
84b5dbf3 427 u16 end_point_addr;
e0d3bafd
SD
428};
429
430struct cx231xx;
431
432struct cx231xx_fh {
1d08a4fa 433 struct v4l2_fh fh;
e0d3bafd 434 struct cx231xx *dev;
84b5dbf3 435 unsigned int stream_on:1; /* Locks streams */
84b5dbf3 436 enum v4l2_buf_type type;
64fbf444 437
71590765 438 struct videobuf_queue vb_vidq;
64fbf444
PB
439
440 /* vbi capture */
441 struct videobuf_queue vidq;
442 struct videobuf_queue vbiq;
443
444 /* MPEG Encoder specifics ONLY */
445
446 atomic_t v4l_reading;
e0d3bafd
SD
447};
448
b9255176 449/*****************************************************************/
e0d3bafd 450/* set/get i2c */
b9255176
SD
451/* 00--1Mb/s, 01-400kb/s, 10--100kb/s, 11--5Mb/s */
452#define I2C_SPEED_1M 0x0
453#define I2C_SPEED_400K 0x1
454#define I2C_SPEED_100K 0x2
455#define I2C_SPEED_5M 0x3
456
457/* 0-- STOP transaction */
458#define I2C_STOP 0x0
459/* 1-- do not transmit STOP at end of transaction */
460#define I2C_NOSTOP 0x1
b251e618 461/* 1--allow slave to insert clock wait states */
b9255176 462#define I2C_SYNC 0x1
e0d3bafd
SD
463
464struct cx231xx_i2c {
84b5dbf3 465 struct cx231xx *dev;
e0d3bafd 466
84b5dbf3 467 int nr;
e0d3bafd
SD
468
469 /* i2c i/o */
84b5dbf3 470 struct i2c_adapter i2c_adap;
84b5dbf3
MCC
471 struct i2c_client i2c_client;
472 u32 i2c_rc;
e0d3bafd
SD
473
474 /* different settings for each bus */
84b5dbf3
MCC
475 u8 i2c_period;
476 u8 i2c_nostop;
477 u8 i2c_reserve;
e0d3bafd
SD
478};
479
84b5dbf3
MCC
480struct cx231xx_i2c_xfer_data {
481 u8 dev_addr;
482 u8 direction; /* 1 - IN, 0 - OUT */
483 u8 saddr_len; /* sub address len */
484 u16 saddr_dat; /* sub addr data */
485 u8 buf_size; /* buffer size */
486 u8 *p_buffer; /* pointer to the buffer */
e0d3bafd
SD
487};
488
6e4f574b 489struct VENDOR_REQUEST_IN {
84b5dbf3
MCC
490 u8 bRequest;
491 u16 wValue;
492 u16 wIndex;
493 u16 wLength;
494 u8 direction;
495 u8 bData;
496 u8 *pBuff;
b9255176 497};
e0d3bafd 498
64fbf444
PB
499struct cx231xx_tvnorm {
500 char *name;
501 v4l2_std_id id;
502 u32 cxiformat;
503 u32 cxoformat;
504};
505
6e4f574b 506enum TRANSFER_TYPE {
84b5dbf3
MCC
507 Raw_Video = 0,
508 Audio,
509 Vbi, /* VANC */
510 Sliced_cc, /* HANC */
511 TS1_serial_mode,
512 TS2,
513 TS1_parallel_mode
b9255176 514} ;
e0d3bafd
SD
515
516struct cx231xx_video_mode {
84b5dbf3 517 /* Isoc control struct */
e0d3bafd 518 struct cx231xx_dmaqueue vidq;
64fbf444
PB
519 struct cx231xx_isoc_ctl isoc_ctl;
520 struct cx231xx_bulk_ctl bulk_ctl;
521 /* locks */
e0d3bafd
SD
522 spinlock_t slock;
523
524 /* usb transfer */
84b5dbf3
MCC
525 int alt; /* alternate */
526 int max_pkt_size; /* max packet size of isoc transaction */
527 int num_alt; /* Number of alternative settings */
e0d3bafd 528 unsigned int *alt_max_pkt_size; /* array of wMaxPacketSize */
84b5dbf3 529 u16 end_point_addr;
e0d3bafd 530};
64fbf444
PB
531/*
532struct cx23885_dmaqueue {
533 struct list_head active;
534 struct list_head queued;
535 struct timer_list timeout;
536 struct btcx_riscmem stopper;
537 u32 count;
538};
539*/
540struct cx231xx_tsport {
541 struct cx231xx *dev;
542
543 int nr;
544 int sram_chno;
545
546 struct videobuf_dvb_frontends frontends;
547
548 /* dma queues */
549
550 u32 ts_packet_size;
551 u32 ts_packet_count;
552
553 int width;
554 int height;
555
556 /* locks */
557 spinlock_t slock;
558
559 /* registers */
560 u32 reg_gpcnt;
561 u32 reg_gpcnt_ctl;
562 u32 reg_dma_ctl;
563 u32 reg_lngth;
564 u32 reg_hw_sop_ctrl;
565 u32 reg_gen_ctrl;
566 u32 reg_bd_pkt_status;
567 u32 reg_sop_status;
568 u32 reg_fifo_ovfl_stat;
569 u32 reg_vld_misc;
570 u32 reg_ts_clk_en;
571 u32 reg_ts_int_msk;
572 u32 reg_ts_int_stat;
573 u32 reg_src_sel;
574
575 /* Default register vals */
576 int pci_irqmask;
577 u32 dma_ctl_val;
578 u32 ts_int_msk_val;
579 u32 gen_ctrl_val;
580 u32 ts_clk_en_val;
581 u32 src_sel_val;
582 u32 vld_misc_val;
583 u32 hw_sop_ctrl_val;
584
585 /* Allow a single tsport to have multiple frontends */
586 u32 num_frontends;
587 void *port_priv;
588};
e0d3bafd 589
e0d3bafd
SD
590/* main device struct */
591struct cx231xx {
592 /* generic device properties */
84b5dbf3
MCC
593 char name[30]; /* name (including minor) of the device */
594 int model; /* index in the device_data struct */
595 int devno; /* marks the number of this device */
e0d3bafd
SD
596
597 struct cx231xx_board board;
598
9ab66912 599 /* For I2C IR support */
141bb0dc 600 struct IR_i2c_init_data init_data;
7528cd27 601 struct i2c_client *ir_i2c_client;
9ab66912 602
84b5dbf3
MCC
603 unsigned int stream_on:1; /* Locks streams */
604 unsigned int vbi_stream_on:1; /* Locks streams for VBI */
e0d3bafd
SD
605 unsigned int has_audio_class:1;
606 unsigned int has_alsa_audio:1;
607
84b5dbf3 608 struct cx231xx_fmt *format;
e0d3bafd 609
b1196126
SD
610 struct v4l2_device v4l2_dev;
611 struct v4l2_subdev *sd_cx25840;
612 struct v4l2_subdev *sd_tuner;
d2370f8e
HV
613 struct v4l2_ctrl_handler ctrl_handler;
614 struct v4l2_ctrl_handler radio_ctrl_handler;
b1196126 615
61b04cb2
MCC
616 struct work_struct wq_trigger; /* Trigger to start/stop audio for alsa module */
617 atomic_t stream_started; /* stream should be running if true */
618
84b5dbf3 619 struct list_head devlist;
e0d3bafd 620
84b5dbf3
MCC
621 int tuner_type; /* type of the tuner */
622 int tuner_addr; /* tuner address */
e0d3bafd 623
84b5dbf3
MCC
624 /* I2C adapters: Master 1 & 2 (External) & Master 3 (Internal only) */
625 struct cx231xx_i2c i2c_bus[3];
626 unsigned int xc_fw_load_done:1;
64fbf444 627 /* locks */
84b5dbf3 628 struct mutex gpio_i2c_lock;
64fbf444 629 struct mutex i2c_lock;
e0d3bafd
SD
630
631 /* video for linux */
84b5dbf3
MCC
632 int users; /* user count for exclusive use */
633 struct video_device *vdev; /* video for linux device struct */
634 v4l2_std_id norm; /* selected tv norm */
635 int ctl_freq; /* selected frequency */
636 unsigned int ctl_ainput; /* selected audio input */
e0d3bafd
SD
637
638 /* frame properties */
84b5dbf3
MCC
639 int width; /* current frame width */
640 int height; /* current frame height */
84b5dbf3 641 int interlaced; /* 1=interlace fileds, 0=just top fileds */
e0d3bafd
SD
642
643 struct cx231xx_audio adev;
644
645 /* states */
646 enum cx231xx_dev_state state;
647
84b5dbf3 648 struct work_struct request_module_wk;
e0d3bafd
SD
649
650 /* locks */
651 struct mutex lock;
84b5dbf3 652 struct mutex ctrl_urb_lock; /* protects urb_buf */
e0d3bafd
SD
653 struct list_head inqueue, outqueue;
654 wait_queue_head_t open, wait_frame, wait_stream;
655 struct video_device *vbi_dev;
656 struct video_device *radio_dev;
657
658 unsigned char eedata[256];
659
84b5dbf3
MCC
660 struct cx231xx_video_mode video_mode;
661 struct cx231xx_video_mode vbi_mode;
662 struct cx231xx_video_mode sliced_cc_mode;
663 struct cx231xx_video_mode ts1_mode;
e0d3bafd 664
64fbf444
PB
665 atomic_t devlist_count;
666
84b5dbf3
MCC
667 struct usb_device *udev; /* the usb device */
668 char urb_buf[URB_MAX_CTRL_SIZE]; /* urb control msg buffer */
e0d3bafd
SD
669
670 /* helper funcs that call usb_control_msg */
cde4362f 671 int (*cx231xx_read_ctrl_reg) (struct cx231xx *dev, u8 req, u16 reg,
e0d3bafd 672 char *buf, int len);
cde4362f 673 int (*cx231xx_write_ctrl_reg) (struct cx231xx *dev, u8 req, u16 reg,
84b5dbf3 674 char *buf, int len);
cde4362f 675 int (*cx231xx_send_usb_command) (struct cx231xx_i2c *i2c_bus,
b9255176 676 struct cx231xx_i2c_xfer_data *req_data);
cde4362f
MCC
677 int (*cx231xx_gpio_i2c_read) (struct cx231xx *dev, u8 dev_addr,
678 u8 *buf, u8 len);
679 int (*cx231xx_gpio_i2c_write) (struct cx231xx *dev, u8 dev_addr,
680 u8 *buf, u8 len);
84b5dbf3 681
cde4362f
MCC
682 int (*cx231xx_set_analog_freq) (struct cx231xx *dev, u32 freq);
683 int (*cx231xx_reset_analog_tuner) (struct cx231xx *dev);
e0d3bafd
SD
684
685 enum cx231xx_mode mode;
686
687 struct cx231xx_dvb *dvb;
688
84b5dbf3
MCC
689 /* Cx231xx supported PCB config's */
690 struct pcb_config current_pcb_config;
691 u8 current_scenario_idx;
692 u8 interface_count;
693 u8 max_iad_interface_count;
e0d3bafd 694
84b5dbf3
MCC
695 /* GPIO related register direction and values */
696 u32 gpio_dir;
697 u32 gpio_val;
e0d3bafd 698
84b5dbf3
MCC
699 /* Power Modes */
700 int power_mode;
e0d3bafd 701
ecc67d10
SD
702 /* afe parameters */
703 enum AFE_MODE afe_mode;
704 u32 afe_ref_count;
e0d3bafd 705
84b5dbf3
MCC
706 /* video related parameters */
707 u32 video_input;
708 u32 active_mode;
709 u8 vbi_or_sliced_cc_mode; /* 0 - vbi ; 1 - sliced cc mode */
710 enum cx231xx_std_mode std_mode; /* 0 - Air; 1 - cable */
e0d3bafd 711
64fbf444
PB
712 /*mode: digital=1 or analog=0*/
713 u8 mode_tv;
714
715 u8 USE_ISO;
716 struct cx231xx_tvnorm encodernorm;
717 struct cx231xx_tsport ts1, ts2;
718 struct cx2341x_mpeg_params mpeg_params;
719 struct video_device *v4l_device;
720 atomic_t v4l_reader_count;
721 u32 freq;
722 unsigned int input;
723 u32 cx23417_mailbox;
724 u32 __iomem *lmmio;
725 u8 __iomem *bmmio;
e0d3bafd
SD
726};
727
64fbf444
PB
728extern struct list_head cx231xx_devlist;
729
b1196126
SD
730#define cx25840_call(cx231xx, o, f, args...) \
731 v4l2_subdev_call(cx231xx->sd_cx25840, o, f, ##args)
732#define tuner_call(cx231xx, o, f, args...) \
733 v4l2_subdev_call(cx231xx->sd_tuner, o, f, ##args)
734#define call_all(dev, o, f, args...) \
735 v4l2_device_call_until_err(&dev->v4l2_dev, 0, o, f, ##args)
736
e0d3bafd
SD
737struct cx231xx_ops {
738 struct list_head next;
739 char *name;
740 int id;
84b5dbf3
MCC
741 int (*init) (struct cx231xx *);
742 int (*fini) (struct cx231xx *);
e0d3bafd
SD
743};
744
745/* call back functions in dvb module */
84b5dbf3
MCC
746int cx231xx_set_analog_freq(struct cx231xx *dev, u32 freq);
747int cx231xx_reset_analog_tuner(struct cx231xx *dev);
e0d3bafd
SD
748
749/* Provided by cx231xx-i2c.c */
e0d3bafd
SD
750void cx231xx_do_i2c_scan(struct cx231xx *dev, struct i2c_client *c);
751int cx231xx_i2c_register(struct cx231xx_i2c *bus);
752int cx231xx_i2c_unregister(struct cx231xx_i2c *bus);
753
754/* Internal block control functions */
64fbf444
PB
755int cx231xx_read_i2c_master(struct cx231xx *dev, u8 dev_addr, u16 saddr,
756 u8 saddr_len, u32 *data, u8 data_len, int master);
757int cx231xx_write_i2c_master(struct cx231xx *dev, u8 dev_addr, u16 saddr,
758 u8 saddr_len, u32 data, u8 data_len, int master);
e0d3bafd 759int cx231xx_read_i2c_data(struct cx231xx *dev, u8 dev_addr,
cde4362f 760 u16 saddr, u8 saddr_len, u32 *data, u8 data_len);
e0d3bafd 761int cx231xx_write_i2c_data(struct cx231xx *dev, u8 dev_addr,
84b5dbf3
MCC
762 u16 saddr, u8 saddr_len, u32 data, u8 data_len);
763int cx231xx_reg_mask_write(struct cx231xx *dev, u8 dev_addr, u8 size,
764 u16 register_address, u8 bit_start, u8 bit_end,
765 u32 value);
e0d3bafd 766int cx231xx_read_modify_write_i2c_dword(struct cx231xx *dev, u8 dev_addr,
84b5dbf3 767 u16 saddr, u32 mask, u32 value);
e0d3bafd
SD
768u32 cx231xx_set_field(u32 field_mask, u32 data);
769
64fbf444
PB
770/*verve r/w*/
771void initGPIO(struct cx231xx *dev);
772void uninitGPIO(struct cx231xx *dev);
ecc67d10
SD
773/* afe related functions */
774int cx231xx_afe_init_super_block(struct cx231xx *dev, u32 ref_count);
775int cx231xx_afe_init_channels(struct cx231xx *dev);
776int cx231xx_afe_setup_AFE_for_baseband(struct cx231xx *dev);
777int cx231xx_afe_set_input_mux(struct cx231xx *dev, u32 input_mux);
778int cx231xx_afe_set_mode(struct cx231xx *dev, enum AFE_MODE mode);
779int cx231xx_afe_update_power_control(struct cx231xx *dev,
6e4f574b 780 enum AV_MODE avmode);
ecc67d10 781int cx231xx_afe_adjust_ref_count(struct cx231xx *dev, u32 video_input);
e0d3bafd 782
ecc67d10
SD
783/* i2s block related functions */
784int cx231xx_i2s_blk_initialize(struct cx231xx *dev);
785int cx231xx_i2s_blk_update_power_control(struct cx231xx *dev,
6e4f574b 786 enum AV_MODE avmode);
ecc67d10 787int cx231xx_i2s_blk_set_audio_input(struct cx231xx *dev, u8 audio_input);
e0d3bafd
SD
788
789/* DIF related functions */
790int cx231xx_dif_configure_C2HH_for_low_IF(struct cx231xx *dev, u32 mode,
84b5dbf3 791 u32 function_mode, u32 standard);
64fbf444
PB
792void cx231xx_set_Colibri_For_LowIF(struct cx231xx *dev, u32 if_freq,
793 u8 spectral_invert, u32 mode);
794u32 cx231xx_Get_Colibri_CarrierOffset(u32 mode, u32 standerd);
795void cx231xx_set_DIF_bandpass(struct cx231xx *dev, u32 if_freq,
796 u8 spectral_invert, u32 mode);
797void cx231xx_Setup_AFE_for_LowIF(struct cx231xx *dev);
798void reset_s5h1432_demod(struct cx231xx *dev);
799void cx231xx_dump_HH_reg(struct cx231xx *dev);
800void update_HH_register_after_set_DIF(struct cx231xx *dev);
801void cx231xx_dump_SC_reg(struct cx231xx *dev);
802
803
804
e0d3bafd
SD
805int cx231xx_dif_set_standard(struct cx231xx *dev, u32 standard);
806int cx231xx_tuner_pre_channel_change(struct cx231xx *dev);
807int cx231xx_tuner_post_channel_change(struct cx231xx *dev);
808
809/* video parser functions */
cde4362f
MCC
810u8 cx231xx_find_next_SAV_EAV(u8 *p_buffer, u32 buffer_size,
811 u32 *p_bytes_used);
812u8 cx231xx_find_boundary_SAV_EAV(u8 *p_buffer, u8 *partial_buf,
813 u32 *p_bytes_used);
e0d3bafd 814int cx231xx_do_copy(struct cx231xx *dev, struct cx231xx_dmaqueue *dma_q,
cde4362f 815 u8 *p_buffer, u32 bytes_to_copy);
84b5dbf3
MCC
816void cx231xx_reset_video_buffer(struct cx231xx *dev,
817 struct cx231xx_dmaqueue *dma_q);
818u8 cx231xx_is_buffer_done(struct cx231xx *dev, struct cx231xx_dmaqueue *dma_q);
819u32 cx231xx_copy_video_line(struct cx231xx *dev, struct cx231xx_dmaqueue *dma_q,
cde4362f 820 u8 *p_line, u32 length, int field_number);
84b5dbf3 821u32 cx231xx_get_video_line(struct cx231xx *dev, struct cx231xx_dmaqueue *dma_q,
cde4362f
MCC
822 u8 sav_eav, u8 *p_buffer, u32 buffer_size);
823void cx231xx_swab(u16 *from, u16 *to, u16 len);
e0d3bafd
SD
824
825/* Provided by cx231xx-core.c */
826
827u32 cx231xx_request_buffers(struct cx231xx *dev, u32 count);
828void cx231xx_queue_unusedframes(struct cx231xx *dev);
829void cx231xx_release_buffers(struct cx231xx *dev);
830
831/* read from control pipe */
832int cx231xx_read_ctrl_reg(struct cx231xx *dev, u8 req, u16 reg,
84b5dbf3 833 char *buf, int len);
e0d3bafd
SD
834
835/* write to control pipe */
836int cx231xx_write_ctrl_reg(struct cx231xx *dev, u8 req, u16 reg,
84b5dbf3 837 char *buf, int len);
e0d3bafd
SD
838int cx231xx_mode_register(struct cx231xx *dev, u16 address, u32 mode);
839
b9255176
SD
840int cx231xx_send_vendor_cmd(struct cx231xx *dev,
841 struct VENDOR_REQUEST_IN *ven_req);
e0d3bafd 842int cx231xx_send_usb_command(struct cx231xx_i2c *i2c_bus,
b9255176 843 struct cx231xx_i2c_xfer_data *req_data);
e0d3bafd
SD
844
845/* Gpio related functions */
cde4362f 846int cx231xx_send_gpio_cmd(struct cx231xx *dev, u32 gpio_bit, u8 *gpio_val,
84b5dbf3 847 u8 len, u8 request, u8 direction);
cde4362f
MCC
848int cx231xx_set_gpio_bit(struct cx231xx *dev, u32 gpio_bit, u8 *gpio_val);
849int cx231xx_get_gpio_bit(struct cx231xx *dev, u32 gpio_bit, u8 *gpio_val);
e0d3bafd 850int cx231xx_set_gpio_value(struct cx231xx *dev, int pin_number, int pin_value);
84b5dbf3
MCC
851int cx231xx_set_gpio_direction(struct cx231xx *dev, int pin_number,
852 int pin_value);
e0d3bafd
SD
853
854int cx231xx_gpio_i2c_start(struct cx231xx *dev);
855int cx231xx_gpio_i2c_end(struct cx231xx *dev);
856int cx231xx_gpio_i2c_write_byte(struct cx231xx *dev, u8 data);
cde4362f 857int cx231xx_gpio_i2c_read_byte(struct cx231xx *dev, u8 *buf);
e0d3bafd
SD
858int cx231xx_gpio_i2c_read_ack(struct cx231xx *dev);
859int cx231xx_gpio_i2c_write_ack(struct cx231xx *dev);
860int cx231xx_gpio_i2c_write_nak(struct cx231xx *dev);
861
cde4362f
MCC
862int cx231xx_gpio_i2c_read(struct cx231xx *dev, u8 dev_addr, u8 *buf, u8 len);
863int cx231xx_gpio_i2c_write(struct cx231xx *dev, u8 dev_addr, u8 *buf, u8 len);
e0d3bafd
SD
864
865/* audio related functions */
84b5dbf3
MCC
866int cx231xx_set_audio_decoder_input(struct cx231xx *dev,
867 enum AUDIO_INPUT audio_input);
e0d3bafd
SD
868
869int cx231xx_capture_start(struct cx231xx *dev, int start, u8 media_type);
e0d3bafd
SD
870int cx231xx_set_video_alternate(struct cx231xx *dev);
871int cx231xx_set_alt_setting(struct cx231xx *dev, u8 index, u8 alt);
64fbf444
PB
872int is_fw_load(struct cx231xx *dev);
873int cx231xx_check_fw(struct cx231xx *dev);
e0d3bafd 874int cx231xx_init_isoc(struct cx231xx *dev, int max_packets,
84b5dbf3 875 int num_bufs, int max_pkt_size,
cde4362f
MCC
876 int (*isoc_copy) (struct cx231xx *dev,
877 struct urb *urb));
64fbf444
PB
878int cx231xx_init_bulk(struct cx231xx *dev, int max_packets,
879 int num_bufs, int max_pkt_size,
880 int (*bulk_copy) (struct cx231xx *dev,
881 struct urb *urb));
882void cx231xx_stop_TS1(struct cx231xx *dev);
883void cx231xx_start_TS1(struct cx231xx *dev);
e0d3bafd 884void cx231xx_uninit_isoc(struct cx231xx *dev);
64fbf444 885void cx231xx_uninit_bulk(struct cx231xx *dev);
e0d3bafd 886int cx231xx_set_mode(struct cx231xx *dev, enum cx231xx_mode set_mode);
64fbf444
PB
887int cx231xx_unmute_audio(struct cx231xx *dev);
888int cx231xx_ep5_bulkout(struct cx231xx *dev, u8 *firmware, u16 size);
889void cx231xx_disable656(struct cx231xx *dev);
890void cx231xx_enable656(struct cx231xx *dev);
891int cx231xx_demod_reset(struct cx231xx *dev);
e0d3bafd
SD
892int cx231xx_gpio_set(struct cx231xx *dev, struct cx231xx_reg_seq *gpio);
893
894/* Device list functions */
895void cx231xx_release_resources(struct cx231xx *dev);
896void cx231xx_release_analog_resources(struct cx231xx *dev);
897int cx231xx_register_analog_devices(struct cx231xx *dev);
898void cx231xx_remove_from_devlist(struct cx231xx *dev);
899void cx231xx_add_into_devlist(struct cx231xx *dev);
e0d3bafd
SD
900void cx231xx_init_extension(struct cx231xx *dev);
901void cx231xx_close_extension(struct cx231xx *dev);
902
903/* hardware init functions */
904int cx231xx_dev_init(struct cx231xx *dev);
905void cx231xx_dev_uninit(struct cx231xx *dev);
906void cx231xx_config_i2c(struct cx231xx *dev);
907int cx231xx_config(struct cx231xx *dev);
908
909/* Stream control functions */
910int cx231xx_start_stream(struct cx231xx *dev, u32 ep_mask);
911int cx231xx_stop_stream(struct cx231xx *dev, u32 ep_mask);
912
913int cx231xx_initialize_stream_xfer(struct cx231xx *dev, u32 media_type);
914
915/* Power control functions */
6e4f574b 916int cx231xx_set_power_mode(struct cx231xx *dev, enum AV_MODE mode);
e0d3bafd
SD
917int cx231xx_power_suspend(struct cx231xx *dev);
918
919/* chip specific control functions */
920int cx231xx_init_ctrl_pin_status(struct cx231xx *dev);
84b5dbf3
MCC
921int cx231xx_set_agc_analog_digital_mux_select(struct cx231xx *dev,
922 u8 analog_or_digital);
a6f6fb9c 923int cx231xx_enable_i2c_port_3(struct cx231xx *dev, bool is_port_3);
e0d3bafd
SD
924
925/* video audio decoder related functions */
926void video_mux(struct cx231xx *dev, int index);
927int cx231xx_set_video_input_mux(struct cx231xx *dev, u8 input);
928int cx231xx_set_decoder_video_input(struct cx231xx *dev, u8 pin_type, u8 input);
929int cx231xx_do_mode_ctrl_overrides(struct cx231xx *dev);
930int cx231xx_set_audio_input(struct cx231xx *dev, u8 input);
e0d3bafd
SD
931
932/* Provided by cx231xx-video.c */
933int cx231xx_register_extension(struct cx231xx_ops *dev);
934void cx231xx_unregister_extension(struct cx231xx_ops *dev);
935void cx231xx_init_extension(struct cx231xx *dev);
936void cx231xx_close_extension(struct cx231xx *dev);
937
938/* Provided by cx231xx-cards.c */
939extern void cx231xx_pre_card_setup(struct cx231xx *dev);
940extern void cx231xx_card_setup(struct cx231xx *dev);
941extern struct cx231xx_board cx231xx_boards[];
942extern struct usb_device_id cx231xx_id_table[];
943extern const unsigned int cx231xx_bcount;
e0d3bafd
SD
944int cx231xx_tuner_callback(void *ptr, int component, int command, int arg);
945
64fbf444
PB
946/* cx23885-417.c */
947extern int cx231xx_417_register(struct cx231xx *dev);
948extern void cx231xx_417_unregister(struct cx231xx *dev);
949
9ab66912
MCC
950/* cx23885-input.c */
951
952#if defined(CONFIG_VIDEO_CX231XX_RC)
953int cx231xx_ir_init(struct cx231xx *dev);
954void cx231xx_ir_exit(struct cx231xx *dev);
955#else
956#define cx231xx_ir_init(dev) (0)
957#define cx231xx_ir_exit(dev) (0)
958#endif
959
960
e0d3bafd
SD
961/* printk macros */
962
963#define cx231xx_err(fmt, arg...) do {\
964 printk(KERN_ERR fmt , ##arg); } while (0)
965
966#define cx231xx_errdev(fmt, arg...) do {\
967 printk(KERN_ERR "%s: "fmt,\
968 dev->name , ##arg); } while (0)
969
970#define cx231xx_info(fmt, arg...) do {\
971 printk(KERN_INFO "%s: "fmt,\
972 dev->name , ##arg); } while (0)
973#define cx231xx_warn(fmt, arg...) do {\
974 printk(KERN_WARNING "%s: "fmt,\
975 dev->name , ##arg); } while (0)
976
e0d3bafd
SD
977static inline unsigned int norm_maxw(struct cx231xx *dev)
978{
979 if (dev->board.max_range_640_480)
980 return 640;
981 else
982 return 720;
983}
984
985static inline unsigned int norm_maxh(struct cx231xx *dev)
986{
987 if (dev->board.max_range_640_480)
988 return 480;
989 else
990 return (dev->norm & V4L2_STD_625_50) ? 576 : 480;
991}
992#endif