]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - drivers/media/video/cx18/cx18-gpio.c
Merge branch 'linus' into core/softlockup
[mirror_ubuntu-hirsute-kernel.git] / drivers / media / video / cx18 / cx18-gpio.c
CommitLineData
1c1e45d1
HV
1/*
2 * cx18 gpio functions
3 *
4 * Derived from ivtv-gpio.c
5 *
6 * Copyright (C) 2007 Hans Verkuil <hverkuil@xs4all.nl>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
21 * 02111-1307 USA
22 */
23
24#include "cx18-driver.h"
25#include "cx18-cards.h"
26#include "cx18-gpio.h"
27#include "tuner-xc2028.h"
28
29/********************* GPIO stuffs *********************/
30
31/* GPIO registers */
32#define CX18_REG_GPIO_IN 0xc72010
33#define CX18_REG_GPIO_OUT1 0xc78100
34#define CX18_REG_GPIO_DIR1 0xc78108
35#define CX18_REG_GPIO_OUT2 0xc78104
36#define CX18_REG_GPIO_DIR2 0xc7810c
37
38/*
39 * HVR-1600 GPIO pins, courtesy of Hauppauge:
40 *
41 * gpio0: zilog ir process reset pin
42 * gpio1: zilog programming pin (you should never use this)
43 * gpio12: cx24227 reset pin
44 * gpio13: cs5345 reset pin
45*/
46
9dcbf35a
HV
47static void gpio_write(struct cx18 *cx)
48{
ba60bc67
HV
49 u32 dir = cx->gpio_dir;
50 u32 val = cx->gpio_val;
51
52 write_reg((dir & 0xffff) << 16, CX18_REG_GPIO_DIR1);
53 write_reg(((dir & 0xffff) << 16) | (val & 0xffff),
9dcbf35a 54 CX18_REG_GPIO_OUT1);
ba60bc67 55 write_reg(dir & 0xffff0000, CX18_REG_GPIO_DIR2);
1f09e8a2 56 write_reg_sync((dir & 0xffff0000) | ((val & 0xffff0000) >> 16),
9dcbf35a
HV
57 CX18_REG_GPIO_OUT2);
58}
59
1f09e8a2
AW
60void cx18_reset_i2c_slaves_gpio(struct cx18 *cx)
61{
62 const struct cx18_gpio_i2c_slave_reset *p;
63
64 p = &cx->card->gpio_i2c_slave_reset;
65
66 if ((p->active_lo_mask | p->active_hi_mask) == 0)
67 return;
68
69 /* Assuming that the masks are a subset of the bits in gpio_dir */
70
71 /* Assert */
72 cx->gpio_val =
73 (cx->gpio_val | p->active_hi_mask) & ~(p->active_lo_mask);
74 gpio_write(cx);
75 schedule_timeout_uninterruptible(msecs_to_jiffies(p->msecs_asserted));
76
77 /* Deassert */
78 cx->gpio_val =
79 (cx->gpio_val | p->active_lo_mask) & ~(p->active_hi_mask);
80 gpio_write(cx);
81 schedule_timeout_uninterruptible(msecs_to_jiffies(p->msecs_recovery));
82}
83
1c1e45d1
HV
84void cx18_gpio_init(struct cx18 *cx)
85{
ba60bc67
HV
86 cx->gpio_dir = cx->card->gpio_init.direction;
87 cx->gpio_val = cx->card->gpio_init.initial_value;
9dcbf35a 88
4ecc2473 89 if (cx->card->tuners[0].tuner == TUNER_XC2028) {
ba60bc67
HV
90 cx->gpio_dir |= 1 << cx->card->xceive_pin;
91 cx->gpio_val |= 1 << cx->card->xceive_pin;
7f3917f6
HV
92 }
93
ba60bc67 94 if (cx->gpio_dir == 0)
1c1e45d1
HV
95 return;
96
9dcbf35a
HV
97 CX18_DEBUG_INFO("GPIO initial dir: %08x/%08x out: %08x/%08x\n",
98 read_reg(CX18_REG_GPIO_DIR1), read_reg(CX18_REG_GPIO_DIR2),
99 read_reg(CX18_REG_GPIO_OUT1), read_reg(CX18_REG_GPIO_OUT2));
100
101 gpio_write(cx);
1c1e45d1
HV
102}
103
104/* Xceive tuner reset function */
105int cx18_reset_tuner_gpio(void *dev, int cmd, int value)
106{
107 struct i2c_algo_bit_data *algo = dev;
9dcbf35a
HV
108 struct cx18_i2c_algo_callback_data *cb_data = algo->data;
109 struct cx18 *cx = cb_data->cx;
1c1e45d1
HV
110
111 if (cmd != XC2028_TUNER_RESET)
112 return 0;
113 CX18_DEBUG_INFO("Resetting tuner\n");
9dcbf35a 114
ba60bc67 115 cx->gpio_val &= ~(1 << cx->card->xceive_pin);
9dcbf35a
HV
116
117 gpio_write(cx);
118 schedule_timeout_interruptible(msecs_to_jiffies(1));
119
ba60bc67 120 cx->gpio_val |= 1 << cx->card->xceive_pin;
9dcbf35a
HV
121 gpio_write(cx);
122 schedule_timeout_interruptible(msecs_to_jiffies(1));
1c1e45d1
HV
123 return 0;
124}