]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/media/video/em28xx/em28xx.h
V4L/DVB (12743): em28xx: fix mmap_mapper with vbi
[mirror_ubuntu-artful-kernel.git] / drivers / media / video / em28xx / em28xx.h
CommitLineData
a6c2ba28 1/*
0e7072ef 2 em28xx.h - driver for Empia EM2800/EM2820/2840 USB video capture devices
a6c2ba28 3
4 Copyright (C) 2005 Markus Rechberger <mrechberger@gmail.com>
4ac97914 5 Ludovico Cavedon <cavedon@sssup.it>
2e7c6dc3 6 Mauro Carvalho Chehab <mchehab@infradead.org>
a6c2ba28 7
8 Based on the em2800 driver from Sascha Sommer <saschasommer@freenet.de>
9
10 This program is free software; you can redistribute it and/or modify
11 it under the terms of the GNU General Public License as published by
12 the Free Software Foundation; either version 2 of the License, or
13 (at your option) any later version.
14
15 This program is distributed in the hope that it will be useful,
16 but WITHOUT ANY WARRANTY; without even the implied warranty of
17 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 GNU General Public License for more details.
19
20 You should have received a copy of the GNU General Public License
21 along with this program; if not, write to the Free Software
22 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
3acf2809
MCC
25#ifndef _EM28XX_H
26#define _EM28XX_H
a6c2ba28 27
cb77d010 28#include <linux/videodev2.h>
ad0ebb96 29#include <media/videobuf-vmalloc.h>
f2cf250a 30#include <media/v4l2-device.h>
ad0ebb96 31
a6c2ba28 32#include <linux/i2c.h>
3593cab5 33#include <linux/mutex.h>
d5e52653 34#include <media/ir-kbd-i2c.h>
3aefb79a
MCC
35#if defined(CONFIG_VIDEO_EM28XX_DVB) || defined(CONFIG_VIDEO_EM28XX_DVB_MODULE)
36#include <media/videobuf-dvb.h>
37#endif
3ca9c093 38#include "tuner-xc2028.h"
2ba890ec 39#include "em28xx-reg.h"
3aefb79a
MCC
40
41/* Boards supported by driver */
42#define EM2800_BOARD_UNKNOWN 0
43#define EM2820_BOARD_UNKNOWN 1
44#define EM2820_BOARD_TERRATEC_CINERGY_250 2
45#define EM2820_BOARD_PINNACLE_USB_2 3
46#define EM2820_BOARD_HAUPPAUGE_WINTV_USB_2 4
47#define EM2820_BOARD_MSI_VOX_USB_2 5
48#define EM2800_BOARD_TERRATEC_CINERGY_200 6
49#define EM2800_BOARD_LEADTEK_WINFAST_USBII 7
50#define EM2800_BOARD_KWORLD_USB2800 8
51#define EM2820_BOARD_PINNACLE_DVC_90 9
52#define EM2880_BOARD_HAUPPAUGE_WINTV_HVR_900 10
53#define EM2880_BOARD_TERRATEC_HYBRID_XS 11
54#define EM2820_BOARD_KWORLD_PVRTV2800RF 12
55#define EM2880_BOARD_TERRATEC_PRODIGY_XS 13
56#define EM2820_BOARD_PROLINK_PLAYTV_USB2 14
57#define EM2800_BOARD_VGEAR_POCKETTV 15
10ac6603 58#define EM2883_BOARD_HAUPPAUGE_WINTV_HVR_950 16
4fd305b2 59#define EM2880_BOARD_PINNACLE_PCTV_HD_PRO 17
17d9d558 60#define EM2880_BOARD_HAUPPAUGE_WINTV_HVR_900_R2 18
3ed58baf 61#define EM2860_BOARD_SAA711X_REFERENCE_DESIGN 19
e14b3658 62#define EM2880_BOARD_AMD_ATI_TV_WONDER_HD_600 20
59d07f1b 63#define EM2800_BOARD_GRABBEEX_USB2800 21
95b86a9a
DSL
64#define EM2750_BOARD_UNKNOWN 22
65#define EM2750_BOARD_DLCW_130 23
66#define EM2820_BOARD_DLINK_USB_TV 24
67#define EM2820_BOARD_GADMEI_UTV310 25
68#define EM2820_BOARD_HERCULES_SMART_TV_USB2 26
69#define EM2820_BOARD_PINNACLE_USB_2_FM1216ME 27
70#define EM2820_BOARD_LEADTEK_WINFAST_USBII_DELUXE 28
95b86a9a
DSL
71#define EM2820_BOARD_VIDEOLOGY_20K14XUSB 30
72#define EM2821_BOARD_USBGEAR_VD204 31
73#define EM2821_BOARD_SUPERCOMP_USB_2 32
95b86a9a
DSL
74#define EM2860_BOARD_TERRATEC_HYBRID_XS 34
75#define EM2860_BOARD_TYPHOON_DVD_MAKER 35
76#define EM2860_BOARD_NETGMBH_CAM 36
77#define EM2860_BOARD_GADMEI_UTV330 37
78#define EM2861_BOARD_YAKUMO_MOVIE_MIXER 38
79#define EM2861_BOARD_KWORLD_PVRTV_300U 39
80#define EM2861_BOARD_PLEXTOR_PX_TV100U 40
81#define EM2870_BOARD_KWORLD_350U 41
82#define EM2870_BOARD_KWORLD_355U 42
83#define EM2870_BOARD_TERRATEC_XS 43
84#define EM2870_BOARD_TERRATEC_XS_MT2060 44
85#define EM2870_BOARD_PINNACLE_PCTV_DVB 45
86#define EM2870_BOARD_COMPRO_VIDEOMATE 46
87#define EM2880_BOARD_KWORLD_DVB_305U 47
88#define EM2880_BOARD_KWORLD_DVB_310U 48
89#define EM2880_BOARD_MSI_DIGIVOX_AD 49
90#define EM2880_BOARD_MSI_DIGIVOX_AD_II 50
91#define EM2880_BOARD_TERRATEC_HYBRID_XS_FR 51
92#define EM2881_BOARD_DNT_DA2_HYBRID 52
93#define EM2881_BOARD_PINNACLE_HYBRID_PRO 53
94#define EM2882_BOARD_KWORLD_VS_DVBT 54
95#define EM2882_BOARD_TERRATEC_HYBRID_XS 55
96#define EM2882_BOARD_PINNACLE_HYBRID_PRO 56
6e7b9ea0 97#define EM2883_BOARD_KWORLD_HYBRID_330U 57
ee281b85 98#define EM2820_BOARD_COMPRO_VIDEOMATE_FORYOU 58
f89bc329 99#define EM2883_BOARD_HAUPPAUGE_WINTV_HVR_850 60
1e1addd5 100#define EM2820_BOARD_PROLINK_PLAYTV_BOX4_USB2 61
f7fe3e6f 101#define EM2820_BOARD_GADMEI_TVR200 62
56ee3807
MCC
102#define EM2860_BOARD_KAIOMY_TVNPC_U2 63
103#define EM2860_BOARD_EASYCAP 64
f74a61e3 104#define EM2820_BOARD_IODATA_GVMVP_SZ 65
e5db5d44 105#define EM2880_BOARD_EMPIRE_DUAL_TV 66
4557af9c 106#define EM2860_BOARD_TERRATEC_GRABBY 67
766ed64d 107#define EM2860_BOARD_TERRATEC_AV350 68
d7de5d8f 108#define EM2882_BOARD_KWORLD_ATSC_315U 69
19859229 109#define EM2882_BOARD_EVGA_INDTUBE 70
02e7804b 110#define EM2820_BOARD_SILVERCREST_WEBCAM 71
6d888a66 111#define EM2861_BOARD_GADMEI_UTV330PLUS 72
3aefb79a
MCC
112
113/* Limits minimum and default number of buffers */
114#define EM28XX_MIN_BUF 4
115#define EM28XX_DEF_BUF 8
a6c2ba28 116
c4a98793
MCC
117/*Limits the max URB message size */
118#define URB_MAX_CTRL_SIZE 80
119
95b86a9a
DSL
120/* Params for validated field */
121#define EM28XX_BOARD_NOT_VALIDATED 1
122#define EM28XX_BOARD_VALIDATED 0
123
22cff7b3
DSL
124/* Params for em28xx_cmd() audio */
125#define EM28XX_START_AUDIO 1
126#define EM28XX_STOP_AUDIO 0
127
596d92d5 128/* maximum number of em28xx boards */
3687e1e6 129#define EM28XX_MAXBOARDS 4 /*FIXME: should be bigger */
596d92d5 130
a6c2ba28 131/* maximum number of frames that can be queued */
3acf2809 132#define EM28XX_NUM_FRAMES 5
a6c2ba28 133/* number of frames that get used for v4l2_read() */
3acf2809 134#define EM28XX_NUM_READ_FRAMES 2
a6c2ba28 135
136/* number of buffers for isoc transfers */
3acf2809 137#define EM28XX_NUM_BUFS 5
a6c2ba28 138
d5e52653
MCC
139/* number of packets for each buffer
140 windows requests only 40 packets .. so we better do the same
141 this is what I found out for all alternate numbers there!
142 */
3acf2809 143#define EM28XX_NUM_PACKETS 40
a6c2ba28 144
a6c2ba28 145/* default alternate; 0 means choose the best */
3acf2809 146#define EM28XX_PINOUT 0
a6c2ba28 147
3acf2809 148#define EM28XX_INTERLACED_DEFAULT 1
a6c2ba28 149
150/*
151#define (use usbview if you want to get the other alternate number infos)
152#define
153#define alternate number 2
154#define Endpoint Address: 82
155 Direction: in
156 Attribute: 1
157 Type: Isoc
158 Max Packet Size: 1448
159 Interval: 125us
160
161 alternate number 7
162
163 Endpoint Address: 82
164 Direction: in
165 Attribute: 1
166 Type: Isoc
167 Max Packet Size: 3072
168 Interval: 125us
169*/
170
171/* time to wait when stopping the isoc transfer */
a1a6ee74
NS
172#define EM28XX_URB_TIMEOUT \
173 msecs_to_jiffies(EM28XX_NUM_BUFS * EM28XX_NUM_PACKETS)
a6c2ba28 174
596d92d5
MCC
175/* time in msecs to wait for i2c writes to finish */
176#define EM2800_I2C_WRITE_TIMEOUT 20
177
3aefb79a 178enum em28xx_mode {
2fe3e2ee 179 EM28XX_SUSPEND,
3aefb79a
MCC
180 EM28XX_ANALOG_MODE,
181 EM28XX_DIGITAL_MODE,
182};
183
3acf2809 184enum em28xx_stream_state {
a6c2ba28 185 STREAM_OFF,
186 STREAM_INTERRUPT,
187 STREAM_ON,
188};
189
579f72e4
AT
190struct em28xx;
191
ad0ebb96
MCC
192struct em28xx_usb_isoc_ctl {
193 /* max packet size of isoc transaction */
194 int max_pkt_size;
195
196 /* number of allocated urbs */
197 int num_bufs;
198
199 /* urb for isoc transfers */
200 struct urb **urb;
201
202 /* transfer buffers for isoc transfer */
203 char **transfer_buffer;
204
205 /* Last buffer command and region */
206 u8 cmd;
207 int pos, size, pktsize;
208
209 /* Last field: ODD or EVEN? */
210 int field;
211
212 /* Stores incomplete commands */
213 u32 tmp_buf;
214 int tmp_buf_len;
215
216 /* Stores already requested buffers */
28abf083
DH
217 struct em28xx_buffer *vid_buf;
218 struct em28xx_buffer *vbi_buf;
ad0ebb96
MCC
219
220 /* Stores the number of received fields */
221 int nfields;
579f72e4
AT
222
223 /* isoc urb callback */
224 int (*isoc_copy) (struct em28xx *dev, struct urb *urb);
225
ad0ebb96
MCC
226};
227
bddcf633 228/* Struct to enumberate video formats */
ad0ebb96
MCC
229struct em28xx_fmt {
230 char *name;
231 u32 fourcc; /* v4l2 format id */
bddcf633
MCC
232 int depth;
233 int reg;
ad0ebb96
MCC
234};
235
236/* buffer for one video frame */
237struct em28xx_buffer {
238 /* common v4l buffer stuff -- must be first */
239 struct videobuf_buffer vb;
240
a6c2ba28 241 struct list_head frame;
a6c2ba28 242 int top_field;
ad0ebb96
MCC
243 int receiving;
244};
245
246struct em28xx_dmaqueue {
247 struct list_head active;
248 struct list_head queued;
ad0ebb96
MCC
249
250 wait_queue_head_t wq;
251
252 /* Counters to control buffer fill */
253 int pos;
a6c2ba28 254};
255
256/* io methods */
3acf2809 257enum em28xx_io_method {
a6c2ba28 258 IO_NONE,
259 IO_READ,
260 IO_MMAP,
261};
262
263/* inputs */
264
3acf2809
MCC
265#define MAX_EM28XX_INPUT 4
266enum enum28xx_itype {
267 EM28XX_VMUX_COMPOSITE1 = 1,
268 EM28XX_VMUX_COMPOSITE2,
269 EM28XX_VMUX_COMPOSITE3,
270 EM28XX_VMUX_COMPOSITE4,
271 EM28XX_VMUX_SVIDEO,
272 EM28XX_VMUX_TELEVISION,
273 EM28XX_VMUX_CABLE,
274 EM28XX_VMUX_DVB,
275 EM28XX_VMUX_DEBUG,
276 EM28XX_RADIO,
a6c2ba28 277};
278
35643943
MCC
279enum em28xx_ac97_mode {
280 EM28XX_NO_AC97 = 0,
281 EM28XX_AC97_EM202,
209acc02 282 EM28XX_AC97_SIGMATEL,
35643943
MCC
283 EM28XX_AC97_OTHER,
284};
285
286struct em28xx_audio_mode {
287 enum em28xx_ac97_mode ac97;
288
289 u16 ac97_feat;
16c7bcad 290 u32 ac97_vendor_id;
35643943
MCC
291
292 unsigned int has_audio:1;
293
294 unsigned int i2s_3rates:1;
295 unsigned int i2s_5rates:1;
5c2231c8
DH
296};
297
5faff789
MCC
298/* em28xx has two audio inputs: tuner and line in.
299 However, on most devices, an auxiliary AC97 codec device is used.
300 The AC97 device may have several different inputs and outputs,
301 depending on their model. So, it is possible to use AC97 mixer to
302 address more than two different entries.
303 */
539c96d0 304enum em28xx_amux {
5faff789
MCC
305 /* This is the only entry for em28xx tuner input */
306 EM28XX_AMUX_VIDEO, /* em28xx tuner, AC97 mixer Video */
307
308 EM28XX_AMUX_LINE_IN, /* AC97 mixer Line In */
309
310 /* Some less-common mixer setups */
311 EM28XX_AMUX_VIDEO2, /* em28xx Line in, AC97 mixer Video */
312 EM28XX_AMUX_PHONE,
313 EM28XX_AMUX_MIC,
314 EM28XX_AMUX_CD,
315 EM28XX_AMUX_AUX,
316 EM28XX_AMUX_PCM_OUT,
539c96d0
MCC
317};
318
35ae6f04 319enum em28xx_aout {
8866f9cf 320 /* AC97 outputs */
e879b8eb
MCC
321 EM28XX_AOUT_MASTER = 1 << 0,
322 EM28XX_AOUT_LINE = 1 << 1,
323 EM28XX_AOUT_MONO = 1 << 2,
324 EM28XX_AOUT_LFE = 1 << 3,
325 EM28XX_AOUT_SURR = 1 << 4,
8866f9cf
MCC
326
327 /* PCM IN Mixer - used by AC97_RECORD_SELECT register */
328 EM28XX_AOUT_PCM_IN = 1 << 7,
329
330 /* Bits 10-8 are used to indicate the PCM IN record select */
331 EM28XX_AOUT_PCM_MIC_PCM = 0 << 8,
332 EM28XX_AOUT_PCM_CD = 1 << 8,
333 EM28XX_AOUT_PCM_VIDEO = 2 << 8,
334 EM28XX_AOUT_PCM_AUX = 3 << 8,
335 EM28XX_AOUT_PCM_LINE = 4 << 8,
336 EM28XX_AOUT_PCM_STEREO = 5 << 8,
337 EM28XX_AOUT_PCM_MONO = 6 << 8,
338 EM28XX_AOUT_PCM_PHONE = 7 << 8,
35ae6f04
MCC
339};
340
32929fb4 341static inline int ac97_return_record_select(int a_out)
8866f9cf
MCC
342{
343 return (a_out & 0x700) >> 8;
344}
345
122b77e5
MCC
346struct em28xx_reg_seq {
347 int reg;
348 unsigned char val, mask;
349 int sleep;
350};
351
3acf2809
MCC
352struct em28xx_input {
353 enum enum28xx_itype type;
a6c2ba28 354 unsigned int vmux;
539c96d0 355 enum em28xx_amux amux;
35ae6f04 356 enum em28xx_aout aout;
122b77e5 357 struct em28xx_reg_seq *gpio;
a6c2ba28 358};
359
3acf2809 360#define INPUT(nr) (&em28xx_boards[dev->model].input[nr])
a6c2ba28 361
3acf2809 362enum em28xx_decoder {
527f09a9 363 EM28XX_NODECODER = 0,
3acf2809 364 EM28XX_TVP5150,
ec5de990 365 EM28XX_SAA711X,
527f09a9
MCC
366};
367
368enum em28xx_sensor {
369 EM28XX_NOSENSOR = 0,
02e7804b 370 EM28XX_MT9V011,
b80fd2d8 371 EM28XX_MT9M001,
f2e26ae7 372 EM28XX_MT9M111,
a6c2ba28 373};
374
df7fa09c
MCC
375enum em28xx_adecoder {
376 EM28XX_NOADECODER = 0,
377 EM28XX_TVAUDIO,
378};
379
3acf2809 380struct em28xx_board {
a6c2ba28 381 char *name;
505b6d0b 382 int vchannels;
a6c2ba28 383 int tuner_type;
66767920 384 int tuner_addr;
a6c2ba28 385
386 /* i2c flags */
387 unsigned int tda9887_conf;
388
017ab4b1 389 /* GPIO sequences */
122b77e5 390 struct em28xx_reg_seq *dvb_gpio;
2fe3e2ee 391 struct em28xx_reg_seq *suspend_gpio;
017ab4b1 392 struct em28xx_reg_seq *tuner_gpio;
2bd1d9eb 393 struct em28xx_reg_seq *mute_gpio;
122b77e5 394
74f38a82 395 unsigned int is_em2800:1;
a6c2ba28 396 unsigned int has_msp34xx:1;
5add9a6f 397 unsigned int mts_firmware:1;
c8793b03 398 unsigned int max_range_640_480:1;
3aefb79a 399 unsigned int has_dvb:1;
a9fc52bc 400 unsigned int has_snapshot_button:1;
c43221df 401 unsigned int is_webcam:1;
95b86a9a 402 unsigned int valid:1;
ac07bb73 403 unsigned int has_ir_i2c:1;
3abee53e 404
a2070c66 405 unsigned char xclk, i2c_speed;
f2cf250a
DSL
406 unsigned char radio_addr;
407 unsigned short tvaudio_addr;
a2070c66 408
3acf2809 409 enum em28xx_decoder decoder;
df7fa09c 410 enum em28xx_adecoder adecoder;
a6c2ba28 411
3acf2809 412 struct em28xx_input input[MAX_EM28XX_INPUT];
0be43754 413 struct em28xx_input radio;
715a2233 414 struct ir_scancode_table *ir_codes;
a6c2ba28 415};
416
3acf2809 417struct em28xx_eeprom {
a6c2ba28 418 u32 id; /* 0x9567eb1a */
419 u16 vendor_ID;
420 u16 product_ID;
421
422 u16 chip_conf;
423
424 u16 board_conf;
425
426 u16 string1, string2, string3;
427
428 u8 string_idx_table;
429};
430
431/* device states */
3acf2809 432enum em28xx_dev_state {
a6c2ba28 433 DEV_INITIALIZED = 0x01,
434 DEV_DISCONNECTED = 0x02,
435 DEV_MISCONFIGURED = 0x04,
436};
437
6d79468d
MCC
438#define EM28XX_AUDIO_BUFS 5
439#define EM28XX_NUM_AUDIO_PACKETS 64
440#define EM28XX_AUDIO_MAX_PACKET_SIZE 196 /* static value */
441#define EM28XX_CAPTURE_STREAM_EN 1
3aefb79a
MCC
442
443/* em28xx extensions */
6d79468d 444#define EM28XX_AUDIO 0x10
3aefb79a 445#define EM28XX_DVB 0x20
6d79468d
MCC
446
447struct em28xx_audio {
448 char name[50];
449 char *transfer_buffer[EM28XX_AUDIO_BUFS];
450 struct urb *urb[EM28XX_AUDIO_BUFS];
451 struct usb_device *udev;
452 unsigned int capture_transfer_done;
453 struct snd_pcm_substream *capture_pcm_substream;
454
455 unsigned int hwptr_done_capture;
456 struct snd_card *sndcard;
457
c744dff2 458 int users;
6d79468d
MCC
459 enum em28xx_stream_state capture_stream;
460 spinlock_t slock;
461};
462
52284c3e
MCC
463struct em28xx;
464
465struct em28xx_fh {
466 struct em28xx *dev;
467 unsigned int stream_on:1; /* Locks streams */
468 int radio;
469
470 struct videobuf_queue vb_vidq;
28abf083 471 struct videobuf_queue vb_vbiq;
52284c3e
MCC
472
473 enum v4l2_buf_type type;
474};
475
a6c2ba28 476/* main device struct */
3acf2809 477struct em28xx {
a6c2ba28 478 /* generic device properties */
479 char name[30]; /* name (including minor) of the device */
480 int model; /* index in the device_data struct */
e5589bef 481 int devno; /* marks the number of this device */
600bd7f0 482 enum em28xx_chip_id chip_id;
505b6d0b 483
f2cf250a 484 struct v4l2_device v4l2_dev;
505b6d0b
MCC
485 struct em28xx_board board;
486
d36bb4e7 487 /* Webcam specific fields */
527f09a9 488 enum em28xx_sensor em28xx_sensor;
55699964 489 int sensor_xres, sensor_yres;
d36bb4e7 490 int sensor_xtal;
527f09a9 491
c2a6b54a
MCC
492 /* Allows progressive (e. g. non-interlaced) mode */
493 int progressive;
494
579d3152
MCC
495 /* Vinmode/Vinctl used at the driver */
496 int vinmode, vinctl;
497
a225452e 498 unsigned int stream_on:1; /* Locks streams */
d7448a8d 499 unsigned int has_audio_class:1;
24a613e4 500 unsigned int has_alsa_audio:1;
a2070c66 501
bddcf633
MCC
502 struct em28xx_fmt *format;
503
a924a499
MCC
504 struct em28xx_IR *ir;
505
89b329ef
MCC
506 /* Some older em28xx chips needs a waiting time after writing */
507 unsigned int wait_after_write;
508
74f38a82
MCC
509 struct list_head devlist;
510
9bb13a6d
MCC
511 u32 i2s_speed; /* I2S speed for audio digital stream */
512
35643943 513 struct em28xx_audio_mode audio_mode;
a6c2ba28 514
515 int tuner_type; /* type of the tuner */
516 int tuner_addr; /* tuner address */
517 int tda9887_conf;
518 /* i2c i/o */
519 struct i2c_adapter i2c_adap;
520 struct i2c_client i2c_client;
521 /* video for linux */
522 int users; /* user count for exclusive use */
523 struct video_device *vdev; /* video for linux device struct */
7d497f8a 524 v4l2_std_id norm; /* selected tv norm */
a6c2ba28 525 int ctl_freq; /* selected frequency */
526 unsigned int ctl_input; /* selected input */
95b86a9a 527 unsigned int ctl_ainput;/* selected audio input */
35ae6f04 528 unsigned int ctl_aoutput;/* selected audio output */
a6c2ba28 529 int mute;
530 int volume;
531 /* frame properties */
a6c2ba28 532 int width; /* current frame width */
533 int height; /* current frame height */
d45b9b8a
HV
534 unsigned hscale; /* horizontal scale factor (see datasheet) */
535 unsigned vscale; /* vertical scale factor (see datasheet) */
a6c2ba28 536 int interlaced; /* 1=interlace fileds, 0=just top fileds */
9e31ced8 537 unsigned int video_bytesread; /* Number of bytes read */
a6c2ba28 538
03910cc3 539 unsigned long hash; /* eeprom hash - for boards with generic ID */
6ea54d93
DSL
540 unsigned long i2c_hash; /* i2c devicelist hash -
541 for boards with generic ID */
03910cc3 542
9baed99e 543 struct em28xx_audio adev;
6d79468d 544
a6c2ba28 545 /* states */
3acf2809 546 enum em28xx_dev_state state;
3acf2809 547 enum em28xx_io_method io;
9e31ced8 548
da52a55c
DH
549 /* vbi related state tracking */
550 int capture_type;
551 int vbi_read;
552 unsigned char cur_field;
553
554
d7448a8d
MCC
555 struct work_struct request_module_wk;
556
a6c2ba28 557 /* locks */
5a80415b 558 struct mutex lock;
f2a2e491 559 struct mutex ctrl_urb_lock; /* protects urb_buf */
d7aa8020 560 /* spinlock_t queue_lock; */
a6c2ba28 561 struct list_head inqueue, outqueue;
562 wait_queue_head_t open, wait_frame, wait_stream;
563 struct video_device *vbi_dev;
0be43754 564 struct video_device *radio_dev;
a6c2ba28 565
566 unsigned char eedata[256];
567
ad0ebb96
MCC
568 /* Isoc control struct */
569 struct em28xx_dmaqueue vidq;
28abf083 570 struct em28xx_dmaqueue vbiq;
ad0ebb96
MCC
571 struct em28xx_usb_isoc_ctl isoc_ctl;
572 spinlock_t slock;
573
a6c2ba28 574 /* usb transfer */
575 struct usb_device *udev; /* the usb device */
576 int alt; /* alternate */
577 int max_pkt_size; /* max packet size of isoc transaction */
9d4d9c05
MCC
578 int num_alt; /* Number of alternative settings */
579 unsigned int *alt_max_pkt_size; /* array of wMaxPacketSize */
3acf2809 580 struct urb *urb[EM28XX_NUM_BUFS]; /* urb for isoc transfers */
a1a6ee74
NS
581 char *transfer_buffer[EM28XX_NUM_BUFS]; /* transfer buffers for isoc
582 transfer */
c4a98793
MCC
583 char urb_buf[URB_MAX_CTRL_SIZE]; /* urb control msg buffer */
584
a6c2ba28 585 /* helper funcs that call usb_control_msg */
6ea54d93 586 int (*em28xx_write_regs) (struct em28xx *dev, u16 reg,
a6c2ba28 587 char *buf, int len);
6ea54d93
DSL
588 int (*em28xx_read_reg) (struct em28xx *dev, u16 reg);
589 int (*em28xx_read_reg_req_len) (struct em28xx *dev, u8 req, u16 reg,
590 char *buf, int len);
591 int (*em28xx_write_regs_req) (struct em28xx *dev, u8 req, u16 reg,
a6c2ba28 592 char *buf, int len);
6ea54d93 593 int (*em28xx_read_reg_req) (struct em28xx *dev, u8 req, u16 reg);
3aefb79a
MCC
594
595 enum em28xx_mode mode;
596
6a1acc3b
DH
597 /* register numbers for GPO/GPIO registers */
598 u16 reg_gpo_num, reg_gpio_num;
599
c67ec53f
MCC
600 /* Caches GPO and GPIO registers */
601 unsigned char reg_gpo, reg_gpio;
602
a9fc52bc
DH
603 /* Snapshot button */
604 char snapshot_button_path[30]; /* path of the input dev */
605 struct input_dev *sbutton_input_dev;
606 struct delayed_work sbutton_query_work;
607
3421b778 608 struct em28xx_dvb *dvb;
d2ebd0f8
MCC
609
610 /* I2C keyboard data */
611 struct i2c_board_info info;
612 struct IR_i2c_init_data init_data;
a6c2ba28 613};
614
6d79468d
MCC
615struct em28xx_ops {
616 struct list_head next;
617 char *name;
618 int id;
619 int (*init)(struct em28xx *);
620 int (*fini)(struct em28xx *);
a3a048ce
MCC
621};
622
3acf2809 623/* Provided by em28xx-i2c.c */
fad7b958 624void em28xx_do_i2c_scan(struct em28xx *dev);
f2cf250a
DSL
625int em28xx_i2c_register(struct em28xx *dev);
626int em28xx_i2c_unregister(struct em28xx *dev);
a6c2ba28 627
3acf2809 628/* Provided by em28xx-core.c */
a6c2ba28 629
3acf2809
MCC
630u32 em28xx_request_buffers(struct em28xx *dev, u32 count);
631void em28xx_queue_unusedframes(struct em28xx *dev);
632void em28xx_release_buffers(struct em28xx *dev);
a6c2ba28 633
3acf2809 634int em28xx_read_reg_req_len(struct em28xx *dev, u8 req, u16 reg,
a6c2ba28 635 char *buf, int len);
3acf2809
MCC
636int em28xx_read_reg_req(struct em28xx *dev, u8 req, u16 reg);
637int em28xx_read_reg(struct em28xx *dev, u16 reg);
638int em28xx_write_regs_req(struct em28xx *dev, u8 req, u16 reg, char *buf,
a6c2ba28 639 int len);
3acf2809 640int em28xx_write_regs(struct em28xx *dev, u16 reg, char *buf, int len);
b6972489
DH
641int em28xx_write_reg(struct em28xx *dev, u16 reg, u8 val);
642
531c98e7
MCC
643int em28xx_read_ac97(struct em28xx *dev, u8 reg);
644int em28xx_write_ac97(struct em28xx *dev, u8 reg, u16 val);
645
3acf2809 646int em28xx_audio_analog_set(struct em28xx *dev);
35643943 647int em28xx_audio_setup(struct em28xx *dev);
539c96d0 648
3acf2809
MCC
649int em28xx_colorlevels_set_default(struct em28xx *dev);
650int em28xx_capture_start(struct em28xx *dev, int start);
da52a55c 651int em28xx_vbi_supported(struct em28xx *dev);
bddcf633 652int em28xx_set_outfmt(struct em28xx *dev);
3acf2809 653int em28xx_resolution_set(struct em28xx *dev);
3acf2809 654int em28xx_set_alternate(struct em28xx *dev);
579f72e4
AT
655int em28xx_init_isoc(struct em28xx *dev, int max_packets,
656 int num_bufs, int max_pkt_size,
c67ec53f 657 int (*isoc_copy) (struct em28xx *dev, struct urb *urb));
579f72e4 658void em28xx_uninit_isoc(struct em28xx *dev);
d18e2fda 659int em28xx_isoc_dvb_max_packetsize(struct em28xx *dev);
c67ec53f
MCC
660int em28xx_set_mode(struct em28xx *dev, enum em28xx_mode set_mode);
661int em28xx_gpio_set(struct em28xx *dev, struct em28xx_reg_seq *gpio);
1a23f81b
MCC
662void em28xx_wake_i2c(struct em28xx *dev);
663void em28xx_remove_from_devlist(struct em28xx *dev);
664void em28xx_add_into_devlist(struct em28xx *dev);
bec43661 665struct em28xx *em28xx_get_device(int minor,
1a23f81b
MCC
666 enum v4l2_buf_type *fh_type,
667 int *has_radio);
6d79468d
MCC
668int em28xx_register_extension(struct em28xx_ops *dev);
669void em28xx_unregister_extension(struct em28xx_ops *dev);
1a23f81b
MCC
670void em28xx_init_extension(struct em28xx *dev);
671void em28xx_close_extension(struct em28xx *dev);
672
673/* Provided by em28xx-video.c */
1a23f81b
MCC
674int em28xx_register_analog_devices(struct em28xx *dev);
675void em28xx_release_analog_resources(struct em28xx *dev);
6d79468d 676
3acf2809 677/* Provided by em28xx-cards.c */
6ea54d93 678extern int em2800_variant_detect(struct usb_device *udev, int model);
a94e95b4 679extern void em28xx_pre_card_setup(struct em28xx *dev);
3acf2809
MCC
680extern void em28xx_card_setup(struct em28xx *dev);
681extern struct em28xx_board em28xx_boards[];
682extern struct usb_device_id em28xx_id_table[];
683extern const unsigned int em28xx_bcount;
c668f32d 684void em28xx_register_i2c_ir(struct em28xx *dev);
d7cba043 685int em28xx_tuner_callback(void *ptr, int component, int command, int arg);
1a23f81b 686void em28xx_release_resources(struct em28xx *dev);
c8793b03
MCC
687
688/* Provided by em28xx-input.c */
c8793b03
MCC
689int em28xx_get_key_terratec(struct IR_i2c *ir, u32 *ir_key, u32 *ir_raw);
690int em28xx_get_key_em_haup(struct IR_i2c *ir, u32 *ir_key, u32 *ir_raw);
691int em28xx_get_key_pinnacle_usb_grey(struct IR_i2c *ir, u32 *ir_key,
692 u32 *ir_raw);
a9fc52bc
DH
693void em28xx_register_snapshot_button(struct em28xx *dev);
694void em28xx_deregister_snapshot_button(struct em28xx *dev);
a6c2ba28 695
a924a499
MCC
696int em28xx_ir_init(struct em28xx *dev);
697int em28xx_ir_fini(struct em28xx *dev);
698
28abf083
DH
699/* Provided by em28xx-vbi.c */
700extern struct videobuf_queue_ops em28xx_vbi_qops;
701
a6c2ba28 702/* printk macros */
703
3acf2809 704#define em28xx_err(fmt, arg...) do {\
f85c657f 705 printk(KERN_ERR fmt , ##arg); } while (0)
a6c2ba28 706
3acf2809 707#define em28xx_errdev(fmt, arg...) do {\
4ac97914 708 printk(KERN_ERR "%s: "fmt,\
f85c657f 709 dev->name , ##arg); } while (0)
a6c2ba28 710
3acf2809 711#define em28xx_info(fmt, arg...) do {\
4ac97914 712 printk(KERN_INFO "%s: "fmt,\
f85c657f 713 dev->name , ##arg); } while (0)
3acf2809 714#define em28xx_warn(fmt, arg...) do {\
4ac97914 715 printk(KERN_WARNING "%s: "fmt,\
f85c657f 716 dev->name , ##arg); } while (0)
a6c2ba28 717
6ea54d93 718static inline int em28xx_compression_disable(struct em28xx *dev)
a6c2ba28 719{
720 /* side effect of disabling scaler and mixer */
2a29a0d7 721 return em28xx_write_reg(dev, EM28XX_R26_COMPR, 0x00);
a6c2ba28 722}
723
6ea54d93 724static inline int em28xx_contrast_get(struct em28xx *dev)
a6c2ba28 725{
41facaa4 726 return em28xx_read_reg(dev, EM28XX_R20_YGAIN) & 0x1f;
a6c2ba28 727}
728
6ea54d93 729static inline int em28xx_brightness_get(struct em28xx *dev)
a6c2ba28 730{
41facaa4 731 return em28xx_read_reg(dev, EM28XX_R21_YOFFSET);
a6c2ba28 732}
733
6ea54d93 734static inline int em28xx_saturation_get(struct em28xx *dev)
a6c2ba28 735{
41facaa4 736 return em28xx_read_reg(dev, EM28XX_R22_UVGAIN) & 0x1f;
a6c2ba28 737}
738
6ea54d93 739static inline int em28xx_u_balance_get(struct em28xx *dev)
a6c2ba28 740{
41facaa4 741 return em28xx_read_reg(dev, EM28XX_R23_UOFFSET);
a6c2ba28 742}
743
6ea54d93 744static inline int em28xx_v_balance_get(struct em28xx *dev)
a6c2ba28 745{
41facaa4 746 return em28xx_read_reg(dev, EM28XX_R24_VOFFSET);
a6c2ba28 747}
748
6ea54d93 749static inline int em28xx_gamma_get(struct em28xx *dev)
a6c2ba28 750{
41facaa4 751 return em28xx_read_reg(dev, EM28XX_R14_GAMMA) & 0x3f;
a6c2ba28 752}
753
6ea54d93 754static inline int em28xx_contrast_set(struct em28xx *dev, s32 val)
a6c2ba28 755{
756 u8 tmp = (u8) val;
41facaa4 757 return em28xx_write_regs(dev, EM28XX_R20_YGAIN, &tmp, 1);
a6c2ba28 758}
759
6ea54d93 760static inline int em28xx_brightness_set(struct em28xx *dev, s32 val)
a6c2ba28 761{
762 u8 tmp = (u8) val;
41facaa4 763 return em28xx_write_regs(dev, EM28XX_R21_YOFFSET, &tmp, 1);
a6c2ba28 764}
765
6ea54d93 766static inline int em28xx_saturation_set(struct em28xx *dev, s32 val)
a6c2ba28 767{
768 u8 tmp = (u8) val;
41facaa4 769 return em28xx_write_regs(dev, EM28XX_R22_UVGAIN, &tmp, 1);
a6c2ba28 770}
771
6ea54d93 772static inline int em28xx_u_balance_set(struct em28xx *dev, s32 val)
a6c2ba28 773{
774 u8 tmp = (u8) val;
41facaa4 775 return em28xx_write_regs(dev, EM28XX_R23_UOFFSET, &tmp, 1);
a6c2ba28 776}
777
6ea54d93 778static inline int em28xx_v_balance_set(struct em28xx *dev, s32 val)
a6c2ba28 779{
780 u8 tmp = (u8) val;
41facaa4 781 return em28xx_write_regs(dev, EM28XX_R24_VOFFSET, &tmp, 1);
a6c2ba28 782}
783
6ea54d93 784static inline int em28xx_gamma_set(struct em28xx *dev, s32 val)
a6c2ba28 785{
786 u8 tmp = (u8) val;
41facaa4 787 return em28xx_write_regs(dev, EM28XX_R14_GAMMA, &tmp, 1);
a6c2ba28 788}
789
790/*FIXME: maxw should be dependent of alt mode */
6ea54d93 791static inline unsigned int norm_maxw(struct em28xx *dev)
30556b23 792{
55699964
MCC
793 if (dev->board.is_webcam)
794 return dev->sensor_xres;
795
505b6d0b 796 if (dev->board.max_range_640_480)
7d497f8a 797 return 640;
55699964
MCC
798
799 return 720;
30556b23
MR
800}
801
6ea54d93 802static inline unsigned int norm_maxh(struct em28xx *dev)
a6c2ba28 803{
55699964
MCC
804 if (dev->board.is_webcam)
805 return dev->sensor_yres;
806
505b6d0b 807 if (dev->board.max_range_640_480)
7d497f8a 808 return 480;
55699964
MCC
809
810 return (dev->norm & V4L2_STD_625_50) ? 576 : 480;
a6c2ba28 811}
a6c2ba28 812#endif