]>
Commit | Line | Data |
---|---|---|
77110abb | 1 | /* |
d7f83a51 | 2 | * Driver for MT9M111/MT9M112 CMOS Image Sensor from Micron |
77110abb RJ |
3 | * |
4 | * Copyright (C) 2008, Robert Jarzmik <robert.jarzmik@free.fr> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | #include <linux/videodev2.h> | |
11 | #include <linux/slab.h> | |
12 | #include <linux/i2c.h> | |
13 | #include <linux/log2.h> | |
14 | #include <linux/gpio.h> | |
15 | #include <linux/delay.h> | |
16 | ||
17 | #include <media/v4l2-common.h> | |
18 | #include <media/v4l2-chip-ident.h> | |
19 | #include <media/soc_camera.h> | |
20 | ||
21 | /* | |
d7f83a51 | 22 | * mt9m111 and mt9m112 i2c address is 0x5d or 0x48 (depending on SAddr pin) |
77110abb RJ |
23 | * The platform has to define i2c_board_info and call i2c_register_board_info() |
24 | */ | |
25 | ||
26 | /* mt9m111: Sensor register addresses */ | |
27 | #define MT9M111_CHIP_VERSION 0x000 | |
28 | #define MT9M111_ROW_START 0x001 | |
29 | #define MT9M111_COLUMN_START 0x002 | |
30 | #define MT9M111_WINDOW_HEIGHT 0x003 | |
31 | #define MT9M111_WINDOW_WIDTH 0x004 | |
32 | #define MT9M111_HORIZONTAL_BLANKING_B 0x005 | |
33 | #define MT9M111_VERTICAL_BLANKING_B 0x006 | |
34 | #define MT9M111_HORIZONTAL_BLANKING_A 0x007 | |
35 | #define MT9M111_VERTICAL_BLANKING_A 0x008 | |
36 | #define MT9M111_SHUTTER_WIDTH 0x009 | |
37 | #define MT9M111_ROW_SPEED 0x00a | |
38 | #define MT9M111_EXTRA_DELAY 0x00b | |
39 | #define MT9M111_SHUTTER_DELAY 0x00c | |
40 | #define MT9M111_RESET 0x00d | |
41 | #define MT9M111_READ_MODE_B 0x020 | |
42 | #define MT9M111_READ_MODE_A 0x021 | |
43 | #define MT9M111_FLASH_CONTROL 0x023 | |
44 | #define MT9M111_GREEN1_GAIN 0x02b | |
45 | #define MT9M111_BLUE_GAIN 0x02c | |
46 | #define MT9M111_RED_GAIN 0x02d | |
47 | #define MT9M111_GREEN2_GAIN 0x02e | |
48 | #define MT9M111_GLOBAL_GAIN 0x02f | |
49 | #define MT9M111_CONTEXT_CONTROL 0x0c8 | |
50 | #define MT9M111_PAGE_MAP 0x0f0 | |
51 | #define MT9M111_BYTE_WISE_ADDR 0x0f1 | |
52 | ||
53 | #define MT9M111_RESET_SYNC_CHANGES (1 << 15) | |
54 | #define MT9M111_RESET_RESTART_BAD_FRAME (1 << 9) | |
55 | #define MT9M111_RESET_SHOW_BAD_FRAMES (1 << 8) | |
56 | #define MT9M111_RESET_RESET_SOC (1 << 5) | |
57 | #define MT9M111_RESET_OUTPUT_DISABLE (1 << 4) | |
58 | #define MT9M111_RESET_CHIP_ENABLE (1 << 3) | |
59 | #define MT9M111_RESET_ANALOG_STANDBY (1 << 2) | |
60 | #define MT9M111_RESET_RESTART_FRAME (1 << 1) | |
61 | #define MT9M111_RESET_RESET_MODE (1 << 0) | |
62 | ||
63 | #define MT9M111_RMB_MIRROR_COLS (1 << 1) | |
64 | #define MT9M111_RMB_MIRROR_ROWS (1 << 0) | |
65 | #define MT9M111_CTXT_CTRL_RESTART (1 << 15) | |
66 | #define MT9M111_CTXT_CTRL_DEFECTCOR_B (1 << 12) | |
67 | #define MT9M111_CTXT_CTRL_RESIZE_B (1 << 10) | |
68 | #define MT9M111_CTXT_CTRL_CTRL2_B (1 << 9) | |
69 | #define MT9M111_CTXT_CTRL_GAMMA_B (1 << 8) | |
70 | #define MT9M111_CTXT_CTRL_XENON_EN (1 << 7) | |
71 | #define MT9M111_CTXT_CTRL_READ_MODE_B (1 << 3) | |
72 | #define MT9M111_CTXT_CTRL_LED_FLASH_EN (1 << 2) | |
73 | #define MT9M111_CTXT_CTRL_VBLANK_SEL_B (1 << 1) | |
74 | #define MT9M111_CTXT_CTRL_HBLANK_SEL_B (1 << 0) | |
75 | /* | |
76 | * mt9m111: Colorpipe register addresses (0x100..0x1ff) | |
77 | */ | |
78 | #define MT9M111_OPER_MODE_CTRL 0x106 | |
79 | #define MT9M111_OUTPUT_FORMAT_CTRL 0x108 | |
80 | #define MT9M111_REDUCER_XZOOM_B 0x1a0 | |
81 | #define MT9M111_REDUCER_XSIZE_B 0x1a1 | |
82 | #define MT9M111_REDUCER_YZOOM_B 0x1a3 | |
83 | #define MT9M111_REDUCER_YSIZE_B 0x1a4 | |
84 | #define MT9M111_REDUCER_XZOOM_A 0x1a6 | |
85 | #define MT9M111_REDUCER_XSIZE_A 0x1a7 | |
86 | #define MT9M111_REDUCER_YZOOM_A 0x1a9 | |
87 | #define MT9M111_REDUCER_YSIZE_A 0x1aa | |
88 | ||
89 | #define MT9M111_OUTPUT_FORMAT_CTRL2_A 0x13a | |
90 | #define MT9M111_OUTPUT_FORMAT_CTRL2_B 0x19b | |
91 | ||
92 | #define MT9M111_OPMODE_AUTOEXPO_EN (1 << 14) | |
39bf372f | 93 | #define MT9M111_OPMODE_AUTOWHITEBAL_EN (1 << 1) |
77110abb RJ |
94 | |
95 | #define MT9M111_OUTFMT_PROCESSED_BAYER (1 << 14) | |
96 | #define MT9M111_OUTFMT_BYPASS_IFP (1 << 10) | |
97 | #define MT9M111_OUTFMT_INV_PIX_CLOCK (1 << 9) | |
98 | #define MT9M111_OUTFMT_RGB (1 << 8) | |
99 | #define MT9M111_OUTFMT_RGB565 (0x0 << 6) | |
100 | #define MT9M111_OUTFMT_RGB555 (0x1 << 6) | |
101 | #define MT9M111_OUTFMT_RGB444x (0x2 << 6) | |
102 | #define MT9M111_OUTFMT_RGBx444 (0x3 << 6) | |
103 | #define MT9M111_OUTFMT_TST_RAMP_OFF (0x0 << 4) | |
104 | #define MT9M111_OUTFMT_TST_RAMP_COL (0x1 << 4) | |
105 | #define MT9M111_OUTFMT_TST_RAMP_ROW (0x2 << 4) | |
106 | #define MT9M111_OUTFMT_TST_RAMP_FRAME (0x3 << 4) | |
107 | #define MT9M111_OUTFMT_SHIFT_3_UP (1 << 3) | |
108 | #define MT9M111_OUTFMT_AVG_CHROMA (1 << 2) | |
109 | #define MT9M111_OUTFMT_SWAP_YCbCr_C_Y (1 << 1) | |
110 | #define MT9M111_OUTFMT_SWAP_RGB_EVEN (1 << 1) | |
111 | #define MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr (1 << 0) | |
112 | /* | |
113 | * mt9m111: Camera control register addresses (0x200..0x2ff not implemented) | |
114 | */ | |
115 | ||
116 | #define reg_read(reg) mt9m111_reg_read(icd, MT9M111_##reg) | |
117 | #define reg_write(reg, val) mt9m111_reg_write(icd, MT9M111_##reg, (val)) | |
118 | #define reg_set(reg, val) mt9m111_reg_set(icd, MT9M111_##reg, (val)) | |
119 | #define reg_clear(reg, val) mt9m111_reg_clear(icd, MT9M111_##reg, (val)) | |
120 | ||
121 | #define MT9M111_MIN_DARK_ROWS 8 | |
122 | #define MT9M111_MIN_DARK_COLS 24 | |
123 | #define MT9M111_MAX_HEIGHT 1024 | |
124 | #define MT9M111_MAX_WIDTH 1280 | |
125 | ||
126 | #define COL_FMT(_name, _depth, _fourcc, _colorspace) \ | |
127 | { .name = _name, .depth = _depth, .fourcc = _fourcc, \ | |
128 | .colorspace = _colorspace } | |
129 | #define RGB_FMT(_name, _depth, _fourcc) \ | |
130 | COL_FMT(_name, _depth, _fourcc, V4L2_COLORSPACE_SRGB) | |
88f4b899 RJ |
131 | #define JPG_FMT(_name, _depth, _fourcc) \ |
132 | COL_FMT(_name, _depth, _fourcc, V4L2_COLORSPACE_JPEG) | |
77110abb RJ |
133 | |
134 | static const struct soc_camera_data_format mt9m111_colour_formats[] = { | |
88f4b899 RJ |
135 | JPG_FMT("CbYCrY 16 bit", 16, V4L2_PIX_FMT_UYVY), |
136 | JPG_FMT("CrYCbY 16 bit", 16, V4L2_PIX_FMT_VYUY), | |
137 | JPG_FMT("YCbYCr 16 bit", 16, V4L2_PIX_FMT_YUYV), | |
138 | JPG_FMT("YCrYCb 16 bit", 16, V4L2_PIX_FMT_YVYU), | |
77110abb RJ |
139 | RGB_FMT("RGB 565", 16, V4L2_PIX_FMT_RGB565), |
140 | RGB_FMT("RGB 555", 16, V4L2_PIX_FMT_RGB555), | |
141 | RGB_FMT("Bayer (sRGB) 10 bit", 10, V4L2_PIX_FMT_SBGGR16), | |
142 | RGB_FMT("Bayer (sRGB) 8 bit", 8, V4L2_PIX_FMT_SBGGR8), | |
143 | }; | |
144 | ||
145 | enum mt9m111_context { | |
146 | HIGHPOWER = 0, | |
147 | LOWPOWER, | |
148 | }; | |
149 | ||
150 | struct mt9m111 { | |
151 | struct i2c_client *client; | |
152 | struct soc_camera_device icd; | |
d7f83a51 | 153 | int model; /* V4L2_IDENT_MT9M11x* codes from v4l2-chip-ident.h */ |
77110abb RJ |
154 | enum mt9m111_context context; |
155 | unsigned int left, top, width, height; | |
156 | u32 pixfmt; | |
157 | unsigned char autoexposure; | |
158 | unsigned char datawidth; | |
159 | unsigned int powered:1; | |
160 | unsigned int hflip:1; | |
161 | unsigned int vflip:1; | |
162 | unsigned int swap_rgb_even_odd:1; | |
163 | unsigned int swap_rgb_red_blue:1; | |
164 | unsigned int swap_yuv_y_chromas:1; | |
165 | unsigned int swap_yuv_cb_cr:1; | |
39bf372f | 166 | unsigned int autowhitebalance:1; |
77110abb RJ |
167 | }; |
168 | ||
169 | static int reg_page_map_set(struct i2c_client *client, const u16 reg) | |
170 | { | |
171 | int ret; | |
172 | u16 page; | |
173 | static int lastpage = -1; /* PageMap cache value */ | |
174 | ||
175 | page = (reg >> 8); | |
176 | if (page == lastpage) | |
177 | return 0; | |
178 | if (page > 2) | |
179 | return -EINVAL; | |
180 | ||
181 | ret = i2c_smbus_write_word_data(client, MT9M111_PAGE_MAP, swab16(page)); | |
506c629a | 182 | if (!ret) |
77110abb RJ |
183 | lastpage = page; |
184 | return ret; | |
185 | } | |
186 | ||
187 | static int mt9m111_reg_read(struct soc_camera_device *icd, const u16 reg) | |
188 | { | |
189 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
190 | struct i2c_client *client = mt9m111->client; | |
191 | int ret; | |
192 | ||
193 | ret = reg_page_map_set(client, reg); | |
194 | if (!ret) | |
195 | ret = swab16(i2c_smbus_read_word_data(client, (reg & 0xff))); | |
196 | ||
197 | dev_dbg(&icd->dev, "read reg.%03x -> %04x\n", reg, ret); | |
198 | return ret; | |
199 | } | |
200 | ||
201 | static int mt9m111_reg_write(struct soc_camera_device *icd, const u16 reg, | |
202 | const u16 data) | |
203 | { | |
204 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
205 | struct i2c_client *client = mt9m111->client; | |
206 | int ret; | |
207 | ||
208 | ret = reg_page_map_set(client, reg); | |
506c629a | 209 | if (!ret) |
77110abb RJ |
210 | ret = i2c_smbus_write_word_data(mt9m111->client, (reg & 0xff), |
211 | swab16(data)); | |
212 | dev_dbg(&icd->dev, "write reg.%03x = %04x -> %d\n", reg, data, ret); | |
213 | return ret; | |
214 | } | |
215 | ||
216 | static int mt9m111_reg_set(struct soc_camera_device *icd, const u16 reg, | |
217 | const u16 data) | |
218 | { | |
219 | int ret; | |
220 | ||
221 | ret = mt9m111_reg_read(icd, reg); | |
222 | if (ret >= 0) | |
223 | ret = mt9m111_reg_write(icd, reg, ret | data); | |
224 | return ret; | |
225 | } | |
226 | ||
227 | static int mt9m111_reg_clear(struct soc_camera_device *icd, const u16 reg, | |
228 | const u16 data) | |
229 | { | |
230 | int ret; | |
231 | ||
232 | ret = mt9m111_reg_read(icd, reg); | |
233 | return mt9m111_reg_write(icd, reg, ret & ~data); | |
234 | } | |
235 | ||
236 | static int mt9m111_set_context(struct soc_camera_device *icd, | |
237 | enum mt9m111_context ctxt) | |
238 | { | |
239 | int valB = MT9M111_CTXT_CTRL_RESTART | MT9M111_CTXT_CTRL_DEFECTCOR_B | |
240 | | MT9M111_CTXT_CTRL_RESIZE_B | MT9M111_CTXT_CTRL_CTRL2_B | |
241 | | MT9M111_CTXT_CTRL_GAMMA_B | MT9M111_CTXT_CTRL_READ_MODE_B | |
242 | | MT9M111_CTXT_CTRL_VBLANK_SEL_B | |
243 | | MT9M111_CTXT_CTRL_HBLANK_SEL_B; | |
244 | int valA = MT9M111_CTXT_CTRL_RESTART; | |
245 | ||
246 | if (ctxt == HIGHPOWER) | |
247 | return reg_write(CONTEXT_CONTROL, valB); | |
248 | else | |
249 | return reg_write(CONTEXT_CONTROL, valA); | |
250 | } | |
251 | ||
252 | static int mt9m111_setup_rect(struct soc_camera_device *icd) | |
253 | { | |
254 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
506c629a | 255 | int ret, is_raw_format; |
77110abb RJ |
256 | int width = mt9m111->width; |
257 | int height = mt9m111->height; | |
258 | ||
259 | if ((mt9m111->pixfmt == V4L2_PIX_FMT_SBGGR8) | |
260 | || (mt9m111->pixfmt == V4L2_PIX_FMT_SBGGR16)) | |
261 | is_raw_format = 1; | |
262 | else | |
263 | is_raw_format = 0; | |
264 | ||
506c629a GL |
265 | ret = reg_write(COLUMN_START, mt9m111->left); |
266 | if (!ret) | |
77110abb RJ |
267 | ret = reg_write(ROW_START, mt9m111->top); |
268 | ||
269 | if (is_raw_format) { | |
506c629a | 270 | if (!ret) |
77110abb | 271 | ret = reg_write(WINDOW_WIDTH, width); |
506c629a | 272 | if (!ret) |
77110abb RJ |
273 | ret = reg_write(WINDOW_HEIGHT, height); |
274 | } else { | |
506c629a | 275 | if (!ret) |
77110abb | 276 | ret = reg_write(REDUCER_XZOOM_B, MT9M111_MAX_WIDTH); |
506c629a | 277 | if (!ret) |
77110abb | 278 | ret = reg_write(REDUCER_YZOOM_B, MT9M111_MAX_HEIGHT); |
506c629a | 279 | if (!ret) |
77110abb | 280 | ret = reg_write(REDUCER_XSIZE_B, width); |
506c629a | 281 | if (!ret) |
77110abb | 282 | ret = reg_write(REDUCER_YSIZE_B, height); |
506c629a | 283 | if (!ret) |
77110abb | 284 | ret = reg_write(REDUCER_XZOOM_A, MT9M111_MAX_WIDTH); |
506c629a | 285 | if (!ret) |
77110abb | 286 | ret = reg_write(REDUCER_YZOOM_A, MT9M111_MAX_HEIGHT); |
506c629a | 287 | if (!ret) |
77110abb | 288 | ret = reg_write(REDUCER_XSIZE_A, width); |
506c629a | 289 | if (!ret) |
77110abb RJ |
290 | ret = reg_write(REDUCER_YSIZE_A, height); |
291 | } | |
292 | ||
293 | return ret; | |
294 | } | |
295 | ||
296 | static int mt9m111_setup_pixfmt(struct soc_camera_device *icd, u16 outfmt) | |
297 | { | |
298 | int ret; | |
299 | ||
300 | ret = reg_write(OUTPUT_FORMAT_CTRL2_A, outfmt); | |
506c629a | 301 | if (!ret) |
77110abb RJ |
302 | ret = reg_write(OUTPUT_FORMAT_CTRL2_B, outfmt); |
303 | return ret; | |
304 | } | |
305 | ||
306 | static int mt9m111_setfmt_bayer8(struct soc_camera_device *icd) | |
307 | { | |
308 | return mt9m111_setup_pixfmt(icd, MT9M111_OUTFMT_PROCESSED_BAYER); | |
309 | } | |
310 | ||
311 | static int mt9m111_setfmt_bayer10(struct soc_camera_device *icd) | |
312 | { | |
77110abb RJ |
313 | return mt9m111_setup_pixfmt(icd, MT9M111_OUTFMT_BYPASS_IFP); |
314 | } | |
315 | ||
316 | static int mt9m111_setfmt_rgb565(struct soc_camera_device *icd) | |
317 | { | |
318 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
319 | int val = 0; | |
320 | ||
321 | if (mt9m111->swap_rgb_red_blue) | |
322 | val |= MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr; | |
323 | if (mt9m111->swap_rgb_even_odd) | |
324 | val |= MT9M111_OUTFMT_SWAP_RGB_EVEN; | |
325 | val |= MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565; | |
326 | ||
327 | return mt9m111_setup_pixfmt(icd, val); | |
328 | } | |
329 | ||
330 | static int mt9m111_setfmt_rgb555(struct soc_camera_device *icd) | |
331 | { | |
332 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
333 | int val = 0; | |
334 | ||
335 | if (mt9m111->swap_rgb_red_blue) | |
336 | val |= MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr; | |
337 | if (mt9m111->swap_rgb_even_odd) | |
338 | val |= MT9M111_OUTFMT_SWAP_RGB_EVEN; | |
339 | val |= MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555; | |
340 | ||
341 | return mt9m111_setup_pixfmt(icd, val); | |
342 | } | |
343 | ||
344 | static int mt9m111_setfmt_yuv(struct soc_camera_device *icd) | |
345 | { | |
346 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
347 | int val = 0; | |
348 | ||
349 | if (mt9m111->swap_yuv_cb_cr) | |
350 | val |= MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr; | |
351 | if (mt9m111->swap_yuv_y_chromas) | |
352 | val |= MT9M111_OUTFMT_SWAP_YCbCr_C_Y; | |
353 | ||
354 | return mt9m111_setup_pixfmt(icd, val); | |
355 | } | |
356 | ||
357 | static int mt9m111_enable(struct soc_camera_device *icd) | |
358 | { | |
359 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
81034663 | 360 | struct soc_camera_link *icl = mt9m111->client->dev.platform_data; |
77110abb RJ |
361 | int ret; |
362 | ||
81034663 SH |
363 | if (icl->power) { |
364 | ret = icl->power(&mt9m111->client->dev, 1); | |
365 | if (ret < 0) { | |
366 | dev_err(icd->vdev->parent, | |
367 | "Platform failed to power-on the camera.\n"); | |
368 | return ret; | |
369 | } | |
370 | } | |
371 | ||
77110abb | 372 | ret = reg_set(RESET, MT9M111_RESET_CHIP_ENABLE); |
506c629a | 373 | if (!ret) |
77110abb RJ |
374 | mt9m111->powered = 1; |
375 | return ret; | |
376 | } | |
377 | ||
378 | static int mt9m111_disable(struct soc_camera_device *icd) | |
379 | { | |
380 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
81034663 | 381 | struct soc_camera_link *icl = mt9m111->client->dev.platform_data; |
77110abb RJ |
382 | int ret; |
383 | ||
384 | ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE); | |
506c629a | 385 | if (!ret) |
77110abb | 386 | mt9m111->powered = 0; |
81034663 SH |
387 | |
388 | if (icl->power) | |
389 | icl->power(&mt9m111->client->dev, 0); | |
390 | ||
77110abb RJ |
391 | return ret; |
392 | } | |
393 | ||
394 | static int mt9m111_reset(struct soc_camera_device *icd) | |
395 | { | |
396 | int ret; | |
397 | ||
398 | ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); | |
506c629a | 399 | if (!ret) |
77110abb | 400 | ret = reg_set(RESET, MT9M111_RESET_RESET_SOC); |
506c629a | 401 | if (!ret) |
77110abb RJ |
402 | ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE |
403 | | MT9M111_RESET_RESET_SOC); | |
404 | return ret; | |
405 | } | |
406 | ||
407 | static int mt9m111_start_capture(struct soc_camera_device *icd) | |
408 | { | |
409 | return 0; | |
410 | } | |
411 | ||
412 | static int mt9m111_stop_capture(struct soc_camera_device *icd) | |
413 | { | |
414 | return 0; | |
415 | } | |
416 | ||
417 | static unsigned long mt9m111_query_bus_param(struct soc_camera_device *icd) | |
418 | { | |
bd73b36f GL |
419 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); |
420 | struct soc_camera_link *icl = mt9m111->client->dev.platform_data; | |
421 | unsigned long flags = SOCAM_MASTER | SOCAM_PCLK_SAMPLE_RISING | | |
77110abb RJ |
422 | SOCAM_HSYNC_ACTIVE_HIGH | SOCAM_VSYNC_ACTIVE_HIGH | |
423 | SOCAM_DATAWIDTH_8; | |
bd73b36f GL |
424 | |
425 | return soc_camera_apply_sensor_flags(icl, flags); | |
77110abb RJ |
426 | } |
427 | ||
428 | static int mt9m111_set_bus_param(struct soc_camera_device *icd, unsigned long f) | |
429 | { | |
430 | return 0; | |
431 | } | |
432 | ||
433 | static int mt9m111_set_pixfmt(struct soc_camera_device *icd, u32 pixfmt) | |
434 | { | |
435 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
506c629a | 436 | int ret; |
77110abb RJ |
437 | |
438 | switch (pixfmt) { | |
439 | case V4L2_PIX_FMT_SBGGR8: | |
440 | ret = mt9m111_setfmt_bayer8(icd); | |
441 | break; | |
442 | case V4L2_PIX_FMT_SBGGR16: | |
443 | ret = mt9m111_setfmt_bayer10(icd); | |
444 | break; | |
445 | case V4L2_PIX_FMT_RGB555: | |
446 | ret = mt9m111_setfmt_rgb555(icd); | |
447 | break; | |
448 | case V4L2_PIX_FMT_RGB565: | |
449 | ret = mt9m111_setfmt_rgb565(icd); | |
450 | break; | |
88f4b899 RJ |
451 | case V4L2_PIX_FMT_UYVY: |
452 | mt9m111->swap_yuv_y_chromas = 0; | |
453 | mt9m111->swap_yuv_cb_cr = 0; | |
454 | ret = mt9m111_setfmt_yuv(icd); | |
455 | break; | |
456 | case V4L2_PIX_FMT_VYUY: | |
457 | mt9m111->swap_yuv_y_chromas = 0; | |
458 | mt9m111->swap_yuv_cb_cr = 1; | |
459 | ret = mt9m111_setfmt_yuv(icd); | |
460 | break; | |
77110abb | 461 | case V4L2_PIX_FMT_YUYV: |
88f4b899 RJ |
462 | mt9m111->swap_yuv_y_chromas = 1; |
463 | mt9m111->swap_yuv_cb_cr = 0; | |
464 | ret = mt9m111_setfmt_yuv(icd); | |
465 | break; | |
466 | case V4L2_PIX_FMT_YVYU: | |
467 | mt9m111->swap_yuv_y_chromas = 1; | |
468 | mt9m111->swap_yuv_cb_cr = 1; | |
77110abb RJ |
469 | ret = mt9m111_setfmt_yuv(icd); |
470 | break; | |
471 | default: | |
472 | dev_err(&icd->dev, "Pixel format not handled : %x\n", pixfmt); | |
473 | ret = -EINVAL; | |
474 | } | |
475 | ||
506c629a | 476 | if (!ret) |
77110abb RJ |
477 | mt9m111->pixfmt = pixfmt; |
478 | ||
479 | return ret; | |
480 | } | |
481 | ||
d8fac217 GL |
482 | static int mt9m111_set_fmt(struct soc_camera_device *icd, |
483 | __u32 pixfmt, struct v4l2_rect *rect) | |
77110abb RJ |
484 | { |
485 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
506c629a | 486 | int ret; |
77110abb RJ |
487 | |
488 | mt9m111->left = rect->left; | |
489 | mt9m111->top = rect->top; | |
490 | mt9m111->width = rect->width; | |
491 | mt9m111->height = rect->height; | |
492 | ||
493 | dev_dbg(&icd->dev, "%s fmt=%x left=%d, top=%d, width=%d, height=%d\n", | |
494 | __func__, pixfmt, mt9m111->left, mt9m111->top, mt9m111->width, | |
495 | mt9m111->height); | |
496 | ||
497 | ret = mt9m111_setup_rect(icd); | |
506c629a | 498 | if (!ret) |
77110abb | 499 | ret = mt9m111_set_pixfmt(icd, pixfmt); |
506c629a | 500 | return ret; |
77110abb RJ |
501 | } |
502 | ||
d8fac217 GL |
503 | static int mt9m111_try_fmt(struct soc_camera_device *icd, |
504 | struct v4l2_format *f) | |
77110abb | 505 | { |
64f5905e GL |
506 | struct v4l2_pix_format *pix = &f->fmt.pix; |
507 | ||
508 | if (pix->height > MT9M111_MAX_HEIGHT) | |
509 | pix->height = MT9M111_MAX_HEIGHT; | |
510 | if (pix->width > MT9M111_MAX_WIDTH) | |
511 | pix->width = MT9M111_MAX_WIDTH; | |
77110abb RJ |
512 | |
513 | return 0; | |
514 | } | |
515 | ||
516 | static int mt9m111_get_chip_id(struct soc_camera_device *icd, | |
517 | struct v4l2_chip_ident *id) | |
518 | { | |
519 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
520 | ||
521 | if (id->match_type != V4L2_CHIP_MATCH_I2C_ADDR) | |
522 | return -EINVAL; | |
523 | ||
524 | if (id->match_chip != mt9m111->client->addr) | |
525 | return -ENODEV; | |
526 | ||
527 | id->ident = mt9m111->model; | |
528 | id->revision = 0; | |
529 | ||
530 | return 0; | |
531 | } | |
532 | ||
533 | #ifdef CONFIG_VIDEO_ADV_DEBUG | |
534 | static int mt9m111_get_register(struct soc_camera_device *icd, | |
535 | struct v4l2_register *reg) | |
536 | { | |
537 | int val; | |
538 | ||
539 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
540 | ||
541 | if (reg->match_type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0x2ff) | |
542 | return -EINVAL; | |
543 | if (reg->match_chip != mt9m111->client->addr) | |
544 | return -ENODEV; | |
545 | ||
546 | val = mt9m111_reg_read(icd, reg->reg); | |
547 | reg->val = (u64)val; | |
548 | ||
549 | if (reg->val > 0xffff) | |
550 | return -EIO; | |
551 | ||
552 | return 0; | |
553 | } | |
554 | ||
555 | static int mt9m111_set_register(struct soc_camera_device *icd, | |
556 | struct v4l2_register *reg) | |
557 | { | |
558 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
559 | ||
560 | if (reg->match_type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0x2ff) | |
561 | return -EINVAL; | |
562 | ||
563 | if (reg->match_chip != mt9m111->client->addr) | |
564 | return -ENODEV; | |
565 | ||
566 | if (mt9m111_reg_write(icd, reg->reg, reg->val) < 0) | |
567 | return -EIO; | |
568 | ||
569 | return 0; | |
570 | } | |
571 | #endif | |
572 | ||
573 | static const struct v4l2_queryctrl mt9m111_controls[] = { | |
574 | { | |
575 | .id = V4L2_CID_VFLIP, | |
576 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
577 | .name = "Flip Verticaly", | |
578 | .minimum = 0, | |
579 | .maximum = 1, | |
580 | .step = 1, | |
581 | .default_value = 0, | |
582 | }, { | |
583 | .id = V4L2_CID_HFLIP, | |
584 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
585 | .name = "Flip Horizontaly", | |
586 | .minimum = 0, | |
587 | .maximum = 1, | |
588 | .step = 1, | |
589 | .default_value = 0, | |
590 | }, { /* gain = 1/32*val (=>gain=1 if val==32) */ | |
591 | .id = V4L2_CID_GAIN, | |
592 | .type = V4L2_CTRL_TYPE_INTEGER, | |
593 | .name = "Gain", | |
594 | .minimum = 0, | |
595 | .maximum = 63 * 2 * 2, | |
596 | .step = 1, | |
597 | .default_value = 32, | |
598 | .flags = V4L2_CTRL_FLAG_SLIDER, | |
599 | }, { | |
600 | .id = V4L2_CID_EXPOSURE_AUTO, | |
601 | .type = V4L2_CTRL_TYPE_BOOLEAN, | |
602 | .name = "Auto Exposure", | |
603 | .minimum = 0, | |
604 | .maximum = 1, | |
605 | .step = 1, | |
606 | .default_value = 1, | |
607 | } | |
608 | }; | |
609 | ||
610 | static int mt9m111_video_probe(struct soc_camera_device *); | |
611 | static void mt9m111_video_remove(struct soc_camera_device *); | |
612 | static int mt9m111_get_control(struct soc_camera_device *, | |
613 | struct v4l2_control *); | |
614 | static int mt9m111_set_control(struct soc_camera_device *, | |
615 | struct v4l2_control *); | |
616 | static int mt9m111_resume(struct soc_camera_device *icd); | |
617 | static int mt9m111_init(struct soc_camera_device *icd); | |
618 | static int mt9m111_release(struct soc_camera_device *icd); | |
619 | ||
620 | static struct soc_camera_ops mt9m111_ops = { | |
621 | .owner = THIS_MODULE, | |
622 | .probe = mt9m111_video_probe, | |
623 | .remove = mt9m111_video_remove, | |
624 | .init = mt9m111_init, | |
625 | .resume = mt9m111_resume, | |
626 | .release = mt9m111_release, | |
627 | .start_capture = mt9m111_start_capture, | |
628 | .stop_capture = mt9m111_stop_capture, | |
d8fac217 GL |
629 | .set_fmt = mt9m111_set_fmt, |
630 | .try_fmt = mt9m111_try_fmt, | |
77110abb RJ |
631 | .query_bus_param = mt9m111_query_bus_param, |
632 | .set_bus_param = mt9m111_set_bus_param, | |
633 | .controls = mt9m111_controls, | |
634 | .num_controls = ARRAY_SIZE(mt9m111_controls), | |
635 | .get_control = mt9m111_get_control, | |
636 | .set_control = mt9m111_set_control, | |
637 | .get_chip_id = mt9m111_get_chip_id, | |
638 | #ifdef CONFIG_VIDEO_ADV_DEBUG | |
639 | .get_register = mt9m111_get_register, | |
640 | .set_register = mt9m111_set_register, | |
641 | #endif | |
642 | }; | |
643 | ||
644 | static int mt9m111_set_flip(struct soc_camera_device *icd, int flip, int mask) | |
645 | { | |
646 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
647 | int ret; | |
648 | ||
649 | if (mt9m111->context == HIGHPOWER) { | |
650 | if (flip) | |
651 | ret = reg_set(READ_MODE_B, mask); | |
652 | else | |
653 | ret = reg_clear(READ_MODE_B, mask); | |
654 | } else { | |
655 | if (flip) | |
656 | ret = reg_set(READ_MODE_A, mask); | |
657 | else | |
658 | ret = reg_clear(READ_MODE_A, mask); | |
659 | } | |
660 | ||
661 | return ret; | |
662 | } | |
663 | ||
664 | static int mt9m111_get_global_gain(struct soc_camera_device *icd) | |
665 | { | |
0f28b793 | 666 | int data; |
77110abb RJ |
667 | |
668 | data = reg_read(GLOBAL_GAIN); | |
669 | if (data >= 0) | |
0f28b793 | 670 | return (data & 0x2f) * (1 << ((data >> 10) & 1)) * |
671 | (1 << ((data >> 9) & 1)); | |
672 | return data; | |
77110abb | 673 | } |
0f28b793 | 674 | |
77110abb RJ |
675 | static int mt9m111_set_global_gain(struct soc_camera_device *icd, int gain) |
676 | { | |
677 | u16 val; | |
678 | ||
679 | if (gain > 63 * 2 * 2) | |
680 | return -EINVAL; | |
681 | ||
682 | icd->gain = gain; | |
683 | if ((gain >= 64 * 2) && (gain < 63 * 2 * 2)) | |
684 | val = (1 << 10) | (1 << 9) | (gain / 4); | |
685 | else if ((gain >= 64) && (gain < 64 * 2)) | |
506c629a | 686 | val = (1 << 9) | (gain / 2); |
77110abb RJ |
687 | else |
688 | val = gain; | |
689 | ||
690 | return reg_write(GLOBAL_GAIN, val); | |
691 | } | |
692 | ||
693 | static int mt9m111_set_autoexposure(struct soc_camera_device *icd, int on) | |
694 | { | |
695 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
696 | int ret; | |
697 | ||
698 | if (on) | |
699 | ret = reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN); | |
700 | else | |
701 | ret = reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN); | |
702 | ||
506c629a | 703 | if (!ret) |
77110abb RJ |
704 | mt9m111->autoexposure = on; |
705 | ||
706 | return ret; | |
707 | } | |
39bf372f RJ |
708 | |
709 | static int mt9m111_set_autowhitebalance(struct soc_camera_device *icd, int on) | |
710 | { | |
711 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
712 | int ret; | |
713 | ||
714 | if (on) | |
715 | ret = reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN); | |
716 | else | |
717 | ret = reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN); | |
718 | ||
719 | if (!ret) | |
720 | mt9m111->autowhitebalance = on; | |
721 | ||
722 | return ret; | |
723 | } | |
724 | ||
77110abb RJ |
725 | static int mt9m111_get_control(struct soc_camera_device *icd, |
726 | struct v4l2_control *ctrl) | |
727 | { | |
728 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
729 | int data; | |
730 | ||
731 | switch (ctrl->id) { | |
732 | case V4L2_CID_VFLIP: | |
733 | if (mt9m111->context == HIGHPOWER) | |
734 | data = reg_read(READ_MODE_B); | |
735 | else | |
736 | data = reg_read(READ_MODE_A); | |
737 | ||
738 | if (data < 0) | |
739 | return -EIO; | |
740 | ctrl->value = !!(data & MT9M111_RMB_MIRROR_ROWS); | |
741 | break; | |
742 | case V4L2_CID_HFLIP: | |
743 | if (mt9m111->context == HIGHPOWER) | |
744 | data = reg_read(READ_MODE_B); | |
745 | else | |
746 | data = reg_read(READ_MODE_A); | |
747 | ||
748 | if (data < 0) | |
749 | return -EIO; | |
750 | ctrl->value = !!(data & MT9M111_RMB_MIRROR_COLS); | |
751 | break; | |
752 | case V4L2_CID_GAIN: | |
753 | data = mt9m111_get_global_gain(icd); | |
754 | if (data < 0) | |
755 | return data; | |
756 | ctrl->value = data; | |
757 | break; | |
758 | case V4L2_CID_EXPOSURE_AUTO: | |
759 | ctrl->value = mt9m111->autoexposure; | |
760 | break; | |
39bf372f RJ |
761 | case V4L2_CID_AUTO_WHITE_BALANCE: |
762 | ctrl->value = mt9m111->autowhitebalance; | |
763 | break; | |
77110abb RJ |
764 | } |
765 | return 0; | |
766 | } | |
767 | ||
768 | static int mt9m111_set_control(struct soc_camera_device *icd, | |
769 | struct v4l2_control *ctrl) | |
770 | { | |
771 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
772 | const struct v4l2_queryctrl *qctrl; | |
506c629a | 773 | int ret; |
77110abb RJ |
774 | |
775 | qctrl = soc_camera_find_qctrl(&mt9m111_ops, ctrl->id); | |
776 | ||
777 | if (!qctrl) | |
778 | return -EINVAL; | |
779 | ||
780 | switch (ctrl->id) { | |
781 | case V4L2_CID_VFLIP: | |
782 | mt9m111->vflip = ctrl->value; | |
783 | ret = mt9m111_set_flip(icd, ctrl->value, | |
784 | MT9M111_RMB_MIRROR_ROWS); | |
785 | break; | |
786 | case V4L2_CID_HFLIP: | |
787 | mt9m111->hflip = ctrl->value; | |
788 | ret = mt9m111_set_flip(icd, ctrl->value, | |
789 | MT9M111_RMB_MIRROR_COLS); | |
790 | break; | |
791 | case V4L2_CID_GAIN: | |
792 | ret = mt9m111_set_global_gain(icd, ctrl->value); | |
793 | break; | |
794 | case V4L2_CID_EXPOSURE_AUTO: | |
795 | ret = mt9m111_set_autoexposure(icd, ctrl->value); | |
796 | break; | |
39bf372f RJ |
797 | case V4L2_CID_AUTO_WHITE_BALANCE: |
798 | ret = mt9m111_set_autowhitebalance(icd, ctrl->value); | |
799 | break; | |
77110abb RJ |
800 | default: |
801 | ret = -EINVAL; | |
802 | } | |
803 | ||
506c629a | 804 | return ret; |
77110abb RJ |
805 | } |
806 | ||
ba77531f | 807 | static int mt9m111_restore_state(struct soc_camera_device *icd) |
77110abb RJ |
808 | { |
809 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
810 | ||
811 | mt9m111_set_context(icd, mt9m111->context); | |
812 | mt9m111_set_pixfmt(icd, mt9m111->pixfmt); | |
813 | mt9m111_setup_rect(icd); | |
814 | mt9m111_set_flip(icd, mt9m111->hflip, MT9M111_RMB_MIRROR_COLS); | |
815 | mt9m111_set_flip(icd, mt9m111->vflip, MT9M111_RMB_MIRROR_ROWS); | |
816 | mt9m111_set_global_gain(icd, icd->gain); | |
817 | mt9m111_set_autoexposure(icd, mt9m111->autoexposure); | |
39bf372f | 818 | mt9m111_set_autowhitebalance(icd, mt9m111->autowhitebalance); |
77110abb RJ |
819 | return 0; |
820 | } | |
821 | ||
822 | static int mt9m111_resume(struct soc_camera_device *icd) | |
823 | { | |
824 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
825 | int ret = 0; | |
826 | ||
827 | if (mt9m111->powered) { | |
828 | ret = mt9m111_enable(icd); | |
506c629a GL |
829 | if (!ret) |
830 | ret = mt9m111_reset(icd); | |
831 | if (!ret) | |
832 | ret = mt9m111_restore_state(icd); | |
77110abb RJ |
833 | } |
834 | return ret; | |
835 | } | |
836 | ||
837 | static int mt9m111_init(struct soc_camera_device *icd) | |
838 | { | |
839 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
840 | int ret; | |
841 | ||
842 | mt9m111->context = HIGHPOWER; | |
843 | ret = mt9m111_enable(icd); | |
506c629a GL |
844 | if (!ret) |
845 | ret = mt9m111_reset(icd); | |
846 | if (!ret) | |
847 | ret = mt9m111_set_context(icd, mt9m111->context); | |
848 | if (!ret) | |
849 | ret = mt9m111_set_autoexposure(icd, mt9m111->autoexposure); | |
850 | if (ret) | |
d7f83a51 | 851 | dev_err(&icd->dev, "mt9m11x init failed: %d\n", ret); |
506c629a | 852 | return ret; |
77110abb RJ |
853 | } |
854 | ||
855 | static int mt9m111_release(struct soc_camera_device *icd) | |
856 | { | |
857 | int ret; | |
858 | ||
859 | ret = mt9m111_disable(icd); | |
860 | if (ret < 0) | |
d7f83a51 | 861 | dev_err(&icd->dev, "mt9m11x release failed: %d\n", ret); |
77110abb | 862 | |
506c629a | 863 | return ret; |
77110abb RJ |
864 | } |
865 | ||
866 | /* | |
867 | * Interface active, can use i2c. If it fails, it can indeed mean, that | |
868 | * this wasn't our capture interface, so, we wait for the right one | |
869 | */ | |
870 | static int mt9m111_video_probe(struct soc_camera_device *icd) | |
871 | { | |
872 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
873 | s32 data; | |
874 | int ret; | |
875 | ||
876 | /* | |
877 | * We must have a parent by now. And it cannot be a wrong one. | |
878 | * So this entire test is completely redundant. | |
879 | */ | |
880 | if (!icd->dev.parent || | |
881 | to_soc_camera_host(icd->dev.parent)->nr != icd->iface) | |
882 | return -ENODEV; | |
883 | ||
884 | ret = mt9m111_enable(icd); | |
885 | if (ret) | |
886 | goto ei2c; | |
887 | ret = mt9m111_reset(icd); | |
888 | if (ret) | |
889 | goto ei2c; | |
890 | ||
891 | data = reg_read(CHIP_VERSION); | |
892 | ||
893 | switch (data) { | |
d7f83a51 | 894 | case 0x143a: /* MT9M111 */ |
77110abb | 895 | mt9m111->model = V4L2_IDENT_MT9M111; |
d7f83a51 MR |
896 | break; |
897 | case 0x148c: /* MT9M112 */ | |
898 | mt9m111->model = V4L2_IDENT_MT9M112; | |
77110abb RJ |
899 | break; |
900 | default: | |
901 | ret = -ENODEV; | |
902 | dev_err(&icd->dev, | |
d7f83a51 | 903 | "No MT9M11x chip detected, register read %x\n", data); |
77110abb RJ |
904 | goto ei2c; |
905 | } | |
906 | ||
d7f83a51 MR |
907 | icd->formats = mt9m111_colour_formats; |
908 | icd->num_formats = ARRAY_SIZE(mt9m111_colour_formats); | |
909 | ||
910 | dev_info(&icd->dev, "Detected a MT9M11x chip ID %x\n", data); | |
77110abb RJ |
911 | |
912 | ret = soc_camera_video_start(icd); | |
913 | if (ret) | |
914 | goto eisis; | |
915 | ||
916 | mt9m111->autoexposure = 1; | |
39bf372f | 917 | mt9m111->autowhitebalance = 1; |
77110abb RJ |
918 | |
919 | mt9m111->swap_rgb_even_odd = 1; | |
920 | mt9m111->swap_rgb_red_blue = 1; | |
921 | ||
922 | return 0; | |
923 | eisis: | |
924 | ei2c: | |
925 | return ret; | |
926 | } | |
927 | ||
928 | static void mt9m111_video_remove(struct soc_camera_device *icd) | |
929 | { | |
930 | struct mt9m111 *mt9m111 = container_of(icd, struct mt9m111, icd); | |
931 | ||
932 | dev_dbg(&icd->dev, "Video %x removed: %p, %p\n", mt9m111->client->addr, | |
933 | mt9m111->icd.dev.parent, mt9m111->icd.vdev); | |
934 | soc_camera_video_stop(&mt9m111->icd); | |
935 | } | |
936 | ||
937 | static int mt9m111_probe(struct i2c_client *client, | |
938 | const struct i2c_device_id *did) | |
939 | { | |
940 | struct mt9m111 *mt9m111; | |
941 | struct soc_camera_device *icd; | |
942 | struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent); | |
943 | struct soc_camera_link *icl = client->dev.platform_data; | |
944 | int ret; | |
945 | ||
946 | if (!icl) { | |
d7f83a51 | 947 | dev_err(&client->dev, "MT9M11x driver needs platform data\n"); |
77110abb RJ |
948 | return -EINVAL; |
949 | } | |
950 | ||
951 | if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) { | |
952 | dev_warn(&adapter->dev, | |
953 | "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n"); | |
954 | return -EIO; | |
955 | } | |
956 | ||
957 | mt9m111 = kzalloc(sizeof(struct mt9m111), GFP_KERNEL); | |
958 | if (!mt9m111) | |
959 | return -ENOMEM; | |
960 | ||
961 | mt9m111->client = client; | |
962 | i2c_set_clientdata(client, mt9m111); | |
963 | ||
964 | /* Second stage probe - when a capture adapter is there */ | |
965 | icd = &mt9m111->icd; | |
966 | icd->ops = &mt9m111_ops; | |
967 | icd->control = &client->dev; | |
968 | icd->x_min = MT9M111_MIN_DARK_COLS; | |
969 | icd->y_min = MT9M111_MIN_DARK_ROWS; | |
970 | icd->x_current = icd->x_min; | |
971 | icd->y_current = icd->y_min; | |
972 | icd->width_min = MT9M111_MIN_DARK_ROWS; | |
973 | icd->width_max = MT9M111_MAX_WIDTH; | |
974 | icd->height_min = MT9M111_MIN_DARK_COLS; | |
975 | icd->height_max = MT9M111_MAX_HEIGHT; | |
976 | icd->y_skip_top = 0; | |
977 | icd->iface = icl->bus_id; | |
978 | ||
979 | ret = soc_camera_device_register(icd); | |
980 | if (ret) | |
981 | goto eisdr; | |
982 | return 0; | |
983 | ||
984 | eisdr: | |
985 | kfree(mt9m111); | |
986 | return ret; | |
987 | } | |
988 | ||
989 | static int mt9m111_remove(struct i2c_client *client) | |
990 | { | |
991 | struct mt9m111 *mt9m111 = i2c_get_clientdata(client); | |
992 | soc_camera_device_unregister(&mt9m111->icd); | |
993 | kfree(mt9m111); | |
994 | ||
995 | return 0; | |
996 | } | |
997 | ||
998 | static const struct i2c_device_id mt9m111_id[] = { | |
999 | { "mt9m111", 0 }, | |
1000 | { } | |
1001 | }; | |
1002 | MODULE_DEVICE_TABLE(i2c, mt9m111_id); | |
1003 | ||
1004 | static struct i2c_driver mt9m111_i2c_driver = { | |
1005 | .driver = { | |
1006 | .name = "mt9m111", | |
1007 | }, | |
1008 | .probe = mt9m111_probe, | |
1009 | .remove = mt9m111_remove, | |
1010 | .id_table = mt9m111_id, | |
1011 | }; | |
1012 | ||
1013 | static int __init mt9m111_mod_init(void) | |
1014 | { | |
1015 | return i2c_add_driver(&mt9m111_i2c_driver); | |
1016 | } | |
1017 | ||
1018 | static void __exit mt9m111_mod_exit(void) | |
1019 | { | |
1020 | i2c_del_driver(&mt9m111_i2c_driver); | |
1021 | } | |
1022 | ||
1023 | module_init(mt9m111_mod_init); | |
1024 | module_exit(mt9m111_mod_exit); | |
1025 | ||
d7f83a51 | 1026 | MODULE_DESCRIPTION("Micron MT9M111/MT9M112 Camera driver"); |
77110abb RJ |
1027 | MODULE_AUTHOR("Robert Jarzmik"); |
1028 | MODULE_LICENSE("GPL"); |