]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/mfd/stmpe.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'misc' of git://git.kernel.org/pub/scm/linux/kernel/git/mmarek/kbuild
[mirror_ubuntu-artful-kernel.git] / drivers / mfd / stmpe.c
CommitLineData
27e34995 1/*
1a6e4b74
VK		 2 * ST Microelectronics MFD: stmpe's driver
3 *
27e34995
RV		 4 * Copyright (C) ST-Ericsson SA 2010
5 *
6 * License Terms: GNU General Public License, version 2
7 * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
8 */
9
ac713cc9 10#include <linux/err.h>
73de16db 11#include <linux/gpio.h>
dba61c8f 12#include <linux/export.h>
27e34995 13#include <linux/kernel.h>
27e34995
RV		 14#include <linux/interrupt.h>
15#include <linux/irq.h>
76f93992 16#include <linux/irqdomain.h>
20d5c7de 17#include <linux/of.h>
ac713cc9 18#include <linux/of_gpio.h>
1a6e4b74 19#include <linux/pm.h>
27e34995 20#include <linux/slab.h>
27e34995 21#include <linux/mfd/core.h>
230f13a5 22#include <linux/delay.h>
9c9e3214 23#include <linux/regulator/consumer.h>
27e34995
RV		 24#include "stmpe.h"
25
fc1882dc
LW		 26/**
27 * struct stmpe_platform_data - STMPE platform data
28 * @id: device id to distinguish between multiple STMPEs on the same board
29 * @blocks: bitmask of blocks to enable (use STMPE_BLOCK_*)
30 * @irq_trigger: IRQ trigger to use for the interrupt to the host
31 * @autosleep: bool to enable/disable stmpe autosleep
32 * @autosleep_timeout: inactivity timeout in milliseconds for autosleep
33 * @irq_over_gpio: true if gpio is used to get irq
34 * @irq_gpio: gpio number over which irq will be requested (significant only if
35 * irq_over_gpio is true)
36 */
37struct stmpe_platform_data {
38 int id;
39 unsigned int blocks;
40 unsigned int irq_trigger;
41 bool autosleep;
42 bool irq_over_gpio;
43 int irq_gpio;
44 int autosleep_timeout;
45};
46
27e34995
RV		 47static int __stmpe_enable(struct stmpe *stmpe, unsigned int blocks)
48{
49 return stmpe->variant->enable(stmpe, blocks, true);
50}
51
52static int __stmpe_disable(struct stmpe *stmpe, unsigned int blocks)
53{
54 return stmpe->variant->enable(stmpe, blocks, false);
55}
56
57static int __stmpe_reg_read(struct stmpe *stmpe, u8 reg)
58{
59 int ret;
60
1a6e4b74 61 ret = stmpe->ci->read_byte(stmpe, reg);
27e34995 62 if (ret < 0)
1a6e4b74 63 dev_err(stmpe->dev, "failed to read reg %#x: %d\n", reg, ret);
27e34995
RV		 64
65 dev_vdbg(stmpe->dev, "rd: reg %#x => data %#x\n", reg, ret);
66
67 return ret;
68}
69
70static int __stmpe_reg_write(struct stmpe *stmpe, u8 reg, u8 val)
71{
72 int ret;
73
74 dev_vdbg(stmpe->dev, "wr: reg %#x <= %#x\n", reg, val);
75
1a6e4b74 76 ret = stmpe->ci->write_byte(stmpe, reg, val);
27e34995 77 if (ret < 0)
1a6e4b74 78 dev_err(stmpe->dev, "failed to write reg %#x: %d\n", reg, ret);
27e34995
RV		 79
80 return ret;
81}
82
83static int __stmpe_set_bits(struct stmpe *stmpe, u8 reg, u8 mask, u8 val)
84{
85 int ret;
86
87 ret = __stmpe_reg_read(stmpe, reg);
88 if (ret < 0)
89 return ret;
90
91 ret &= ~mask;
92 ret |= val;
93
94 return __stmpe_reg_write(stmpe, reg, ret);
95}
96
97static int __stmpe_block_read(struct stmpe *stmpe, u8 reg, u8 length,
98 u8 *values)
99{
100 int ret;
101
1a6e4b74 102 ret = stmpe->ci->read_block(stmpe, reg, length, values);
27e34995 103 if (ret < 0)
1a6e4b74 104 dev_err(stmpe->dev, "failed to read regs %#x: %d\n", reg, ret);
27e34995
RV		 105
106 dev_vdbg(stmpe->dev, "rd: reg %#x (%d) => ret %#x\n", reg, length, ret);
107 stmpe_dump_bytes("stmpe rd: ", values, length);
108
109 return ret;
110}
111
112static int __stmpe_block_write(struct stmpe *stmpe, u8 reg, u8 length,
113 const u8 *values)
114{
115 int ret;
116
117 dev_vdbg(stmpe->dev, "wr: regs %#x (%d)\n", reg, length);
118 stmpe_dump_bytes("stmpe wr: ", values, length);
119
1a6e4b74 120 ret = stmpe->ci->write_block(stmpe, reg, length, values);
27e34995 121 if (ret < 0)
1a6e4b74 122 dev_err(stmpe->dev, "failed to write regs %#x: %d\n", reg, ret);
27e34995
RV		 123
124 return ret;
125}
126
127/**
128 * stmpe_enable - enable blocks on an STMPE device
129 * @stmpe: Device to work on
130 * @blocks: Mask of blocks (enum stmpe_block values) to enable
131 */
132int stmpe_enable(struct stmpe *stmpe, unsigned int blocks)
133{
134 int ret;
135
136 mutex_lock(&stmpe->lock);
137 ret = __stmpe_enable(stmpe, blocks);
138 mutex_unlock(&stmpe->lock);
139
140 return ret;
141}
142EXPORT_SYMBOL_GPL(stmpe_enable);
143
144/**
145 * stmpe_disable - disable blocks on an STMPE device
146 * @stmpe: Device to work on
147 * @blocks: Mask of blocks (enum stmpe_block values) to enable
148 */
149int stmpe_disable(struct stmpe *stmpe, unsigned int blocks)
150{
151 int ret;
152
153 mutex_lock(&stmpe->lock);
154 ret = __stmpe_disable(stmpe, blocks);
155 mutex_unlock(&stmpe->lock);
156
157 return ret;
158}
159EXPORT_SYMBOL_GPL(stmpe_disable);
160
161/**
162 * stmpe_reg_read() - read a single STMPE register
163 * @stmpe: Device to read from
164 * @reg: Register to read
165 */
166int stmpe_reg_read(struct stmpe *stmpe, u8 reg)
167{
168 int ret;
169
170 mutex_lock(&stmpe->lock);
171 ret = __stmpe_reg_read(stmpe, reg);
172 mutex_unlock(&stmpe->lock);
173
174 return ret;
175}
176EXPORT_SYMBOL_GPL(stmpe_reg_read);
177
178/**
179 * stmpe_reg_write() - write a single STMPE register
180 * @stmpe: Device to write to
181 * @reg: Register to write
182 * @val: Value to write
183 */
184int stmpe_reg_write(struct stmpe *stmpe, u8 reg, u8 val)
185{
186 int ret;
187
188 mutex_lock(&stmpe->lock);
189 ret = __stmpe_reg_write(stmpe, reg, val);
190 mutex_unlock(&stmpe->lock);
191
192 return ret;
193}
194EXPORT_SYMBOL_GPL(stmpe_reg_write);
195
196/**
197 * stmpe_set_bits() - set the value of a bitfield in a STMPE register
198 * @stmpe: Device to write to
199 * @reg: Register to write
200 * @mask: Mask of bits to set
201 * @val: Value to set
202 */
203int stmpe_set_bits(struct stmpe *stmpe, u8 reg, u8 mask, u8 val)
204{
205 int ret;
206
207 mutex_lock(&stmpe->lock);
208 ret = __stmpe_set_bits(stmpe, reg, mask, val);
209 mutex_unlock(&stmpe->lock);
210
211 return ret;
212}
213EXPORT_SYMBOL_GPL(stmpe_set_bits);
214
215/**
216 * stmpe_block_read() - read multiple STMPE registers
217 * @stmpe: Device to read from
218 * @reg: First register
219 * @length: Number of registers
220 * @values: Buffer to write to
221 */
222int stmpe_block_read(struct stmpe *stmpe, u8 reg, u8 length, u8 *values)
223{
224 int ret;
225
226 mutex_lock(&stmpe->lock);
227 ret = __stmpe_block_read(stmpe, reg, length, values);
228 mutex_unlock(&stmpe->lock);
229
230 return ret;
231}
232EXPORT_SYMBOL_GPL(stmpe_block_read);
233
234/**
235 * stmpe_block_write() - write multiple STMPE registers
236 * @stmpe: Device to write to
237 * @reg: First register
238 * @length: Number of registers
239 * @values: Values to write
240 */
241int stmpe_block_write(struct stmpe *stmpe, u8 reg, u8 length,
242 const u8 *values)
243{
244 int ret;
245
246 mutex_lock(&stmpe->lock);
247 ret = __stmpe_block_write(stmpe, reg, length, values);
248 mutex_unlock(&stmpe->lock);
249
250 return ret;
251}
252EXPORT_SYMBOL_GPL(stmpe_block_write);
253
254/**
4dcaa6b6 255 * stmpe_set_altfunc()- set the alternate function for STMPE pins
27e34995
RV		 256 * @stmpe: Device to configure
257 * @pins: Bitmask of pins to affect
258 * @block: block to enable alternate functions for
259 *
260 * @pins is assumed to have a bit set for each of the bits whose alternate
261 * function is to be changed, numbered according to the GPIOXY numbers.
262 *
263 * If the GPIO module is not enabled, this function automatically enables it in
264 * order to perform the change.
265 */
266int stmpe_set_altfunc(struct stmpe *stmpe, u32 pins, enum stmpe_block block)
267{
268 struct stmpe_variant_info *variant = stmpe->variant;
269 u8 regaddr = stmpe->regs[STMPE_IDX_GPAFR_U_MSB];
270 int af_bits = variant->af_bits;
271 int numregs = DIV_ROUND_UP(stmpe->num_gpios * af_bits, 8);
27e34995 272 int mask = (1 << af_bits) - 1;
7929fa77 273 u8 regs[8];
7f7f4ea1
VK		 274 int af, afperreg, ret;
275
276 if (!variant->get_altfunc)
277 return 0;
27e34995 278
7f7f4ea1 279 afperreg = 8 / af_bits;
27e34995
RV		 280 mutex_lock(&stmpe->lock);
281
282 ret = __stmpe_enable(stmpe, STMPE_BLOCK_GPIO);
283 if (ret < 0)
284 goto out;
285
286 ret = __stmpe_block_read(stmpe, regaddr, numregs, regs);
287 if (ret < 0)
288 goto out;
289
290 af = variant->get_altfunc(stmpe, block);
291
292 while (pins) {
293 int pin = __ffs(pins);
294 int regoffset = numregs - (pin / afperreg) - 1;
295 int pos = (pin % afperreg) * (8 / afperreg);
296
297 regs[regoffset] &= ~(mask << pos);
298 regs[regoffset] |= af << pos;
299
300 pins &= ~(1 << pin);
301 }
302
303 ret = __stmpe_block_write(stmpe, regaddr, numregs, regs);
304
305out:
306 mutex_unlock(&stmpe->lock);
307 return ret;
308}
309EXPORT_SYMBOL_GPL(stmpe_set_altfunc);
310
311/*
312 * GPIO (all variants)
313 */
314
315static struct resource stmpe_gpio_resources[] = {
316 /* Start and end filled dynamically */
317 {
318 .flags = IORESOURCE_IRQ,
319 },
320};
321
6bbb3c4c 322static const struct mfd_cell stmpe_gpio_cell = {
27e34995 323 .name = "stmpe-gpio",
86605cfe 324 .of_compatible = "st,stmpe-gpio",
27e34995
RV		 325 .resources = stmpe_gpio_resources,
326 .num_resources = ARRAY_SIZE(stmpe_gpio_resources),
327};
328
6bbb3c4c 329static const struct mfd_cell stmpe_gpio_cell_noirq = {
e31f9b82 330 .name = "stmpe-gpio",
86605cfe 331 .of_compatible = "st,stmpe-gpio",
e31f9b82
CB		 332 /* gpio cell resources consist of an irq only so no resources here */
333};
334
27e34995
RV		 335/*
336 * Keypad (1601, 2401, 2403)
337 */
338
339static struct resource stmpe_keypad_resources[] = {
340 {
341 .name = "KEYPAD",
27e34995
RV		 342 .flags = IORESOURCE_IRQ,
343 },
344 {
345 .name = "KEYPAD_OVER",
27e34995
RV		 346 .flags = IORESOURCE_IRQ,
347 },
348};
349
6bbb3c4c 350static const struct mfd_cell stmpe_keypad_cell = {
27e34995 351 .name = "stmpe-keypad",
6ea32387 352 .of_compatible = "st,stmpe-keypad",
27e34995
RV		 353 .resources = stmpe_keypad_resources,
354 .num_resources = ARRAY_SIZE(stmpe_keypad_resources),
355};
356
b273c5e0
LW		 357/*
358 * PWM (1601, 2401, 2403)
359 */
360static struct resource stmpe_pwm_resources[] = {
361 {
362 .name = "PWM0",
363 .flags = IORESOURCE_IRQ,
364 },
365 {
366 .name = "PWM1",
367 .flags = IORESOURCE_IRQ,
368 },
369 {
370 .name = "PWM2",
371 .flags = IORESOURCE_IRQ,
372 },
373};
374
375static const struct mfd_cell stmpe_pwm_cell = {
376 .name = "stmpe-pwm",
377 .of_compatible = "st,stmpe-pwm",
378 .resources = stmpe_pwm_resources,
379 .num_resources = ARRAY_SIZE(stmpe_pwm_resources),
380};
381
7f7f4ea1
VK		 382/*
383 * STMPE801
384 */
385static const u8 stmpe801_regs[] = {
386 [STMPE_IDX_CHIP_ID] = STMPE801_REG_CHIP_ID,
387 [STMPE_IDX_ICR_LSB] = STMPE801_REG_SYS_CTRL,
388 [STMPE_IDX_GPMR_LSB] = STMPE801_REG_GPIO_MP_STA,
389 [STMPE_IDX_GPSR_LSB] = STMPE801_REG_GPIO_SET_PIN,
390 [STMPE_IDX_GPCR_LSB] = STMPE801_REG_GPIO_SET_PIN,
391 [STMPE_IDX_GPDR_LSB] = STMPE801_REG_GPIO_DIR,
392 [STMPE_IDX_IEGPIOR_LSB] = STMPE801_REG_GPIO_INT_EN,
393 [STMPE_IDX_ISGPIOR_MSB] = STMPE801_REG_GPIO_INT_STA,
394
395};
396
397static struct stmpe_variant_block stmpe801_blocks[] = {
398 {
399 .cell = &stmpe_gpio_cell,
400 .irq = 0,
401 .block = STMPE_BLOCK_GPIO,
402 },
403};
404
e31f9b82
CB		 405static struct stmpe_variant_block stmpe801_blocks_noirq[] = {
406 {
407 .cell = &stmpe_gpio_cell_noirq,
408 .block = STMPE_BLOCK_GPIO,
409 },
410};
411
7f7f4ea1
VK		 412static int stmpe801_enable(struct stmpe *stmpe, unsigned int blocks,
413 bool enable)
414{
415 if (blocks & STMPE_BLOCK_GPIO)
416 return 0;
417 else
418 return -EINVAL;
419}
420
421static struct stmpe_variant_info stmpe801 = {
422 .name = "stmpe801",
423 .id_val = STMPE801_ID,
424 .id_mask = 0xffff,
425 .num_gpios = 8,
426 .regs = stmpe801_regs,
427 .blocks = stmpe801_blocks,
428 .num_blocks = ARRAY_SIZE(stmpe801_blocks),
429 .num_irqs = STMPE801_NR_INTERNAL_IRQS,
430 .enable = stmpe801_enable,
431};
432
e31f9b82
CB		 433static struct stmpe_variant_info stmpe801_noirq = {
434 .name = "stmpe801",
435 .id_val = STMPE801_ID,
436 .id_mask = 0xffff,
437 .num_gpios = 8,
438 .regs = stmpe801_regs,
439 .blocks = stmpe801_blocks_noirq,
440 .num_blocks = ARRAY_SIZE(stmpe801_blocks_noirq),
441 .enable = stmpe801_enable,
442};
443
27e34995 444/*
1cda2394 445 * Touchscreen (STMPE811 or STMPE610)
27e34995
RV		 446 */
447
448static struct resource stmpe_ts_resources[] = {
449 {
450 .name = "TOUCH_DET",
27e34995
RV		 451 .flags = IORESOURCE_IRQ,
452 },
453 {
454 .name = "FIFO_TH",
27e34995
RV		 455 .flags = IORESOURCE_IRQ,
456 },
457};
458
6bbb3c4c 459static const struct mfd_cell stmpe_ts_cell = {
27e34995 460 .name = "stmpe-ts",
037db524 461 .of_compatible = "st,stmpe-ts",
27e34995
RV		 462 .resources = stmpe_ts_resources,
463 .num_resources = ARRAY_SIZE(stmpe_ts_resources),
464};
465
466/*
1cda2394 467 * STMPE811 or STMPE610
27e34995
RV		 468 */
469
470static const u8 stmpe811_regs[] = {
471 [STMPE_IDX_CHIP_ID] = STMPE811_REG_CHIP_ID,
0f4be8cf
PC		 472 [STMPE_IDX_SYS_CTRL] = STMPE811_REG_SYS_CTRL,
473 [STMPE_IDX_SYS_CTRL2] = STMPE811_REG_SYS_CTRL2,
27e34995
RV		 474 [STMPE_IDX_ICR_LSB] = STMPE811_REG_INT_CTRL,
475 [STMPE_IDX_IER_LSB] = STMPE811_REG_INT_EN,
476 [STMPE_IDX_ISR_MSB] = STMPE811_REG_INT_STA,
477 [STMPE_IDX_GPMR_LSB] = STMPE811_REG_GPIO_MP_STA,
478 [STMPE_IDX_GPSR_LSB] = STMPE811_REG_GPIO_SET_PIN,
479 [STMPE_IDX_GPCR_LSB] = STMPE811_REG_GPIO_CLR_PIN,
480 [STMPE_IDX_GPDR_LSB] = STMPE811_REG_GPIO_DIR,
481 [STMPE_IDX_GPRER_LSB] = STMPE811_REG_GPIO_RE,
482 [STMPE_IDX_GPFER_LSB] = STMPE811_REG_GPIO_FE,
483 [STMPE_IDX_GPAFR_U_MSB] = STMPE811_REG_GPIO_AF,
484 [STMPE_IDX_IEGPIOR_LSB] = STMPE811_REG_GPIO_INT_EN,
485 [STMPE_IDX_ISGPIOR_MSB] = STMPE811_REG_GPIO_INT_STA,
897ac667 486 [STMPE_IDX_GPEDR_LSB] = STMPE811_REG_GPIO_ED,
27e34995
RV		 487};
488
489static struct stmpe_variant_block stmpe811_blocks[] = {
490 {
491 .cell = &stmpe_gpio_cell,
492 .irq = STMPE811_IRQ_GPIOC,
493 .block = STMPE_BLOCK_GPIO,
494 },
495 {
496 .cell = &stmpe_ts_cell,
497 .irq = STMPE811_IRQ_TOUCH_DET,
498 .block = STMPE_BLOCK_TOUCHSCREEN,
499 },
500};
501
502static int stmpe811_enable(struct stmpe *stmpe, unsigned int blocks,
503 bool enable)
504{
505 unsigned int mask = 0;
506
507 if (blocks & STMPE_BLOCK_GPIO)
508 mask |= STMPE811_SYS_CTRL2_GPIO_OFF;
509
510 if (blocks & STMPE_BLOCK_ADC)
511 mask |= STMPE811_SYS_CTRL2_ADC_OFF;
512
513 if (blocks & STMPE_BLOCK_TOUCHSCREEN)
514 mask |= STMPE811_SYS_CTRL2_TSC_OFF;
515
0f4be8cf 516 return __stmpe_set_bits(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL2], mask,
27e34995
RV		 517 enable ? 0 : mask);
518}
519
520static int stmpe811_get_altfunc(struct stmpe *stmpe, enum stmpe_block block)
521{
522 /* 0 for touchscreen, 1 for GPIO */
523 return block != STMPE_BLOCK_TOUCHSCREEN;
524}
525
526static struct stmpe_variant_info stmpe811 = {
527 .name = "stmpe811",
528 .id_val = 0x0811,
529 .id_mask = 0xffff,
530 .num_gpios = 8,
531 .af_bits = 1,
532 .regs = stmpe811_regs,
533 .blocks = stmpe811_blocks,
534 .num_blocks = ARRAY_SIZE(stmpe811_blocks),
535 .num_irqs = STMPE811_NR_INTERNAL_IRQS,
536 .enable = stmpe811_enable,
537 .get_altfunc = stmpe811_get_altfunc,
538};
539
1cda2394
VK		 540/* Similar to 811, except number of gpios */
541static struct stmpe_variant_info stmpe610 = {
542 .name = "stmpe610",
543 .id_val = 0x0811,
544 .id_mask = 0xffff,
545 .num_gpios = 6,
546 .af_bits = 1,
547 .regs = stmpe811_regs,
548 .blocks = stmpe811_blocks,
549 .num_blocks = ARRAY_SIZE(stmpe811_blocks),
550 .num_irqs = STMPE811_NR_INTERNAL_IRQS,
551 .enable = stmpe811_enable,
552 .get_altfunc = stmpe811_get_altfunc,
553};
554
6bb9f0d9
PC		 555/*
556 * STMPE1600
557 * Compared to all others STMPE variant, LSB and MSB regs are located in this
558 * order : LSB addr
559 * MSB addr + 1
560 * As there is only 2 * 8bits registers for GPMR/GPSR/IEGPIOPR, CSB index is MSB registers
561 */
562
563static const u8 stmpe1600_regs[] = {
564 [STMPE_IDX_CHIP_ID] = STMPE1600_REG_CHIP_ID,
565 [STMPE_IDX_SYS_CTRL] = STMPE1600_REG_SYS_CTRL,
566 [STMPE_IDX_ICR_LSB] = STMPE1600_REG_SYS_CTRL,
567 [STMPE_IDX_GPMR_LSB] = STMPE1600_REG_GPMR_LSB,
568 [STMPE_IDX_GPMR_CSB] = STMPE1600_REG_GPMR_MSB,
569 [STMPE_IDX_GPSR_LSB] = STMPE1600_REG_GPSR_LSB,
570 [STMPE_IDX_GPSR_CSB] = STMPE1600_REG_GPSR_MSB,
571 [STMPE_IDX_GPDR_LSB] = STMPE1600_REG_GPDR_LSB,
572 [STMPE_IDX_GPDR_CSB] = STMPE1600_REG_GPDR_MSB,
573 [STMPE_IDX_IEGPIOR_LSB] = STMPE1600_REG_IEGPIOR_LSB,
574 [STMPE_IDX_IEGPIOR_CSB] = STMPE1600_REG_IEGPIOR_MSB,
575 [STMPE_IDX_ISGPIOR_LSB] = STMPE1600_REG_ISGPIOR_LSB,
576};
577
578static struct stmpe_variant_block stmpe1600_blocks[] = {
579 {
580 .cell = &stmpe_gpio_cell,
581 .irq = 0,
582 .block = STMPE_BLOCK_GPIO,
583 },
584};
585
586static int stmpe1600_enable(struct stmpe *stmpe, unsigned int blocks,
587 bool enable)
588{
589 if (blocks & STMPE_BLOCK_GPIO)
590 return 0;
591 else
592 return -EINVAL;
593}
594
595static struct stmpe_variant_info stmpe1600 = {
596 .name = "stmpe1600",
597 .id_val = STMPE1600_ID,
598 .id_mask = 0xffff,
599 .num_gpios = 16,
600 .af_bits = 0,
601 .regs = stmpe1600_regs,
602 .blocks = stmpe1600_blocks,
603 .num_blocks = ARRAY_SIZE(stmpe1600_blocks),
604 .num_irqs = STMPE1600_NR_INTERNAL_IRQS,
605 .enable = stmpe1600_enable,
606};
607
27e34995
RV		 608/*
609 * STMPE1601
610 */
611
612static const u8 stmpe1601_regs[] = {
613 [STMPE_IDX_CHIP_ID] = STMPE1601_REG_CHIP_ID,
0f4be8cf
PC		 614 [STMPE_IDX_SYS_CTRL] = STMPE1601_REG_SYS_CTRL,
615 [STMPE_IDX_SYS_CTRL2] = STMPE1601_REG_SYS_CTRL2,
27e34995 616 [STMPE_IDX_ICR_LSB] = STMPE1601_REG_ICR_LSB,
897ac667 617 [STMPE_IDX_IER_MSB] = STMPE1601_REG_IER_MSB,
27e34995
RV		 618 [STMPE_IDX_IER_LSB] = STMPE1601_REG_IER_LSB,
619 [STMPE_IDX_ISR_MSB] = STMPE1601_REG_ISR_MSB,
620 [STMPE_IDX_GPMR_LSB] = STMPE1601_REG_GPIO_MP_LSB,
897ac667 621 [STMPE_IDX_GPMR_CSB] = STMPE1601_REG_GPIO_MP_MSB,
27e34995 622 [STMPE_IDX_GPSR_LSB] = STMPE1601_REG_GPIO_SET_LSB,
897ac667 623 [STMPE_IDX_GPSR_CSB] = STMPE1601_REG_GPIO_SET_MSB,
27e34995 624 [STMPE_IDX_GPCR_LSB] = STMPE1601_REG_GPIO_CLR_LSB,
897ac667 625 [STMPE_IDX_GPCR_CSB] = STMPE1601_REG_GPIO_CLR_MSB,
27e34995 626 [STMPE_IDX_GPDR_LSB] = STMPE1601_REG_GPIO_SET_DIR_LSB,
897ac667
PC		 627 [STMPE_IDX_GPDR_CSB] = STMPE1601_REG_GPIO_SET_DIR_MSB,
628 [STMPE_IDX_GPEDR_LSB] = STMPE1601_REG_GPIO_ED_LSB,
629 [STMPE_IDX_GPEDR_CSB] = STMPE1601_REG_GPIO_ED_MSB,
27e34995 630 [STMPE_IDX_GPRER_LSB] = STMPE1601_REG_GPIO_RE_LSB,
897ac667 631 [STMPE_IDX_GPRER_CSB] = STMPE1601_REG_GPIO_RE_MSB,
27e34995 632 [STMPE_IDX_GPFER_LSB] = STMPE1601_REG_GPIO_FE_LSB,
897ac667 633 [STMPE_IDX_GPFER_CSB] = STMPE1601_REG_GPIO_FE_MSB,
80e1dd82 634 [STMPE_IDX_GPPUR_LSB] = STMPE1601_REG_GPIO_PU_LSB,
27e34995
RV		 635 [STMPE_IDX_GPAFR_U_MSB] = STMPE1601_REG_GPIO_AF_U_MSB,
636 [STMPE_IDX_IEGPIOR_LSB] = STMPE1601_REG_INT_EN_GPIO_MASK_LSB,
897ac667 637 [STMPE_IDX_IEGPIOR_CSB] = STMPE1601_REG_INT_EN_GPIO_MASK_MSB,
27e34995 638 [STMPE_IDX_ISGPIOR_MSB] = STMPE1601_REG_INT_STA_GPIO_MSB,
27e34995
RV		 639};
640
641static struct stmpe_variant_block stmpe1601_blocks[] = {
642 {
643 .cell = &stmpe_gpio_cell,
5204e51d 644 .irq = STMPE1601_IRQ_GPIOC,
27e34995
RV		 645 .block = STMPE_BLOCK_GPIO,
646 },
647 {
648 .cell = &stmpe_keypad_cell,
5204e51d 649 .irq = STMPE1601_IRQ_KEYPAD,
27e34995
RV		 650 .block = STMPE_BLOCK_KEYPAD,
651 },
b273c5e0
LW		 652 {
653 .cell = &stmpe_pwm_cell,
654 .irq = STMPE1601_IRQ_PWM0,
655 .block = STMPE_BLOCK_PWM,
656 },
27e34995
RV		 657};
658
5981f4e6
SI		 659/* supported autosleep timeout delay (in msecs) */
660static const int stmpe_autosleep_delay[] = {
661 4, 16, 32, 64, 128, 256, 512, 1024,
662};
663
664static int stmpe_round_timeout(int timeout)
665{
666 int i;
667
668 for (i = 0; i < ARRAY_SIZE(stmpe_autosleep_delay); i++) {
669 if (stmpe_autosleep_delay[i] >= timeout)
670 return i;
671 }
672
673 /*
674 * requests for delays longer than supported should not return the
675 * longest supported delay
676 */
677 return -EINVAL;
678}
679
680static int stmpe_autosleep(struct stmpe *stmpe, int autosleep_timeout)
681{
682 int ret;
683
684 if (!stmpe->variant->enable_autosleep)
685 return -ENOSYS;
686
687 mutex_lock(&stmpe->lock);
688 ret = stmpe->variant->enable_autosleep(stmpe, autosleep_timeout);
689 mutex_unlock(&stmpe->lock);
690
691 return ret;
692}
693
694/*
695 * Both stmpe 1601/2403 support same layout for autosleep
696 */
697static int stmpe1601_autosleep(struct stmpe *stmpe,
698 int autosleep_timeout)
699{
700 int ret, timeout;
701
702 /* choose the best available timeout */
703 timeout = stmpe_round_timeout(autosleep_timeout);
704 if (timeout < 0) {
705 dev_err(stmpe->dev, "invalid timeout\n");
706 return timeout;
707 }
708
0f4be8cf 709 ret = __stmpe_set_bits(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL2],
5981f4e6
SI		 710 STMPE1601_AUTOSLEEP_TIMEOUT_MASK,
711 timeout);
712 if (ret < 0)
713 return ret;
714
0f4be8cf 715 return __stmpe_set_bits(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL2],
5981f4e6
SI		 716 STPME1601_AUTOSLEEP_ENABLE,
717 STPME1601_AUTOSLEEP_ENABLE);
718}
719
27e34995
RV		 720static int stmpe1601_enable(struct stmpe *stmpe, unsigned int blocks,
721 bool enable)
722{
723 unsigned int mask = 0;
724
725 if (blocks & STMPE_BLOCK_GPIO)
726 mask |= STMPE1601_SYS_CTRL_ENABLE_GPIO;
b69d2ad6
LW		 727 else
728 mask &= ~STMPE1601_SYS_CTRL_ENABLE_GPIO;
27e34995
RV		 729
730 if (blocks & STMPE_BLOCK_KEYPAD)
731 mask |= STMPE1601_SYS_CTRL_ENABLE_KPC;
b69d2ad6
LW		 732 else
733 mask &= ~STMPE1601_SYS_CTRL_ENABLE_KPC;
734
735 if (blocks & STMPE_BLOCK_PWM)
736 mask |= STMPE1601_SYS_CTRL_ENABLE_SPWM;
737 else
738 mask &= ~STMPE1601_SYS_CTRL_ENABLE_SPWM;
27e34995 739
0f4be8cf 740 return __stmpe_set_bits(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL], mask,
27e34995
RV		 741 enable ? mask : 0);
742}
743
744static int stmpe1601_get_altfunc(struct stmpe *stmpe, enum stmpe_block block)
745{
746 switch (block) {
747 case STMPE_BLOCK_PWM:
748 return 2;
749
750 case STMPE_BLOCK_KEYPAD:
751 return 1;
752
753 case STMPE_BLOCK_GPIO:
754 default:
755 return 0;
756 }
757}
758
759static struct stmpe_variant_info stmpe1601 = {
760 .name = "stmpe1601",
761 .id_val = 0x0210,
762 .id_mask = 0xfff0, /* at least 0x0210 and 0x0212 */
763 .num_gpios = 16,
764 .af_bits = 2,
765 .regs = stmpe1601_regs,
766 .blocks = stmpe1601_blocks,
767 .num_blocks = ARRAY_SIZE(stmpe1601_blocks),
768 .num_irqs = STMPE1601_NR_INTERNAL_IRQS,
769 .enable = stmpe1601_enable,
770 .get_altfunc = stmpe1601_get_altfunc,
5981f4e6 771 .enable_autosleep = stmpe1601_autosleep,
27e34995
RV		 772};
773
230f13a5
JNG		 774/*
775 * STMPE1801
776 */
777static const u8 stmpe1801_regs[] = {
778 [STMPE_IDX_CHIP_ID] = STMPE1801_REG_CHIP_ID,
0f4be8cf 779 [STMPE_IDX_SYS_CTRL] = STMPE1801_REG_SYS_CTRL,
230f13a5
JNG		 780 [STMPE_IDX_ICR_LSB] = STMPE1801_REG_INT_CTRL_LOW,
781 [STMPE_IDX_IER_LSB] = STMPE1801_REG_INT_EN_MASK_LOW,
782 [STMPE_IDX_ISR_LSB] = STMPE1801_REG_INT_STA_LOW,
783 [STMPE_IDX_GPMR_LSB] = STMPE1801_REG_GPIO_MP_LOW,
897ac667
PC		 784 [STMPE_IDX_GPMR_CSB] = STMPE1801_REG_GPIO_MP_MID,
785 [STMPE_IDX_GPMR_MSB] = STMPE1801_REG_GPIO_MP_HIGH,
230f13a5 786 [STMPE_IDX_GPSR_LSB] = STMPE1801_REG_GPIO_SET_LOW,
897ac667
PC		 787 [STMPE_IDX_GPSR_CSB] = STMPE1801_REG_GPIO_SET_MID,
788 [STMPE_IDX_GPSR_MSB] = STMPE1801_REG_GPIO_SET_HIGH,
230f13a5 789 [STMPE_IDX_GPCR_LSB] = STMPE1801_REG_GPIO_CLR_LOW,
897ac667
PC		 790 [STMPE_IDX_GPCR_CSB] = STMPE1801_REG_GPIO_CLR_MID,
791 [STMPE_IDX_GPCR_MSB] = STMPE1801_REG_GPIO_CLR_HIGH,
230f13a5 792 [STMPE_IDX_GPDR_LSB] = STMPE1801_REG_GPIO_SET_DIR_LOW,
897ac667
PC		 793 [STMPE_IDX_GPDR_CSB] = STMPE1801_REG_GPIO_SET_DIR_MID,
794 [STMPE_IDX_GPDR_MSB] = STMPE1801_REG_GPIO_SET_DIR_HIGH,
230f13a5 795 [STMPE_IDX_GPRER_LSB] = STMPE1801_REG_GPIO_RE_LOW,
897ac667
PC		 796 [STMPE_IDX_GPRER_CSB] = STMPE1801_REG_GPIO_RE_MID,
797 [STMPE_IDX_GPRER_MSB] = STMPE1801_REG_GPIO_RE_HIGH,
230f13a5 798 [STMPE_IDX_GPFER_LSB] = STMPE1801_REG_GPIO_FE_LOW,
897ac667
PC		 799 [STMPE_IDX_GPFER_CSB] = STMPE1801_REG_GPIO_FE_MID,
800 [STMPE_IDX_GPFER_MSB] = STMPE1801_REG_GPIO_FE_HIGH,
80e1dd82 801 [STMPE_IDX_GPPUR_LSB] = STMPE1801_REG_GPIO_PULL_UP_LOW,
230f13a5 802 [STMPE_IDX_IEGPIOR_LSB] = STMPE1801_REG_INT_EN_GPIO_MASK_LOW,
897ac667
PC		 803 [STMPE_IDX_IEGPIOR_CSB] = STMPE1801_REG_INT_EN_GPIO_MASK_MID,
804 [STMPE_IDX_IEGPIOR_MSB] = STMPE1801_REG_INT_EN_GPIO_MASK_HIGH,
805 [STMPE_IDX_ISGPIOR_MSB] = STMPE1801_REG_INT_STA_GPIO_HIGH,
230f13a5
JNG		 806};
807
808static struct stmpe_variant_block stmpe1801_blocks[] = {
809 {
810 .cell = &stmpe_gpio_cell,
811 .irq = STMPE1801_IRQ_GPIOC,
812 .block = STMPE_BLOCK_GPIO,
813 },
814 {
815 .cell = &stmpe_keypad_cell,
816 .irq = STMPE1801_IRQ_KEYPAD,
817 .block = STMPE_BLOCK_KEYPAD,
818 },
819};
820
821static int stmpe1801_enable(struct stmpe *stmpe, unsigned int blocks,
822 bool enable)
823{
824 unsigned int mask = 0;
825 if (blocks & STMPE_BLOCK_GPIO)
826 mask |= STMPE1801_MSK_INT_EN_GPIO;
827
828 if (blocks & STMPE_BLOCK_KEYPAD)
829 mask |= STMPE1801_MSK_INT_EN_KPC;
830
831 return __stmpe_set_bits(stmpe, STMPE1801_REG_INT_EN_MASK_LOW, mask,
832 enable ? mask : 0);
833}
834
c4dd1ba3 835static int stmpe_reset(struct stmpe *stmpe)
230f13a5 836{
c4dd1ba3 837 u16 id_val = stmpe->variant->id_val;
230f13a5
JNG		 838 unsigned long timeout;
839 int ret = 0;
c4dd1ba3
PC		 840 u8 reset_bit;
841
842 if (id_val == STMPE811_ID)
843 /* STMPE801 and STMPE610 use bit 1 of SYS_CTRL register */
844 reset_bit = STMPE811_SYS_CTRL_RESET;
845 else
846 /* all other STMPE variant use bit 7 of SYS_CTRL register */
847 reset_bit = STMPE_SYS_CTRL_RESET;
230f13a5 848
0f4be8cf 849 ret = __stmpe_set_bits(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL],
c4dd1ba3 850 reset_bit, reset_bit);
230f13a5
JNG		 851 if (ret < 0)
852 return ret;
853
f4058420
LW		 854 msleep(10);
855
230f13a5
JNG		 856 timeout = jiffies + msecs_to_jiffies(100);
857 while (time_before(jiffies, timeout)) {
0f4be8cf 858 ret = __stmpe_reg_read(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL]);
230f13a5
JNG		 859 if (ret < 0)
860 return ret;
c4dd1ba3 861 if (!(ret & reset_bit))
230f13a5
JNG		 862 return 0;
863 usleep_range(100, 200);
52397fe1 864 }
230f13a5
JNG		 865 return -EIO;
866}
867
868static struct stmpe_variant_info stmpe1801 = {
869 .name = "stmpe1801",
870 .id_val = STMPE1801_ID,
871 .id_mask = 0xfff0,
872 .num_gpios = 18,
873 .af_bits = 0,
874 .regs = stmpe1801_regs,
875 .blocks = stmpe1801_blocks,
876 .num_blocks = ARRAY_SIZE(stmpe1801_blocks),
877 .num_irqs = STMPE1801_NR_INTERNAL_IRQS,
878 .enable = stmpe1801_enable,
879 /* stmpe1801 do not have any gpio alternate function */
880 .get_altfunc = NULL,
881};
882
27e34995
RV		 883/*
884 * STMPE24XX
885 */
886
887static const u8 stmpe24xx_regs[] = {
888 [STMPE_IDX_CHIP_ID] = STMPE24XX_REG_CHIP_ID,
0f4be8cf
PC		 889 [STMPE_IDX_SYS_CTRL] = STMPE24XX_REG_SYS_CTRL,
890 [STMPE_IDX_SYS_CTRL2] = STMPE24XX_REG_SYS_CTRL2,
27e34995 891 [STMPE_IDX_ICR_LSB] = STMPE24XX_REG_ICR_LSB,
897ac667 892 [STMPE_IDX_IER_MSB] = STMPE24XX_REG_IER_MSB,
27e34995
RV		 893 [STMPE_IDX_IER_LSB] = STMPE24XX_REG_IER_LSB,
894 [STMPE_IDX_ISR_MSB] = STMPE24XX_REG_ISR_MSB,
895 [STMPE_IDX_GPMR_LSB] = STMPE24XX_REG_GPMR_LSB,
897ac667
PC		 896 [STMPE_IDX_GPMR_CSB] = STMPE24XX_REG_GPMR_CSB,
897 [STMPE_IDX_GPMR_MSB] = STMPE24XX_REG_GPMR_MSB,
27e34995 898 [STMPE_IDX_GPSR_LSB] = STMPE24XX_REG_GPSR_LSB,
897ac667
PC		 899 [STMPE_IDX_GPSR_CSB] = STMPE24XX_REG_GPSR_CSB,
900 [STMPE_IDX_GPSR_MSB] = STMPE24XX_REG_GPSR_MSB,
27e34995 901 [STMPE_IDX_GPCR_LSB] = STMPE24XX_REG_GPCR_LSB,
897ac667
PC		 902 [STMPE_IDX_GPCR_CSB] = STMPE24XX_REG_GPCR_CSB,
903 [STMPE_IDX_GPCR_MSB] = STMPE24XX_REG_GPCR_MSB,
27e34995 904 [STMPE_IDX_GPDR_LSB] = STMPE24XX_REG_GPDR_LSB,
897ac667
PC		 905 [STMPE_IDX_GPDR_CSB] = STMPE24XX_REG_GPDR_CSB,
906 [STMPE_IDX_GPDR_MSB] = STMPE24XX_REG_GPDR_MSB,
27e34995 907 [STMPE_IDX_GPRER_LSB] = STMPE24XX_REG_GPRER_LSB,
897ac667
PC		 908 [STMPE_IDX_GPRER_CSB] = STMPE24XX_REG_GPRER_CSB,
909 [STMPE_IDX_GPRER_MSB] = STMPE24XX_REG_GPRER_MSB,
27e34995 910 [STMPE_IDX_GPFER_LSB] = STMPE24XX_REG_GPFER_LSB,
897ac667
PC		 911 [STMPE_IDX_GPFER_CSB] = STMPE24XX_REG_GPFER_CSB,
912 [STMPE_IDX_GPFER_MSB] = STMPE24XX_REG_GPFER_MSB,
80e1dd82
LW		 913 [STMPE_IDX_GPPUR_LSB] = STMPE24XX_REG_GPPUR_LSB,
914 [STMPE_IDX_GPPDR_LSB] = STMPE24XX_REG_GPPDR_LSB,
27e34995
RV		 915 [STMPE_IDX_GPAFR_U_MSB] = STMPE24XX_REG_GPAFR_U_MSB,
916 [STMPE_IDX_IEGPIOR_LSB] = STMPE24XX_REG_IEGPIOR_LSB,
897ac667
PC		 917 [STMPE_IDX_IEGPIOR_CSB] = STMPE24XX_REG_IEGPIOR_CSB,
918 [STMPE_IDX_IEGPIOR_MSB] = STMPE24XX_REG_IEGPIOR_MSB,
27e34995 919 [STMPE_IDX_ISGPIOR_MSB] = STMPE24XX_REG_ISGPIOR_MSB,
897ac667
PC		 920 [STMPE_IDX_GPEDR_LSB] = STMPE24XX_REG_GPEDR_LSB,
921 [STMPE_IDX_GPEDR_CSB] = STMPE24XX_REG_GPEDR_CSB,
27e34995
RV		 922 [STMPE_IDX_GPEDR_MSB] = STMPE24XX_REG_GPEDR_MSB,
923};
924
925static struct stmpe_variant_block stmpe24xx_blocks[] = {
926 {
927 .cell = &stmpe_gpio_cell,
928 .irq = STMPE24XX_IRQ_GPIOC,
929 .block = STMPE_BLOCK_GPIO,
930 },
931 {
932 .cell = &stmpe_keypad_cell,
933 .irq = STMPE24XX_IRQ_KEYPAD,
934 .block = STMPE_BLOCK_KEYPAD,
935 },
b273c5e0
LW		 936 {
937 .cell = &stmpe_pwm_cell,
938 .irq = STMPE24XX_IRQ_PWM0,
939 .block = STMPE_BLOCK_PWM,
940 },
27e34995
RV		 941};
942
943static int stmpe24xx_enable(struct stmpe *stmpe, unsigned int blocks,
944 bool enable)
945{
946 unsigned int mask = 0;
947
948 if (blocks & STMPE_BLOCK_GPIO)
949 mask |= STMPE24XX_SYS_CTRL_ENABLE_GPIO;
950
951 if (blocks & STMPE_BLOCK_KEYPAD)
952 mask |= STMPE24XX_SYS_CTRL_ENABLE_KPC;
953
0f4be8cf 954 return __stmpe_set_bits(stmpe, stmpe->regs[STMPE_IDX_SYS_CTRL], mask,
27e34995
RV		 955 enable ? mask : 0);
956}
957
958static int stmpe24xx_get_altfunc(struct stmpe *stmpe, enum stmpe_block block)
959{
960 switch (block) {
961 case STMPE_BLOCK_ROTATOR:
962 return 2;
963
964 case STMPE_BLOCK_KEYPAD:
f6d10341 965 case STMPE_BLOCK_PWM:
27e34995
RV		 966 return 1;
967
968 case STMPE_BLOCK_GPIO:
969 default:
970 return 0;
971 }
972}
973
974static struct stmpe_variant_info stmpe2401 = {
975 .name = "stmpe2401",
976 .id_val = 0x0101,
977 .id_mask = 0xffff,
978 .num_gpios = 24,
979 .af_bits = 2,
980 .regs = stmpe24xx_regs,
981 .blocks = stmpe24xx_blocks,
982 .num_blocks = ARRAY_SIZE(stmpe24xx_blocks),
983 .num_irqs = STMPE24XX_NR_INTERNAL_IRQS,
984 .enable = stmpe24xx_enable,
985 .get_altfunc = stmpe24xx_get_altfunc,
986};
987
988static struct stmpe_variant_info stmpe2403 = {
989 .name = "stmpe2403",
990 .id_val = 0x0120,
991 .id_mask = 0xffff,
992 .num_gpios = 24,
993 .af_bits = 2,
994 .regs = stmpe24xx_regs,
995 .blocks = stmpe24xx_blocks,
996 .num_blocks = ARRAY_SIZE(stmpe24xx_blocks),
997 .num_irqs = STMPE24XX_NR_INTERNAL_IRQS,
998 .enable = stmpe24xx_enable,
999 .get_altfunc = stmpe24xx_get_altfunc,
5981f4e6 1000 .enable_autosleep = stmpe1601_autosleep, /* same as stmpe1601 */
27e34995
RV		 1001};
1002
e31f9b82 1003static struct stmpe_variant_info *stmpe_variant_info[STMPE_NBR_PARTS] = {
1cda2394 1004 [STMPE610] = &stmpe610,
7f7f4ea1 1005 [STMPE801] = &stmpe801,
27e34995 1006 [STMPE811] = &stmpe811,
6bb9f0d9 1007 [STMPE1600] = &stmpe1600,
27e34995 1008 [STMPE1601] = &stmpe1601,
230f13a5 1009 [STMPE1801] = &stmpe1801,
27e34995
RV		 1010 [STMPE2401] = &stmpe2401,
1011 [STMPE2403] = &stmpe2403,
1012};
1013
e31f9b82
CB		 1014/*
1015 * These devices can be connected in a 'no-irq' configuration - the irq pin
1016 * is not used and the device cannot interrupt the CPU. Here we only list
1017 * devices which support this configuration - the driver will fail probing
1018 * for any devices not listed here which are configured in this way.
1019 */
1020static struct stmpe_variant_info *stmpe_noirq_variant_info[STMPE_NBR_PARTS] = {
1021 [STMPE801] = &stmpe801_noirq,
1022};
1023
27e34995
RV		 1024static irqreturn_t stmpe_irq(int irq, void *data)
1025{
1026 struct stmpe *stmpe = data;
1027 struct stmpe_variant_info *variant = stmpe->variant;
1028 int num = DIV_ROUND_UP(variant->num_irqs, 8);
230f13a5 1029 u8 israddr;
7929fa77 1030 u8 isr[3];
27e34995
RV		 1031 int ret;
1032 int i;
1033
6bb9f0d9
PC		 1034 if (variant->id_val == STMPE801_ID ||
1035 variant->id_val == STMPE1600_ID) {
76f93992
LJ		 1036 int base = irq_create_mapping(stmpe->domain, 0);
1037
1038 handle_nested_irq(base);
7f7f4ea1
VK		 1039 return IRQ_HANDLED;
1040 }
1041
230f13a5
JNG		 1042 if (variant->id_val == STMPE1801_ID)
1043 israddr = stmpe->regs[STMPE_IDX_ISR_LSB];
1044 else
1045 israddr = stmpe->regs[STMPE_IDX_ISR_MSB];
1046
27e34995
RV		 1047 ret = stmpe_block_read(stmpe, israddr, num, isr);
1048 if (ret < 0)
1049 return IRQ_NONE;
1050
1051 for (i = 0; i < num; i++) {
1052 int bank = num - i - 1;
1053 u8 status = isr[i];
1054 u8 clear;
1055
1056 status &= stmpe->ier[bank];
1057 if (!status)
1058 continue;
1059
1060 clear = status;
1061 while (status) {
1062 int bit = __ffs(status);
1063 int line = bank * 8 + bit;
76f93992 1064 int nestedirq = irq_create_mapping(stmpe->domain, line);
27e34995 1065
76f93992 1066 handle_nested_irq(nestedirq);
27e34995
RV		 1067 status &= ~(1 << bit);
1068 }
1069
1070 stmpe_reg_write(stmpe, israddr + i, clear);
1071 }
1072
1073 return IRQ_HANDLED;
1074}
1075
43b8c084 1076static void stmpe_irq_lock(struct irq_data *data)
27e34995 1077{
43b8c084 1078 struct stmpe *stmpe = irq_data_get_irq_chip_data(data);
27e34995
RV		 1079
1080 mutex_lock(&stmpe->irq_lock);
1081}
1082
43b8c084 1083static void stmpe_irq_sync_unlock(struct irq_data *data)
27e34995 1084{
43b8c084 1085 struct stmpe *stmpe = irq_data_get_irq_chip_data(data);
27e34995
RV		 1086 struct stmpe_variant_info *variant = stmpe->variant;
1087 int num = DIV_ROUND_UP(variant->num_irqs, 8);
1088 int i;
1089
1090 for (i = 0; i < num; i++) {
1091 u8 new = stmpe->ier[i];
1092 u8 old = stmpe->oldier[i];
1093
1094 if (new == old)
1095 continue;
1096
1097 stmpe->oldier[i] = new;
897ac667 1098 stmpe_reg_write(stmpe, stmpe->regs[STMPE_IDX_IER_LSB + i], new);
27e34995
RV		 1099 }
1100
1101 mutex_unlock(&stmpe->irq_lock);
1102}
1103
43b8c084 1104static void stmpe_irq_mask(struct irq_data *data)
27e34995 1105{
43b8c084 1106 struct stmpe *stmpe = irq_data_get_irq_chip_data(data);
76f93992 1107 int offset = data->hwirq;
27e34995
RV		 1108 int regoffset = offset / 8;
1109 int mask = 1 << (offset % 8);
1110
1111 stmpe->ier[regoffset] &= ~mask;
1112}
1113
43b8c084 1114static void stmpe_irq_unmask(struct irq_data *data)
27e34995 1115{
43b8c084 1116 struct stmpe *stmpe = irq_data_get_irq_chip_data(data);
76f93992 1117 int offset = data->hwirq;
27e34995
RV		 1118 int regoffset = offset / 8;
1119 int mask = 1 << (offset % 8);
1120
1121 stmpe->ier[regoffset] |= mask;
1122}
1123
1124static struct irq_chip stmpe_irq_chip = {
1125 .name = "stmpe",
43b8c084
MB		 1126 .irq_bus_lock = stmpe_irq_lock,
1127 .irq_bus_sync_unlock = stmpe_irq_sync_unlock,
1128 .irq_mask = stmpe_irq_mask,
1129 .irq_unmask = stmpe_irq_unmask,
27e34995
RV		 1130};
1131
76f93992
LJ		 1132static int stmpe_irq_map(struct irq_domain *d, unsigned int virq,
1133 irq_hw_number_t hwirq)
27e34995 1134{
76f93992 1135 struct stmpe *stmpe = d->host_data;
7f7f4ea1 1136 struct irq_chip *chip = NULL;
27e34995 1137
7f7f4ea1
VK		 1138 if (stmpe->variant->id_val != STMPE801_ID)
1139 chip = &stmpe_irq_chip;
1140
76f93992
LJ		 1141 irq_set_chip_data(virq, stmpe);
1142 irq_set_chip_and_handler(virq, chip, handle_edge_irq);
1143 irq_set_nested_thread(virq, 1);
76f93992 1144 irq_set_noprobe(virq);
27e34995
RV		 1145
1146 return 0;
1147}
1148
76f93992 1149static void stmpe_irq_unmap(struct irq_domain *d, unsigned int virq)
27e34995 1150{
76f93992
LJ		 1151 irq_set_chip_and_handler(virq, NULL, NULL);
1152 irq_set_chip_data(virq, NULL);
1153}
1154
7ce7b26f 1155static const struct irq_domain_ops stmpe_irq_ops = {
76f93992
LJ		 1156 .map = stmpe_irq_map,
1157 .unmap = stmpe_irq_unmap,
1158 .xlate = irq_domain_xlate_twocell,
1159};
1160
612b95cd 1161static int stmpe_irq_init(struct stmpe *stmpe, struct device_node *np)
76f93992 1162{
b20a4371 1163 int base = 0;
76f93992
LJ		 1164 int num_irqs = stmpe->variant->num_irqs;
1165
b20a4371
LJ		 1166 stmpe->domain = irq_domain_add_simple(np, num_irqs, base,
1167 &stmpe_irq_ops, stmpe);
76f93992
LJ		 1168 if (!stmpe->domain) {
1169 dev_err(stmpe->dev, "Failed to create irqdomain\n");
1170 return -ENOSYS;
27e34995 1171 }
76f93992
LJ		 1172
1173 return 0;
27e34995
RV		 1174}
1175
612b95cd 1176static int stmpe_chip_init(struct stmpe *stmpe)
27e34995
RV		 1177{
1178 unsigned int irq_trigger = stmpe->pdata->irq_trigger;
5981f4e6 1179 int autosleep_timeout = stmpe->pdata->autosleep_timeout;
27e34995 1180 struct stmpe_variant_info *variant = stmpe->variant;
e31f9b82 1181 u8 icr = 0;
27e34995
RV		 1182 unsigned int id;
1183 u8 data[2];
1184 int ret;
1185
1186 ret = stmpe_block_read(stmpe, stmpe->regs[STMPE_IDX_CHIP_ID],
1187 ARRAY_SIZE(data), data);
1188 if (ret < 0)
1189 return ret;
1190
1191 id = (data[0] << 8) | data[1];
1192 if ((id & variant->id_mask) != variant->id_val) {
1193 dev_err(stmpe->dev, "unknown chip id: %#x\n", id);
1194 return -EINVAL;
1195 }
1196
1197 dev_info(stmpe->dev, "%s detected, chip id: %#x\n", variant->name, id);
1198
1199 /* Disable all modules -- subdrivers should enable what they need. */
1200 ret = stmpe_disable(stmpe, ~0);
1201 if (ret)
1202 return ret;
1203
c4dd1ba3
PC		 1204 ret = stmpe_reset(stmpe);
1205 if (ret < 0)
1206 return ret;
230f13a5 1207
e31f9b82 1208 if (stmpe->irq >= 0) {
6bb9f0d9 1209 if (id == STMPE801_ID || id == STMPE1600_ID)
c16bee78 1210 icr = STMPE_SYS_CTRL_INT_EN;
7f7f4ea1 1211 else
e31f9b82 1212 icr = STMPE_ICR_LSB_GIM;
27e34995 1213
6bb9f0d9
PC		 1214 /* STMPE801 and STMPE1600 don't support Edge interrupts */
1215 if (id != STMPE801_ID && id != STMPE1600_ID) {
e31f9b82
CB		 1216 if (irq_trigger == IRQF_TRIGGER_FALLING ||
1217 irq_trigger == IRQF_TRIGGER_RISING)
1218 icr |= STMPE_ICR_LSB_EDGE;
1219 }
1220
1221 if (irq_trigger == IRQF_TRIGGER_RISING ||
1222 irq_trigger == IRQF_TRIGGER_HIGH) {
6bb9f0d9 1223 if (id == STMPE801_ID || id == STMPE1600_ID)
c16bee78 1224 icr |= STMPE_SYS_CTRL_INT_HI;
e31f9b82
CB		 1225 else
1226 icr |= STMPE_ICR_LSB_HIGH;
1227 }
7f7f4ea1 1228 }
27e34995 1229
5981f4e6
SI		 1230 if (stmpe->pdata->autosleep) {
1231 ret = stmpe_autosleep(stmpe, autosleep_timeout);
1232 if (ret)
1233 return ret;
1234 }
1235
27e34995
RV		 1236 return stmpe_reg_write(stmpe, stmpe->regs[STMPE_IDX_ICR_LSB], icr);
1237}
1238
6bbb3c4c 1239static int stmpe_add_device(struct stmpe *stmpe, const struct mfd_cell *cell)
27e34995
RV		 1240{
1241 return mfd_add_devices(stmpe->dev, stmpe->pdata->id, cell, 1,
9e9dc7d9 1242 NULL, 0, stmpe->domain);
27e34995
RV		 1243}
1244
612b95cd 1245static int stmpe_devices_init(struct stmpe *stmpe)
27e34995
RV		 1246{
1247 struct stmpe_variant_info *variant = stmpe->variant;
1248 unsigned int platform_blocks = stmpe->pdata->blocks;
1249 int ret = -EINVAL;
7da0cbfc 1250 int i, j;
27e34995
RV		 1251
1252 for (i = 0; i < variant->num_blocks; i++) {
1253 struct stmpe_variant_block *block = &variant->blocks[i];
1254
1255 if (!(platform_blocks & block->block))
1256 continue;
1257
7da0cbfc
LJ		 1258 for (j = 0; j < block->cell->num_resources; j++) {
1259 struct resource *res =
1260 (struct resource *) &block->cell->resources[j];
1261
1262 /* Dynamically fill in a variant's IRQ. */
1263 if (res->flags & IORESOURCE_IRQ)
1264 res->start = res->end = block->irq + j;
1265 }
1266
27e34995 1267 platform_blocks &= ~block->block;
7da0cbfc 1268 ret = stmpe_add_device(stmpe, block->cell);
27e34995
RV		 1269 if (ret)
1270 return ret;
1271 }
1272
1273 if (platform_blocks)
1274 dev_warn(stmpe->dev,
1275 "platform wants blocks (%#x) not present on variant",
1276 platform_blocks);
1277
1278 return ret;
1279}
1280
a9c4055d
MB		 1281static void stmpe_of_probe(struct stmpe_platform_data *pdata,
1282 struct device_node *np)
909582ca
LJ		 1283{
1284 struct device_node *child;
1285
408a3fa8
GF		 1286 pdata->id = of_alias_get_id(np, "stmpe-i2c");
1287 if (pdata->id < 0)
1288 pdata->id = -1;
1289
851ec596
SC		 1290 pdata->irq_gpio = of_get_named_gpio_flags(np, "irq-gpio", 0,
1291 &pdata->irq_trigger);
1292 if (gpio_is_valid(pdata->irq_gpio))
1293 pdata->irq_over_gpio = 1;
1294 else
1295 pdata->irq_trigger = IRQF_TRIGGER_NONE;
ac713cc9 1296
909582ca
LJ		 1297 of_property_read_u32(np, "st,autosleep-timeout",
1298 &pdata->autosleep_timeout);
1299
1300 pdata->autosleep = (pdata->autosleep_timeout) ? true : false;
1301
1302 for_each_child_of_node(np, child) {
1303 if (!strcmp(child->name, "stmpe_gpio")) {
1304 pdata->blocks |= STMPE_BLOCK_GPIO;
ac713cc9 1305 } else if (!strcmp(child->name, "stmpe_keypad")) {
909582ca 1306 pdata->blocks |= STMPE_BLOCK_KEYPAD;
ac713cc9 1307 } else if (!strcmp(child->name, "stmpe_touchscreen")) {
909582ca 1308 pdata->blocks |= STMPE_BLOCK_TOUCHSCREEN;
ac713cc9 1309 } else if (!strcmp(child->name, "stmpe_adc")) {
909582ca 1310 pdata->blocks |= STMPE_BLOCK_ADC;
ac713cc9
VKS		 1311 } else if (!strcmp(child->name, "stmpe_pwm")) {
1312 pdata->blocks |= STMPE_BLOCK_PWM;
1313 } else if (!strcmp(child->name, "stmpe_rotator")) {
1314 pdata->blocks |= STMPE_BLOCK_ROTATOR;
909582ca
LJ		 1315 }
1316 }
1317}
1318
1a6e4b74 1319/* Called from client specific probe routines */
c00572bc 1320int stmpe_probe(struct stmpe_client_info *ci, enum stmpe_partnum partnum)
208c4343 1321{
fc1882dc 1322 struct stmpe_platform_data *pdata;
909582ca 1323 struct device_node *np = ci->dev->of_node;
27e34995
RV		 1324 struct stmpe *stmpe;
1325 int ret;
1326
fc1882dc
LW		 1327 pdata = devm_kzalloc(ci->dev, sizeof(*pdata), GFP_KERNEL);
1328 if (!pdata)
1329 return -ENOMEM;
cb5faba9 1330
fc1882dc 1331 stmpe_of_probe(pdata, np);
a200e320 1332
fc1882dc
LW		 1333 if (of_find_property(np, "interrupts", NULL) == NULL)
1334 ci->irq = -1;
27e34995 1335
cb5faba9 1336 stmpe = devm_kzalloc(ci->dev, sizeof(struct stmpe), GFP_KERNEL);
27e34995
RV		 1337 if (!stmpe)
1338 return -ENOMEM;
1339
1340 mutex_init(&stmpe->irq_lock);
1341 mutex_init(&stmpe->lock);
1342
1a6e4b74
VK		 1343 stmpe->dev = ci->dev;
1344 stmpe->client = ci->client;
27e34995 1345 stmpe->pdata = pdata;
1a6e4b74
VK		 1346 stmpe->ci = ci;
1347 stmpe->partnum = partnum;
1348 stmpe->variant = stmpe_variant_info[partnum];
27e34995
RV		 1349 stmpe->regs = stmpe->variant->regs;
1350 stmpe->num_gpios = stmpe->variant->num_gpios;
9c9e3214
LW		 1351 stmpe->vcc = devm_regulator_get_optional(ci->dev, "vcc");
1352 if (!IS_ERR(stmpe->vcc)) {
1353 ret = regulator_enable(stmpe->vcc);
1354 if (ret)
1355 dev_warn(ci->dev, "failed to enable VCC supply\n");
1356 }
1357 stmpe->vio = devm_regulator_get_optional(ci->dev, "vio");
1358 if (!IS_ERR(stmpe->vio)) {
1359 ret = regulator_enable(stmpe->vio);
1360 if (ret)
1361 dev_warn(ci->dev, "failed to enable VIO supply\n");
1362 }
1a6e4b74 1363 dev_set_drvdata(stmpe->dev, stmpe);
27e34995 1364
1a6e4b74
VK		 1365 if (ci->init)
1366 ci->init(stmpe);
27e34995 1367
73de16db 1368 if (pdata->irq_over_gpio) {
cb5faba9
VK		 1369 ret = devm_gpio_request_one(ci->dev, pdata->irq_gpio,
1370 GPIOF_DIR_IN, "stmpe");
73de16db
VK		 1371 if (ret) {
1372 dev_err(stmpe->dev, "failed to request IRQ GPIO: %d\n",
1373 ret);
cb5faba9 1374 return ret;
73de16db
VK		 1375 }
1376
1377 stmpe->irq = gpio_to_irq(pdata->irq_gpio);
1378 } else {
1a6e4b74 1379 stmpe->irq = ci->irq;
73de16db
VK		 1380 }
1381
e31f9b82
CB		 1382 if (stmpe->irq < 0) {
1383 /* use alternate variant info for no-irq mode, if supported */
1384 dev_info(stmpe->dev,
1385 "%s configured in no-irq mode by platform data\n",
1386 stmpe->variant->name);
1387 if (!stmpe_noirq_variant_info[stmpe->partnum]) {
1388 dev_err(stmpe->dev,
1389 "%s does not support no-irq mode!\n",
1390 stmpe->variant->name);
cb5faba9 1391 return -ENODEV;
e31f9b82
CB		 1392 }
1393 stmpe->variant = stmpe_noirq_variant_info[stmpe->partnum];
ac713cc9 1394 } else if (pdata->irq_trigger == IRQF_TRIGGER_NONE) {
1a5595cb 1395 pdata->irq_trigger = irq_get_trigger_type(stmpe->irq);
e31f9b82
CB		 1396 }
1397
27e34995
RV		 1398 ret = stmpe_chip_init(stmpe);
1399 if (ret)
cb5faba9 1400 return ret;
27e34995 1401
e31f9b82 1402 if (stmpe->irq >= 0) {
909582ca 1403 ret = stmpe_irq_init(stmpe, np);
e31f9b82 1404 if (ret)
cb5faba9 1405 return ret;
27e34995 1406
cb5faba9
VK		 1407 ret = devm_request_threaded_irq(ci->dev, stmpe->irq, NULL,
1408 stmpe_irq, pdata->irq_trigger | IRQF_ONESHOT,
e31f9b82
CB		 1409 "stmpe", stmpe);
1410 if (ret) {
1411 dev_err(stmpe->dev, "failed to request IRQ: %d\n",
1412 ret);
cb5faba9 1413 return ret;
e31f9b82 1414 }
27e34995
RV		 1415 }
1416
1417 ret = stmpe_devices_init(stmpe);
cb5faba9
VK		 1418 if (!ret)
1419 return 0;
27e34995 1420
cb5faba9 1421 dev_err(stmpe->dev, "failed to add children\n");
27e34995 1422 mfd_remove_devices(stmpe->dev);
cb5faba9 1423
27e34995
RV		 1424 return ret;
1425}
1426
1a6e4b74 1427int stmpe_remove(struct stmpe *stmpe)
27e34995 1428{
9c9e3214
LW		 1429 if (!IS_ERR(stmpe->vio))
1430 regulator_disable(stmpe->vio);
1431 if (!IS_ERR(stmpe->vcc))
1432 regulator_disable(stmpe->vcc);
1433
27e34995
RV		 1434 mfd_remove_devices(stmpe->dev);
1435
27e34995
RV		 1436 return 0;
1437}
1438
208c4343 1439#ifdef CONFIG_PM
1a6e4b74
VK		 1440static int stmpe_suspend(struct device *dev)
1441{
1442 struct stmpe *stmpe = dev_get_drvdata(dev);
208c4343 1443
e31f9b82 1444 if (stmpe->irq >= 0 && device_may_wakeup(dev))
1a6e4b74 1445 enable_irq_wake(stmpe->irq);
27e34995 1446
1a6e4b74 1447 return 0;
27e34995 1448}
27e34995 1449
1a6e4b74 1450static int stmpe_resume(struct device *dev)
27e34995 1451{
1a6e4b74
VK		 1452 struct stmpe *stmpe = dev_get_drvdata(dev);
1453
e31f9b82 1454 if (stmpe->irq >= 0 && device_may_wakeup(dev))
1a6e4b74
VK		 1455 disable_irq_wake(stmpe->irq);
1456
1457 return 0;
27e34995 1458}
27e34995 1459
1a6e4b74
VK		 1460const struct dev_pm_ops stmpe_dev_pm_ops = {
1461 .suspend = stmpe_suspend,
1462 .resume = stmpe_resume,
1463};
1464#endif
Ubuntu Artful kernel mirror