]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/mfd/twl-core.c
mfd: Avoid to use constraint name in 88pm860x regulator driver
[mirror_ubuntu-zesty-kernel.git] / drivers / mfd / twl-core.c
CommitLineData
a603a7fa 1/*
fc7b92fc
B
2 * twl_core.c - driver for TWL4030/TWL5030/TWL60X0/TPS659x0 PM
3 * and audio CODEC devices
a603a7fa
DB
4 *
5 * Copyright (C) 2005-2006 Texas Instruments, Inc.
6 *
7 * Modifications to defer interrupt handling to a kernel thread:
8 * Copyright (C) 2006 MontaVista Software, Inc.
9 *
10 * Based on tlv320aic23.c:
11 * Copyright (c) by Kai Svahn <kai.svahn@nokia.com>
12 *
13 * Code cleanup and modifications to IRQ handler.
14 * by syed khasim <x0khasim@ti.com>
15 *
16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License as published by
18 * the Free Software Foundation; either version 2 of the License, or
19 * (at your option) any later version.
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software
28 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
29 */
30
a603a7fa
DB
31#include <linux/init.h>
32#include <linux/mutex.h>
a603a7fa
DB
33#include <linux/platform_device.h>
34#include <linux/clk.h>
a30d46c0 35#include <linux/err.h>
a603a7fa 36
dad759ff
DB
37#include <linux/regulator/machine.h>
38
a603a7fa 39#include <linux/i2c.h>
b07682b6 40#include <linux/i2c/twl.h>
a603a7fa 41
a313d758 42#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
ce491cf8 43#include <plat/cpu.h>
b29c06ae 44#endif
a603a7fa
DB
45
46/*
47 * The TWL4030 "Triton 2" is one of a family of a multi-function "Power
48 * Management and System Companion Device" chips originally designed for
49 * use in OMAP2 and OMAP 3 based systems. Its control interfaces use I2C,
50 * often at around 3 Mbit/sec, including for interrupt handling.
51 *
52 * This driver core provides genirq support for the interrupts emitted,
53 * by the various modules, and exports register access primitives.
54 *
55 * FIXME this driver currently requires use of the first interrupt line
56 * (and associated registers).
57 */
58
fc7b92fc 59#define DRIVER_NAME "twl"
a603a7fa 60
a603a7fa
DB
61#if defined(CONFIG_KEYBOARD_TWL4030) || defined(CONFIG_KEYBOARD_TWL4030_MODULE)
62#define twl_has_keypad() true
63#else
64#define twl_has_keypad() false
65#endif
66
67#if defined(CONFIG_GPIO_TWL4030) || defined(CONFIG_GPIO_TWL4030_MODULE)
68#define twl_has_gpio() true
69#else
70#define twl_has_gpio() false
71#endif
72
dad759ff
DB
73#if defined(CONFIG_REGULATOR_TWL4030) \
74 || defined(CONFIG_REGULATOR_TWL4030_MODULE)
75#define twl_has_regulator() true
76#else
77#define twl_has_regulator() false
78#endif
79
a603a7fa
DB
80#if defined(CONFIG_TWL4030_MADC) || defined(CONFIG_TWL4030_MADC_MODULE)
81#define twl_has_madc() true
82#else
83#define twl_has_madc() false
84#endif
85
ebf0bd36
AK
86#ifdef CONFIG_TWL4030_POWER
87#define twl_has_power() true
88#else
89#define twl_has_power() false
90#endif
91
a603a7fa
DB
92#if defined(CONFIG_RTC_DRV_TWL4030) || defined(CONFIG_RTC_DRV_TWL4030_MODULE)
93#define twl_has_rtc() true
94#else
95#define twl_has_rtc() false
96#endif
97
e70357e3
HH
98#if defined(CONFIG_TWL4030_USB) || defined(CONFIG_TWL4030_USB_MODULE) ||\
99 defined(CONFIG_TWL6030_USB) || defined(CONFIG_TWL6030_USB_MODULE)
a603a7fa
DB
100#define twl_has_usb() true
101#else
102#define twl_has_usb() false
103#endif
104
80e45b1e
TK
105#if defined(CONFIG_TWL4030_WATCHDOG) || \
106 defined(CONFIG_TWL4030_WATCHDOG_MODULE)
107#define twl_has_watchdog() true
108#else
109#define twl_has_watchdog() false
110#endif
a603a7fa 111
d62abe56 112#if defined(CONFIG_TWL4030_CODEC) || defined(CONFIG_TWL4030_CODEC_MODULE) ||\
6a1c7b7e 113 defined(CONFIG_SND_SOC_TWL6040) || defined(CONFIG_SND_SOC_TWL6040_MODULE)
0b83ddeb
PU
114#define twl_has_codec() true
115#else
116#define twl_has_codec() false
117#endif
118
11c39c4b
GI
119#if defined(CONFIG_CHARGER_TWL4030) || defined(CONFIG_CHARGER_TWL4030_MODULE)
120#define twl_has_bci() true
121#else
122#define twl_has_bci() false
123#endif
124
a603a7fa
DB
125/* Triton Core internal information (BEGIN) */
126
127/* Last - for index max*/
128#define TWL4030_MODULE_LAST TWL4030_MODULE_SECURED_REG
129
fc7b92fc 130#define TWL_NUM_SLAVES 4
a603a7fa 131
9c3664dd 132#if defined(CONFIG_INPUT_TWL4030_PWRBUTTON) \
14e5c82c 133 || defined(CONFIG_INPUT_TWL4030_PWRBUTTON_MODULE)
9c3664dd
FB
134#define twl_has_pwrbutton() true
135#else
136#define twl_has_pwrbutton() false
137#endif
a603a7fa 138
fc7b92fc
B
139#define SUB_CHIP_ID0 0
140#define SUB_CHIP_ID1 1
141#define SUB_CHIP_ID2 2
142#define SUB_CHIP_ID3 3
143
144#define TWL_MODULE_LAST TWL4030_MODULE_LAST
145
a603a7fa
DB
146/* Base Address defns for twl4030_map[] */
147
148/* subchip/slave 0 - USB ID */
149#define TWL4030_BASEADD_USB 0x0000
150
151/* subchip/slave 1 - AUD ID */
152#define TWL4030_BASEADD_AUDIO_VOICE 0x0000
153#define TWL4030_BASEADD_GPIO 0x0098
154#define TWL4030_BASEADD_INTBR 0x0085
155#define TWL4030_BASEADD_PIH 0x0080
156#define TWL4030_BASEADD_TEST 0x004C
157
158/* subchip/slave 2 - AUX ID */
159#define TWL4030_BASEADD_INTERRUPTS 0x00B9
160#define TWL4030_BASEADD_LED 0x00EE
161#define TWL4030_BASEADD_MADC 0x0000
162#define TWL4030_BASEADD_MAIN_CHARGE 0x0074
163#define TWL4030_BASEADD_PRECHARGE 0x00AA
164#define TWL4030_BASEADD_PWM0 0x00F8
165#define TWL4030_BASEADD_PWM1 0x00FB
166#define TWL4030_BASEADD_PWMA 0x00EF
167#define TWL4030_BASEADD_PWMB 0x00F1
168#define TWL4030_BASEADD_KEYPAD 0x00D2
169
1920a61e
IK
170#define TWL5031_BASEADD_ACCESSORY 0x0074 /* Replaces Main Charge */
171#define TWL5031_BASEADD_INTERRUPTS 0x00B9 /* Different than TWL4030's
172 one */
173
a603a7fa
DB
174/* subchip/slave 3 - POWER ID */
175#define TWL4030_BASEADD_BACKUP 0x0014
176#define TWL4030_BASEADD_INT 0x002E
177#define TWL4030_BASEADD_PM_MASTER 0x0036
178#define TWL4030_BASEADD_PM_RECEIVER 0x005B
179#define TWL4030_BASEADD_RTC 0x001C
180#define TWL4030_BASEADD_SECURED_REG 0x0000
181
182/* Triton Core internal information (END) */
183
184
e8deb28c
B
185/* subchip/slave 0 0x48 - POWER */
186#define TWL6030_BASEADD_RTC 0x0000
187#define TWL6030_BASEADD_MEM 0x0017
188#define TWL6030_BASEADD_PM_MASTER 0x001F
189#define TWL6030_BASEADD_PM_SLAVE_MISC 0x0030 /* PM_RECEIVER */
190#define TWL6030_BASEADD_PM_MISC 0x00E2
191#define TWL6030_BASEADD_PM_PUPD 0x00F0
192
193/* subchip/slave 1 0x49 - FEATURE */
194#define TWL6030_BASEADD_USB 0x0000
195#define TWL6030_BASEADD_GPADC_CTRL 0x002E
196#define TWL6030_BASEADD_AUX 0x0090
197#define TWL6030_BASEADD_PWM 0x00BA
198#define TWL6030_BASEADD_GASGAUGE 0x00C0
199#define TWL6030_BASEADD_PIH 0x00D0
200#define TWL6030_BASEADD_CHARGER 0x00E0
201
202/* subchip/slave 2 0x4A - DFT */
203#define TWL6030_BASEADD_DIEID 0x00C0
204
205/* subchip/slave 3 0x4B - AUDIO */
206#define TWL6030_BASEADD_AUDIO 0x0000
207#define TWL6030_BASEADD_RSV 0x0000
fa0d9762 208#define TWL6030_BASEADD_ZERO 0x0000
e8deb28c 209
a603a7fa
DB
210/* Few power values */
211#define R_CFG_BOOT 0x05
a603a7fa
DB
212
213/* some fields in R_CFG_BOOT */
214#define HFCLK_FREQ_19p2_MHZ (1 << 0)
215#define HFCLK_FREQ_26_MHZ (2 << 0)
216#define HFCLK_FREQ_38p4_MHZ (3 << 0)
217#define HIGH_PERF_SQ (1 << 3)
38a68496 218#define CK32K_LOWPWR_EN (1 << 7)
a603a7fa
DB
219
220
dad759ff
DB
221/* chip-specific feature flags, for i2c_device_id.driver_data */
222#define TWL4030_VAUX2 BIT(0) /* pre-5030 voltage ranges */
223#define TPS_SUBSET BIT(1) /* tps659[23]0 have fewer LDOs */
1920a61e 224#define TWL5031 BIT(2) /* twl5031 has different registers */
e8deb28c 225#define TWL6030_CLASS BIT(3) /* TWL6030 class */
dad759ff 226
a603a7fa
DB
227/*----------------------------------------------------------------------*/
228
a603a7fa
DB
229/* is driver active, bound to a chip? */
230static bool inuse;
231
ca972d13
L
232/* TWL IDCODE Register value */
233static u32 twl_idcode;
234
e8deb28c
B
235static unsigned int twl_id;
236unsigned int twl_rev(void)
237{
238 return twl_id;
239}
240EXPORT_SYMBOL(twl_rev);
241
242/* Structure for each TWL4030/TWL6030 Slave */
fc7b92fc 243struct twl_client {
a603a7fa
DB
244 struct i2c_client *client;
245 u8 address;
246
247 /* max numb of i2c_msg required is for read =2 */
248 struct i2c_msg xfer_msg[2];
249
250 /* To lock access to xfer_msg */
251 struct mutex xfer_lock;
252};
253
fc7b92fc 254static struct twl_client twl_modules[TWL_NUM_SLAVES];
a603a7fa
DB
255
256
257/* mapping the module id to slave id and base address */
fc7b92fc 258struct twl_mapping {
a603a7fa
DB
259 unsigned char sid; /* Slave ID */
260 unsigned char base; /* base address */
261};
2cfcce18 262static struct twl_mapping *twl_map;
a603a7fa 263
fc7b92fc 264static struct twl_mapping twl4030_map[TWL4030_MODULE_LAST + 1] = {
a603a7fa
DB
265 /*
266 * NOTE: don't change this table without updating the
e8deb28c 267 * <linux/i2c/twl.h> defines for TWL4030_MODULE_*
a603a7fa
DB
268 * so they continue to match the order in this table.
269 */
270
271 { 0, TWL4030_BASEADD_USB },
272
273 { 1, TWL4030_BASEADD_AUDIO_VOICE },
274 { 1, TWL4030_BASEADD_GPIO },
275 { 1, TWL4030_BASEADD_INTBR },
276 { 1, TWL4030_BASEADD_PIH },
277 { 1, TWL4030_BASEADD_TEST },
278
279 { 2, TWL4030_BASEADD_KEYPAD },
280 { 2, TWL4030_BASEADD_MADC },
281 { 2, TWL4030_BASEADD_INTERRUPTS },
282 { 2, TWL4030_BASEADD_LED },
283 { 2, TWL4030_BASEADD_MAIN_CHARGE },
284 { 2, TWL4030_BASEADD_PRECHARGE },
285 { 2, TWL4030_BASEADD_PWM0 },
286 { 2, TWL4030_BASEADD_PWM1 },
287 { 2, TWL4030_BASEADD_PWMA },
288 { 2, TWL4030_BASEADD_PWMB },
1920a61e
IK
289 { 2, TWL5031_BASEADD_ACCESSORY },
290 { 2, TWL5031_BASEADD_INTERRUPTS },
a603a7fa
DB
291
292 { 3, TWL4030_BASEADD_BACKUP },
293 { 3, TWL4030_BASEADD_INT },
294 { 3, TWL4030_BASEADD_PM_MASTER },
295 { 3, TWL4030_BASEADD_PM_RECEIVER },
296 { 3, TWL4030_BASEADD_RTC },
297 { 3, TWL4030_BASEADD_SECURED_REG },
298};
299
e8deb28c
B
300static struct twl_mapping twl6030_map[] = {
301 /*
302 * NOTE: don't change this table without updating the
303 * <linux/i2c/twl.h> defines for TWL4030_MODULE_*
304 * so they continue to match the order in this table.
305 */
306 { SUB_CHIP_ID1, TWL6030_BASEADD_USB },
307 { SUB_CHIP_ID3, TWL6030_BASEADD_AUDIO },
308 { SUB_CHIP_ID2, TWL6030_BASEADD_DIEID },
309 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
310 { SUB_CHIP_ID1, TWL6030_BASEADD_PIH },
311
312 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
313 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
314 { SUB_CHIP_ID1, TWL6030_BASEADD_GPADC_CTRL },
315 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
316 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
317
318 { SUB_CHIP_ID1, TWL6030_BASEADD_CHARGER },
319 { SUB_CHIP_ID1, TWL6030_BASEADD_GASGAUGE },
320 { SUB_CHIP_ID1, TWL6030_BASEADD_PWM },
fa0d9762
B
321 { SUB_CHIP_ID0, TWL6030_BASEADD_ZERO },
322 { SUB_CHIP_ID1, TWL6030_BASEADD_ZERO },
e8deb28c 323
fa0d9762
B
324 { SUB_CHIP_ID2, TWL6030_BASEADD_ZERO },
325 { SUB_CHIP_ID2, TWL6030_BASEADD_ZERO },
e8deb28c
B
326 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
327 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
328 { SUB_CHIP_ID2, TWL6030_BASEADD_RSV },
329 { SUB_CHIP_ID0, TWL6030_BASEADD_PM_MASTER },
330 { SUB_CHIP_ID0, TWL6030_BASEADD_PM_SLAVE_MISC },
331
332 { SUB_CHIP_ID0, TWL6030_BASEADD_RTC },
333 { SUB_CHIP_ID0, TWL6030_BASEADD_MEM },
334};
335
a603a7fa
DB
336/*----------------------------------------------------------------------*/
337
a603a7fa
DB
338/* Exported Functions */
339
340/**
fc7b92fc 341 * twl_i2c_write - Writes a n bit register in TWL4030/TWL5030/TWL60X0
a603a7fa
DB
342 * @mod_no: module number
343 * @value: an array of num_bytes+1 containing data to write
344 * @reg: register address (just offset will do)
345 * @num_bytes: number of bytes to transfer
346 *
347 * IMPORTANT: for 'value' parameter: Allocate value num_bytes+1 and
348 * valid data starts at Offset 1.
349 *
350 * Returns the result of operation - 0 is success
351 */
fc7b92fc 352int twl_i2c_write(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes)
a603a7fa
DB
353{
354 int ret;
355 int sid;
fc7b92fc 356 struct twl_client *twl;
a603a7fa
DB
357 struct i2c_msg *msg;
358
fc7b92fc 359 if (unlikely(mod_no > TWL_MODULE_LAST)) {
a603a7fa
DB
360 pr_err("%s: invalid module number %d\n", DRIVER_NAME, mod_no);
361 return -EPERM;
362 }
e8deb28c 363 sid = twl_map[mod_no].sid;
fc7b92fc 364 twl = &twl_modules[sid];
a603a7fa
DB
365
366 if (unlikely(!inuse)) {
367 pr_err("%s: client %d is not initialized\n", DRIVER_NAME, sid);
368 return -EPERM;
369 }
370 mutex_lock(&twl->xfer_lock);
371 /*
372 * [MSG1]: fill the register address data
373 * fill the data Tx buffer
374 */
375 msg = &twl->xfer_msg[0];
376 msg->addr = twl->address;
377 msg->len = num_bytes + 1;
378 msg->flags = 0;
379 msg->buf = value;
380 /* over write the first byte of buffer with the register address */
e8deb28c 381 *value = twl_map[mod_no].base + reg;
a603a7fa
DB
382 ret = i2c_transfer(twl->client->adapter, twl->xfer_msg, 1);
383 mutex_unlock(&twl->xfer_lock);
384
147e0847
AK
385 /* i2c_transfer returns number of messages transferred */
386 if (ret != 1) {
387 pr_err("%s: i2c_write failed to transfer all messages\n",
388 DRIVER_NAME);
389 if (ret < 0)
390 return ret;
391 else
392 return -EIO;
393 } else {
394 return 0;
395 }
a603a7fa 396}
fc7b92fc 397EXPORT_SYMBOL(twl_i2c_write);
a603a7fa
DB
398
399/**
fc7b92fc 400 * twl_i2c_read - Reads a n bit register in TWL4030/TWL5030/TWL60X0
a603a7fa
DB
401 * @mod_no: module number
402 * @value: an array of num_bytes containing data to be read
403 * @reg: register address (just offset will do)
404 * @num_bytes: number of bytes to transfer
405 *
406 * Returns result of operation - num_bytes is success else failure.
407 */
fc7b92fc 408int twl_i2c_read(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes)
a603a7fa
DB
409{
410 int ret;
411 u8 val;
412 int sid;
fc7b92fc 413 struct twl_client *twl;
a603a7fa
DB
414 struct i2c_msg *msg;
415
fc7b92fc 416 if (unlikely(mod_no > TWL_MODULE_LAST)) {
a603a7fa
DB
417 pr_err("%s: invalid module number %d\n", DRIVER_NAME, mod_no);
418 return -EPERM;
419 }
e8deb28c 420 sid = twl_map[mod_no].sid;
fc7b92fc 421 twl = &twl_modules[sid];
a603a7fa
DB
422
423 if (unlikely(!inuse)) {
424 pr_err("%s: client %d is not initialized\n", DRIVER_NAME, sid);
425 return -EPERM;
426 }
427 mutex_lock(&twl->xfer_lock);
428 /* [MSG1] fill the register address data */
429 msg = &twl->xfer_msg[0];
430 msg->addr = twl->address;
431 msg->len = 1;
432 msg->flags = 0; /* Read the register value */
e8deb28c 433 val = twl_map[mod_no].base + reg;
a603a7fa
DB
434 msg->buf = &val;
435 /* [MSG2] fill the data rx buffer */
436 msg = &twl->xfer_msg[1];
437 msg->addr = twl->address;
438 msg->flags = I2C_M_RD; /* Read the register value */
439 msg->len = num_bytes; /* only n bytes */
440 msg->buf = value;
441 ret = i2c_transfer(twl->client->adapter, twl->xfer_msg, 2);
442 mutex_unlock(&twl->xfer_lock);
443
147e0847
AK
444 /* i2c_transfer returns number of messages transferred */
445 if (ret != 2) {
446 pr_err("%s: i2c_read failed to transfer all messages\n",
447 DRIVER_NAME);
448 if (ret < 0)
449 return ret;
450 else
451 return -EIO;
452 } else {
453 return 0;
454 }
a603a7fa 455}
fc7b92fc 456EXPORT_SYMBOL(twl_i2c_read);
a603a7fa
DB
457
458/**
fc7b92fc 459 * twl_i2c_write_u8 - Writes a 8 bit register in TWL4030/TWL5030/TWL60X0
a603a7fa
DB
460 * @mod_no: module number
461 * @value: the value to be written 8 bit
462 * @reg: register address (just offset will do)
463 *
464 * Returns result of operation - 0 is success
465 */
fc7b92fc 466int twl_i2c_write_u8(u8 mod_no, u8 value, u8 reg)
a603a7fa
DB
467{
468
469 /* 2 bytes offset 1 contains the data offset 0 is used by i2c_write */
470 u8 temp_buffer[2] = { 0 };
471 /* offset 1 contains the data */
472 temp_buffer[1] = value;
fc7b92fc 473 return twl_i2c_write(mod_no, temp_buffer, reg, 1);
a603a7fa 474}
fc7b92fc 475EXPORT_SYMBOL(twl_i2c_write_u8);
a603a7fa
DB
476
477/**
fc7b92fc 478 * twl_i2c_read_u8 - Reads a 8 bit register from TWL4030/TWL5030/TWL60X0
a603a7fa
DB
479 * @mod_no: module number
480 * @value: the value read 8 bit
481 * @reg: register address (just offset will do)
482 *
483 * Returns result of operation - 0 is success
484 */
fc7b92fc 485int twl_i2c_read_u8(u8 mod_no, u8 *value, u8 reg)
a603a7fa 486{
fc7b92fc 487 return twl_i2c_read(mod_no, value, reg, 1);
a603a7fa 488}
fc7b92fc 489EXPORT_SYMBOL(twl_i2c_read_u8);
a603a7fa
DB
490
491/*----------------------------------------------------------------------*/
492
ca972d13
L
493/**
494 * twl_read_idcode_register - API to read the IDCODE register.
495 *
496 * Unlocks the IDCODE register and read the 32 bit value.
497 */
498static int twl_read_idcode_register(void)
499{
500 int err;
501
502 err = twl_i2c_write_u8(TWL4030_MODULE_INTBR, TWL_EEPROM_R_UNLOCK,
503 REG_UNLOCK_TEST_REG);
504 if (err) {
505 pr_err("TWL4030 Unable to unlock IDCODE registers -%d\n", err);
506 goto fail;
507 }
508
509 err = twl_i2c_read(TWL4030_MODULE_INTBR, (u8 *)(&twl_idcode),
510 REG_IDCODE_7_0, 4);
511 if (err) {
512 pr_err("TWL4030: unable to read IDCODE -%d\n", err);
513 goto fail;
514 }
515
516 err = twl_i2c_write_u8(TWL4030_MODULE_INTBR, 0x0, REG_UNLOCK_TEST_REG);
517 if (err)
518 pr_err("TWL4030 Unable to relock IDCODE registers -%d\n", err);
519fail:
520 return err;
521}
522
523/**
524 * twl_get_type - API to get TWL Si type.
525 *
526 * Api to get the TWL Si type from IDCODE value.
527 */
528int twl_get_type(void)
529{
530 return TWL_SIL_TYPE(twl_idcode);
531}
532EXPORT_SYMBOL_GPL(twl_get_type);
533
534/**
535 * twl_get_version - API to get TWL Si version.
536 *
537 * Api to get the TWL Si version from IDCODE value.
538 */
539int twl_get_version(void)
540{
541 return TWL_SIL_REV(twl_idcode);
542}
543EXPORT_SYMBOL_GPL(twl_get_version);
544
dad759ff
DB
545static struct device *
546add_numbered_child(unsigned chip, const char *name, int num,
5725d66b
DB
547 void *pdata, unsigned pdata_len,
548 bool can_wakeup, int irq0, int irq1)
a603a7fa 549{
5725d66b 550 struct platform_device *pdev;
fc7b92fc 551 struct twl_client *twl = &twl_modules[chip];
5725d66b
DB
552 int status;
553
dad759ff 554 pdev = platform_device_alloc(name, num);
5725d66b
DB
555 if (!pdev) {
556 dev_dbg(&twl->client->dev, "can't alloc dev\n");
557 status = -ENOMEM;
558 goto err;
559 }
a603a7fa 560
5725d66b
DB
561 device_init_wakeup(&pdev->dev, can_wakeup);
562 pdev->dev.parent = &twl->client->dev;
a603a7fa 563
5725d66b
DB
564 if (pdata) {
565 status = platform_device_add_data(pdev, pdata, pdata_len);
566 if (status < 0) {
567 dev_dbg(&pdev->dev, "can't add platform_data\n");
a603a7fa
DB
568 goto err;
569 }
5725d66b 570 }
a603a7fa 571
5725d66b
DB
572 if (irq0) {
573 struct resource r[2] = {
574 { .start = irq0, .flags = IORESOURCE_IRQ, },
575 { .start = irq1, .flags = IORESOURCE_IRQ, },
576 };
a603a7fa 577
5725d66b 578 status = platform_device_add_resources(pdev, r, irq1 ? 2 : 1);
a603a7fa 579 if (status < 0) {
5725d66b 580 dev_dbg(&pdev->dev, "can't add irqs\n");
a603a7fa
DB
581 goto err;
582 }
583 }
584
5725d66b 585 status = platform_device_add(pdev);
a603a7fa 586
5725d66b
DB
587err:
588 if (status < 0) {
589 platform_device_put(pdev);
590 dev_err(&twl->client->dev, "can't add %s dev\n", name);
591 return ERR_PTR(status);
592 }
593 return &pdev->dev;
594}
a603a7fa 595
dad759ff
DB
596static inline struct device *add_child(unsigned chip, const char *name,
597 void *pdata, unsigned pdata_len,
598 bool can_wakeup, int irq0, int irq1)
599{
600 return add_numbered_child(chip, name, -1, pdata, pdata_len,
601 can_wakeup, irq0, irq1);
602}
603
604static struct device *
605add_regulator_linked(int num, struct regulator_init_data *pdata,
606 struct regulator_consumer_supply *consumers,
607 unsigned num_consumers)
608{
e8deb28c 609 unsigned sub_chip_id;
dad759ff
DB
610 /* regulator framework demands init_data ... */
611 if (!pdata)
612 return NULL;
613
b73eac78 614 if (consumers) {
dad759ff
DB
615 pdata->consumer_supplies = consumers;
616 pdata->num_consumer_supplies = num_consumers;
617 }
618
619 /* NOTE: we currently ignore regulator IRQs, e.g. for short circuits */
e8deb28c
B
620 sub_chip_id = twl_map[TWL_MODULE_PM_MASTER].sid;
621 return add_numbered_child(sub_chip_id, "twl_reg", num,
dad759ff
DB
622 pdata, sizeof(*pdata), false, 0, 0);
623}
624
625static struct device *
626add_regulator(int num, struct regulator_init_data *pdata)
627{
628 return add_regulator_linked(num, pdata, NULL, 0);
629}
630
5725d66b
DB
631/*
632 * NOTE: We know the first 8 IRQs after pdata->base_irq are
633 * for the PIH, and the next are for the PWR_INT SIH, since
634 * that's how twl_init_irq() sets things up.
635 */
a603a7fa 636
dad759ff
DB
637static int
638add_children(struct twl4030_platform_data *pdata, unsigned long features)
5725d66b
DB
639{
640 struct device *child;
e8deb28c 641 unsigned sub_chip_id;
a603a7fa 642
5725d66b 643 if (twl_has_gpio() && pdata->gpio) {
fc7b92fc 644 child = add_child(SUB_CHIP_ID1, "twl4030_gpio",
5725d66b 645 pdata->gpio, sizeof(*pdata->gpio),
fc7b92fc 646 false, pdata->irq_base + GPIO_INTR_OFFSET, 0);
5725d66b
DB
647 if (IS_ERR(child))
648 return PTR_ERR(child);
a603a7fa
DB
649 }
650
651 if (twl_has_keypad() && pdata->keypad) {
fc7b92fc 652 child = add_child(SUB_CHIP_ID2, "twl4030_keypad",
5725d66b 653 pdata->keypad, sizeof(*pdata->keypad),
fc7b92fc 654 true, pdata->irq_base + KEYPAD_INTR_OFFSET, 0);
5725d66b
DB
655 if (IS_ERR(child))
656 return PTR_ERR(child);
a603a7fa
DB
657 }
658
659 if (twl_has_madc() && pdata->madc) {
5725d66b
DB
660 child = add_child(2, "twl4030_madc",
661 pdata->madc, sizeof(*pdata->madc),
fc7b92fc 662 true, pdata->irq_base + MADC_INTR_OFFSET, 0);
5725d66b
DB
663 if (IS_ERR(child))
664 return PTR_ERR(child);
a603a7fa
DB
665 }
666
667 if (twl_has_rtc()) {
a603a7fa 668 /*
5725d66b 669 * REVISIT platform_data here currently might expose the
a603a7fa 670 * "msecure" line ... but for now we just expect board
5725d66b 671 * setup to tell the chip "it's always ok to SET_TIME".
a603a7fa
DB
672 * Eventually, Linux might become more aware of such
673 * HW security concerns, and "least privilege".
674 */
e8deb28c
B
675 sub_chip_id = twl_map[TWL_MODULE_RTC].sid;
676 child = add_child(sub_chip_id, "twl_rtc",
5725d66b 677 NULL, 0,
fc7b92fc 678 true, pdata->irq_base + RTC_INTR_OFFSET, 0);
5725d66b
DB
679 if (IS_ERR(child))
680 return PTR_ERR(child);
a603a7fa
DB
681 }
682
9da66539 683 if (twl_has_usb() && pdata->usb && twl_class_is_4030()) {
f8ebdff0
RQ
684
685 static struct regulator_consumer_supply usb1v5 = {
686 .supply = "usb1v5",
687 };
688 static struct regulator_consumer_supply usb1v8 = {
689 .supply = "usb1v8",
690 };
691 static struct regulator_consumer_supply usb3v1 = {
692 .supply = "usb3v1",
693 };
694
695 /* First add the regulators so that they can be used by transceiver */
696 if (twl_has_regulator()) {
697 /* this is a template that gets copied */
698 struct regulator_init_data usb_fixed = {
699 .constraints.valid_modes_mask =
700 REGULATOR_MODE_NORMAL
701 | REGULATOR_MODE_STANDBY,
702 .constraints.valid_ops_mask =
703 REGULATOR_CHANGE_MODE
704 | REGULATOR_CHANGE_STATUS,
705 };
706
707 child = add_regulator_linked(TWL4030_REG_VUSB1V5,
708 &usb_fixed, &usb1v5, 1);
709 if (IS_ERR(child))
710 return PTR_ERR(child);
711
712 child = add_regulator_linked(TWL4030_REG_VUSB1V8,
713 &usb_fixed, &usb1v8, 1);
714 if (IS_ERR(child))
715 return PTR_ERR(child);
716
717 child = add_regulator_linked(TWL4030_REG_VUSB3V1,
718 &usb_fixed, &usb3v1, 1);
719 if (IS_ERR(child))
720 return PTR_ERR(child);
721
722 }
723
5725d66b
DB
724 child = add_child(0, "twl4030_usb",
725 pdata->usb, sizeof(*pdata->usb),
726 true,
727 /* irq0 = USB_PRES, irq1 = USB */
fc7b92fc
B
728 pdata->irq_base + USB_PRES_INTR_OFFSET,
729 pdata->irq_base + USB_INTR_OFFSET);
f8ebdff0 730
5725d66b
DB
731 if (IS_ERR(child))
732 return PTR_ERR(child);
dad759ff
DB
733
734 /* we need to connect regulators to this transceiver */
f8ebdff0
RQ
735 if (twl_has_regulator() && child) {
736 usb1v5.dev = child;
737 usb1v8.dev = child;
738 usb3v1.dev = child;
739 }
dad759ff 740 }
e70357e3
HH
741 if (twl_has_usb() && pdata->usb && twl_class_is_6030()) {
742
743 static struct regulator_consumer_supply usb3v3 = {
744 .supply = "vusb",
745 };
746
747 if (twl_has_regulator()) {
748 /* this is a template that gets copied */
749 struct regulator_init_data usb_fixed = {
750 .constraints.valid_modes_mask =
751 REGULATOR_MODE_NORMAL
752 | REGULATOR_MODE_STANDBY,
753 .constraints.valid_ops_mask =
754 REGULATOR_CHANGE_MODE
755 | REGULATOR_CHANGE_STATUS,
756 };
757
758 child = add_regulator_linked(TWL6030_REG_VUSB,
759 &usb_fixed, &usb3v3, 1);
760 if (IS_ERR(child))
761 return PTR_ERR(child);
762 }
763
764 child = add_child(0, "twl6030_usb",
765 pdata->usb, sizeof(*pdata->usb),
766 true,
767 /* irq1 = VBUS_PRES, irq0 = USB ID */
768 pdata->irq_base + USBOTG_INTR_OFFSET,
769 pdata->irq_base + USB_PRES_INTR_OFFSET);
770
771 if (IS_ERR(child))
772 return PTR_ERR(child);
773 /* we need to connect regulators to this transceiver */
774 if (twl_has_regulator() && child)
775 usb3v3.dev = child;
776
777 }
dad759ff 778
153617fd 779 if (twl_has_watchdog() && twl_class_is_4030()) {
80e45b1e
TK
780 child = add_child(0, "twl4030_wdt", NULL, 0, false, 0, 0);
781 if (IS_ERR(child))
9c3664dd
FB
782 return PTR_ERR(child);
783 }
784
153617fd 785 if (twl_has_pwrbutton() && twl_class_is_4030()) {
9c3664dd
FB
786 child = add_child(1, "twl4030_pwrbutton",
787 NULL, 0, true, pdata->irq_base + 8 + 0, 0);
788 if (IS_ERR(child))
80e45b1e
TK
789 return PTR_ERR(child);
790 }
791
d62abe56
MLC
792 if (twl_has_codec() && pdata->codec && twl_class_is_4030()) {
793 sub_chip_id = twl_map[TWL_MODULE_AUDIO_VOICE].sid;
f0fba2ad 794 child = add_child(sub_chip_id, "twl4030-audio",
d62abe56
MLC
795 pdata->codec, sizeof(*pdata->codec),
796 false, 0, 0);
797 if (IS_ERR(child))
798 return PTR_ERR(child);
799 }
800
f0fba2ad 801 /* Phoenix codec driver is probed directly atm */
d62abe56
MLC
802 if (twl_has_codec() && pdata->codec && twl_class_is_6030()) {
803 sub_chip_id = twl_map[TWL_MODULE_AUDIO_VOICE].sid;
f0fba2ad 804 child = add_child(sub_chip_id, "twl6040-codec",
0b83ddeb
PU
805 pdata->codec, sizeof(*pdata->codec),
806 false, 0, 0);
807 if (IS_ERR(child))
808 return PTR_ERR(child);
809 }
810
9da66539
RN
811 /* twl4030 regulators */
812 if (twl_has_regulator() && twl_class_is_4030()) {
dad759ff
DB
813 child = add_regulator(TWL4030_REG_VPLL1, pdata->vpll1);
814 if (IS_ERR(child))
815 return PTR_ERR(child);
ab4abe05
JKS
816
817 child = add_regulator(TWL4030_REG_VIO, pdata->vio);
818 if (IS_ERR(child))
819 return PTR_ERR(child);
820
821 child = add_regulator(TWL4030_REG_VDD1, pdata->vdd1);
822 if (IS_ERR(child))
823 return PTR_ERR(child);
824
825 child = add_regulator(TWL4030_REG_VDD2, pdata->vdd2);
826 if (IS_ERR(child))
827 return PTR_ERR(child);
dad759ff
DB
828
829 child = add_regulator(TWL4030_REG_VMMC1, pdata->vmmc1);
830 if (IS_ERR(child))
831 return PTR_ERR(child);
832
833 child = add_regulator(TWL4030_REG_VDAC, pdata->vdac);
834 if (IS_ERR(child))
835 return PTR_ERR(child);
836
837 child = add_regulator((features & TWL4030_VAUX2)
838 ? TWL4030_REG_VAUX2_4030
839 : TWL4030_REG_VAUX2,
840 pdata->vaux2);
841 if (IS_ERR(child))
842 return PTR_ERR(child);
ab4abe05
JKS
843
844 child = add_regulator(TWL4030_REG_VINTANA1, pdata->vintana1);
845 if (IS_ERR(child))
846 return PTR_ERR(child);
847
848 child = add_regulator(TWL4030_REG_VINTANA2, pdata->vintana2);
849 if (IS_ERR(child))
850 return PTR_ERR(child);
851
852 child = add_regulator(TWL4030_REG_VINTDIG, pdata->vintdig);
853 if (IS_ERR(child))
854 return PTR_ERR(child);
dad759ff
DB
855 }
856
dad759ff 857 /* maybe add LDOs that are omitted on cost-reduced parts */
9da66539
RN
858 if (twl_has_regulator() && !(features & TPS_SUBSET)
859 && twl_class_is_4030()) {
dad759ff
DB
860 child = add_regulator(TWL4030_REG_VPLL2, pdata->vpll2);
861 if (IS_ERR(child))
862 return PTR_ERR(child);
dad759ff
DB
863
864 child = add_regulator(TWL4030_REG_VMMC2, pdata->vmmc2);
865 if (IS_ERR(child))
866 return PTR_ERR(child);
867
868 child = add_regulator(TWL4030_REG_VSIM, pdata->vsim);
869 if (IS_ERR(child))
870 return PTR_ERR(child);
871
872 child = add_regulator(TWL4030_REG_VAUX1, pdata->vaux1);
873 if (IS_ERR(child))
874 return PTR_ERR(child);
875
876 child = add_regulator(TWL4030_REG_VAUX3, pdata->vaux3);
877 if (IS_ERR(child))
878 return PTR_ERR(child);
879
880 child = add_regulator(TWL4030_REG_VAUX4, pdata->vaux4);
881 if (IS_ERR(child))
882 return PTR_ERR(child);
a603a7fa
DB
883 }
884
9da66539
RN
885 /* twl6030 regulators */
886 if (twl_has_regulator() && twl_class_is_6030()) {
887 child = add_regulator(TWL6030_REG_VMMC, pdata->vmmc);
888 if (IS_ERR(child))
889 return PTR_ERR(child);
890
891 child = add_regulator(TWL6030_REG_VPP, pdata->vpp);
892 if (IS_ERR(child))
893 return PTR_ERR(child);
894
895 child = add_regulator(TWL6030_REG_VUSIM, pdata->vusim);
896 if (IS_ERR(child))
897 return PTR_ERR(child);
898
899 child = add_regulator(TWL6030_REG_VANA, pdata->vana);
900 if (IS_ERR(child))
901 return PTR_ERR(child);
902
903 child = add_regulator(TWL6030_REG_VCXIO, pdata->vcxio);
904 if (IS_ERR(child))
905 return PTR_ERR(child);
906
907 child = add_regulator(TWL6030_REG_VDAC, pdata->vdac);
908 if (IS_ERR(child))
909 return PTR_ERR(child);
910
9da66539
RN
911 child = add_regulator(TWL6030_REG_VAUX1_6030, pdata->vaux1);
912 if (IS_ERR(child))
913 return PTR_ERR(child);
914
915 child = add_regulator(TWL6030_REG_VAUX2_6030, pdata->vaux2);
916 if (IS_ERR(child))
917 return PTR_ERR(child);
918
919 child = add_regulator(TWL6030_REG_VAUX3_6030, pdata->vaux3);
920 if (IS_ERR(child))
921 return PTR_ERR(child);
8e6de4a3
B
922
923 child = add_regulator(TWL6030_REG_CLK32KG, pdata->clk32kg);
924 if (IS_ERR(child))
925 return PTR_ERR(child);
9da66539
RN
926 }
927
11c39c4b
GI
928 if (twl_has_bci() && pdata->bci &&
929 !(features & (TPS_SUBSET | TWL5031))) {
930 child = add_child(3, "twl4030_bci",
931 pdata->bci, sizeof(*pdata->bci), false,
932 /* irq0 = CHG_PRES, irq1 = BCI */
933 pdata->irq_base + BCI_PRES_INTR_OFFSET,
934 pdata->irq_base + BCI_INTR_OFFSET);
935 if (IS_ERR(child))
936 return PTR_ERR(child);
937 }
938
5725d66b 939 return 0;
a603a7fa
DB
940}
941
942/*----------------------------------------------------------------------*/
943
944/*
945 * These three functions initialize the on-chip clock framework,
946 * letting it generate the right frequencies for USB, MADC, and
947 * other purposes.
948 */
949static inline int __init protect_pm_master(void)
950{
951 int e = 0;
952
49e6f87e
FB
953 e = twl_i2c_write_u8(TWL4030_MODULE_PM_MASTER, 0,
954 TWL4030_PM_MASTER_PROTECT_KEY);
a603a7fa
DB
955 return e;
956}
957
958static inline int __init unprotect_pm_master(void)
959{
960 int e = 0;
961
49e6f87e
FB
962 e |= twl_i2c_write_u8(TWL4030_MODULE_PM_MASTER,
963 TWL4030_PM_MASTER_KEY_CFG1,
964 TWL4030_PM_MASTER_PROTECT_KEY);
965 e |= twl_i2c_write_u8(TWL4030_MODULE_PM_MASTER,
966 TWL4030_PM_MASTER_KEY_CFG2,
967 TWL4030_PM_MASTER_PROTECT_KEY);
968
a603a7fa
DB
969 return e;
970}
971
38a68496
IK
972static void clocks_init(struct device *dev,
973 struct twl4030_clock_init_data *clock)
a603a7fa
DB
974{
975 int e = 0;
976 struct clk *osc;
977 u32 rate;
978 u8 ctrl = HFCLK_FREQ_26_MHZ;
979
980#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
981 if (cpu_is_omap2430())
e6b50c8d 982 osc = clk_get(dev, "osc_ck");
a603a7fa 983 else
e6b50c8d 984 osc = clk_get(dev, "osc_sys_ck");
6354ab5c 985
a603a7fa 986 if (IS_ERR(osc)) {
fc7b92fc 987 printk(KERN_WARNING "Skipping twl internal clock init and "
a603a7fa
DB
988 "using bootloader value (unknown osc rate)\n");
989 return;
990 }
991
992 rate = clk_get_rate(osc);
993 clk_put(osc);
994
6354ab5c
SO
995#else
996 /* REVISIT for non-OMAP systems, pass the clock rate from
997 * board init code, using platform_data.
998 */
999 osc = ERR_PTR(-EIO);
1000
fc7b92fc 1001 printk(KERN_WARNING "Skipping twl internal clock init and "
6354ab5c
SO
1002 "using bootloader value (unknown osc rate)\n");
1003
1004 return;
1005#endif
1006
a603a7fa
DB
1007 switch (rate) {
1008 case 19200000:
1009 ctrl = HFCLK_FREQ_19p2_MHZ;
1010 break;
1011 case 26000000:
1012 ctrl = HFCLK_FREQ_26_MHZ;
1013 break;
1014 case 38400000:
1015 ctrl = HFCLK_FREQ_38p4_MHZ;
1016 break;
1017 }
1018
1019 ctrl |= HIGH_PERF_SQ;
38a68496
IK
1020 if (clock && clock->ck32k_lowpwr_enable)
1021 ctrl |= CK32K_LOWPWR_EN;
1022
a603a7fa
DB
1023 e |= unprotect_pm_master();
1024 /* effect->MADC+USB ck en */
fc7b92fc 1025 e |= twl_i2c_write_u8(TWL_MODULE_PM_MASTER, ctrl, R_CFG_BOOT);
a603a7fa
DB
1026 e |= protect_pm_master();
1027
1028 if (e < 0)
1029 pr_err("%s: clock init err [%d]\n", DRIVER_NAME, e);
1030}
1031
1032/*----------------------------------------------------------------------*/
1033
e8deb28c
B
1034int twl4030_init_irq(int irq_num, unsigned irq_base, unsigned irq_end);
1035int twl4030_exit_irq(void);
1036int twl4030_init_chip_irq(const char *chip);
1037int twl6030_init_irq(int irq_num, unsigned irq_base, unsigned irq_end);
1038int twl6030_exit_irq(void);
a603a7fa 1039
fc7b92fc 1040static int twl_remove(struct i2c_client *client)
a603a7fa
DB
1041{
1042 unsigned i;
a30d46c0 1043 int status;
a603a7fa 1044
e8deb28c
B
1045 if (twl_class_is_4030())
1046 status = twl4030_exit_irq();
1047 else
1048 status = twl6030_exit_irq();
1049
a30d46c0
DB
1050 if (status < 0)
1051 return status;
a603a7fa 1052
fc7b92fc
B
1053 for (i = 0; i < TWL_NUM_SLAVES; i++) {
1054 struct twl_client *twl = &twl_modules[i];
a603a7fa
DB
1055
1056 if (twl->client && twl->client != client)
1057 i2c_unregister_device(twl->client);
fc7b92fc 1058 twl_modules[i].client = NULL;
a603a7fa
DB
1059 }
1060 inuse = false;
1061 return 0;
1062}
1063
1064/* NOTE: this driver only handles a single twl4030/tps659x0 chip */
5b9cecd6 1065static int __devinit
fc7b92fc 1066twl_probe(struct i2c_client *client, const struct i2c_device_id *id)
a603a7fa
DB
1067{
1068 int status;
1069 unsigned i;
1070 struct twl4030_platform_data *pdata = client->dev.platform_data;
a29aaf55 1071 u8 temp;
ca972d13 1072 int ret = 0;
a603a7fa
DB
1073
1074 if (!pdata) {
1075 dev_dbg(&client->dev, "no platform data?\n");
1076 return -EINVAL;
1077 }
1078
1079 if (i2c_check_functionality(client->adapter, I2C_FUNC_I2C) == 0) {
1080 dev_dbg(&client->dev, "can't talk I2C?\n");
1081 return -EIO;
1082 }
1083
a30d46c0 1084 if (inuse) {
a603a7fa
DB
1085 dev_dbg(&client->dev, "driver is already in use\n");
1086 return -EBUSY;
1087 }
1088
fc7b92fc
B
1089 for (i = 0; i < TWL_NUM_SLAVES; i++) {
1090 struct twl_client *twl = &twl_modules[i];
a603a7fa
DB
1091
1092 twl->address = client->addr + i;
1093 if (i == 0)
1094 twl->client = client;
1095 else {
1096 twl->client = i2c_new_dummy(client->adapter,
1097 twl->address);
1098 if (!twl->client) {
a8643430 1099 dev_err(&client->dev,
a603a7fa
DB
1100 "can't attach client %d\n", i);
1101 status = -ENOMEM;
1102 goto fail;
1103 }
a603a7fa
DB
1104 }
1105 mutex_init(&twl->xfer_lock);
1106 }
1107 inuse = true;
e8deb28c
B
1108 if ((id->driver_data) & TWL6030_CLASS) {
1109 twl_id = TWL6030_CLASS_ID;
1110 twl_map = &twl6030_map[0];
1111 } else {
1112 twl_id = TWL4030_CLASS_ID;
1113 twl_map = &twl4030_map[0];
1114 }
a603a7fa
DB
1115
1116 /* setup clock framework */
38a68496 1117 clocks_init(&client->dev, pdata->clock);
a603a7fa 1118
ca972d13
L
1119 /* read TWL IDCODE Register */
1120 if (twl_id == TWL4030_CLASS_ID) {
1121 ret = twl_read_idcode_register();
1122 WARN(ret < 0, "Error: reading twl_idcode register value\n");
1123 }
1124
ebf0bd36
AK
1125 /* load power event scripts */
1126 if (twl_has_power() && pdata->power)
1127 twl4030_power_init(pdata->power);
1128
a603a7fa
DB
1129 /* Maybe init the T2 Interrupt subsystem */
1130 if (client->irq
1131 && pdata->irq_base
1132 && pdata->irq_end > pdata->irq_base) {
e8deb28c
B
1133 if (twl_class_is_4030()) {
1134 twl4030_init_chip_irq(id->name);
1135 status = twl4030_init_irq(client->irq, pdata->irq_base,
1136 pdata->irq_end);
1137 } else {
1138 status = twl6030_init_irq(client->irq, pdata->irq_base,
1139 pdata->irq_end);
1140 }
1141
a30d46c0
DB
1142 if (status < 0)
1143 goto fail;
a603a7fa
DB
1144 }
1145
a29aaf55
MS
1146 /* Disable TWL4030/TWL5030 I2C Pull-up on I2C1 and I2C4(SR) interface.
1147 * Program I2C_SCL_CTRL_PU(bit 0)=0, I2C_SDA_CTRL_PU (bit 2)=0,
1148 * SR_I2C_SCL_CTRL_PU(bit 4)=0 and SR_I2C_SDA_CTRL_PU(bit 6)=0.
1149 */
1150
1151 if (twl_class_is_4030()) {
1152 twl_i2c_read_u8(TWL4030_MODULE_INTBR, &temp, REG_GPPUPDCTR1);
1153 temp &= ~(SR_I2C_SDA_CTRL_PU | SR_I2C_SCL_CTRL_PU | \
1154 I2C_SDA_CTRL_PU | I2C_SCL_CTRL_PU);
1155 twl_i2c_write_u8(TWL4030_MODULE_INTBR, temp, REG_GPPUPDCTR1);
1156 }
1157
dad759ff 1158 status = add_children(pdata, id->driver_data);
a603a7fa
DB
1159fail:
1160 if (status < 0)
fc7b92fc 1161 twl_remove(client);
a603a7fa
DB
1162 return status;
1163}
1164
fc7b92fc 1165static const struct i2c_device_id twl_ids[] = {
dad759ff
DB
1166 { "twl4030", TWL4030_VAUX2 }, /* "Triton 2" */
1167 { "twl5030", 0 }, /* T2 updated */
1920a61e 1168 { "twl5031", TWL5031 }, /* TWL5030 updated */
dad759ff
DB
1169 { "tps65950", 0 }, /* catalog version of twl5030 */
1170 { "tps65930", TPS_SUBSET }, /* fewer LDOs and DACs; no charger */
1171 { "tps65920", TPS_SUBSET }, /* fewer LDOs; no codec or charger */
e8deb28c 1172 { "twl6030", TWL6030_CLASS }, /* "Phoenix power chip" */
a603a7fa
DB
1173 { /* end of list */ },
1174};
fc7b92fc 1175MODULE_DEVICE_TABLE(i2c, twl_ids);
a603a7fa
DB
1176
1177/* One Client Driver , 4 Clients */
fc7b92fc 1178static struct i2c_driver twl_driver = {
a603a7fa 1179 .driver.name = DRIVER_NAME,
fc7b92fc
B
1180 .id_table = twl_ids,
1181 .probe = twl_probe,
1182 .remove = twl_remove,
a603a7fa
DB
1183};
1184
fc7b92fc 1185static int __init twl_init(void)
a603a7fa 1186{
fc7b92fc 1187 return i2c_add_driver(&twl_driver);
a603a7fa 1188}
fc7b92fc 1189subsys_initcall(twl_init);
a603a7fa 1190
fc7b92fc 1191static void __exit twl_exit(void)
a603a7fa 1192{
fc7b92fc 1193 i2c_del_driver(&twl_driver);
a603a7fa 1194}
fc7b92fc 1195module_exit(twl_exit);
a603a7fa
DB
1196
1197MODULE_AUTHOR("Texas Instruments, Inc.");
fc7b92fc 1198MODULE_DESCRIPTION("I2C Core interface for TWL");
a603a7fa 1199MODULE_LICENSE("GPL");