]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/misc/cxl/pci.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
cxl: Fix unbalanced pci_dev_get in cxl_probe
[mirror_ubuntu-zesty-kernel.git] / drivers / misc / cxl / pci.c
CommitLineData
f204e0b8
IM		 1/*
2 * Copyright 2014 IBM Corp.
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * as published by the Free Software Foundation; either version
7 * 2 of the License, or (at your option) any later version.
8 */
9
10#include <linux/pci_regs.h>
11#include <linux/pci_ids.h>
12#include <linux/device.h>
13#include <linux/module.h>
14#include <linux/kernel.h>
15#include <linux/slab.h>
16#include <linux/sort.h>
17#include <linux/pci.h>
18#include <linux/of.h>
19#include <linux/delay.h>
20#include <asm/opal.h>
21#include <asm/msi_bitmap.h>
22#include <asm/pci-bridge.h> /* for struct pci_controller */
23#include <asm/pnv-pci.h>
62fa19d4 24#include <asm/io.h>
f204e0b8
IM		 25
26#include "cxl.h"
9e8df8a2 27#include <misc/cxl.h>
f204e0b8
IM		 28
29
30#define CXL_PCI_VSEC_ID 0x1280
31#define CXL_VSEC_MIN_SIZE 0x80
32
33#define CXL_READ_VSEC_LENGTH(dev, vsec, dest) \
34 { \
35 pci_read_config_word(dev, vsec + 0x6, dest); \
36 *dest >>= 4; \
37 }
38#define CXL_READ_VSEC_NAFUS(dev, vsec, dest) \
39 pci_read_config_byte(dev, vsec + 0x8, dest)
40
41#define CXL_READ_VSEC_STATUS(dev, vsec, dest) \
42 pci_read_config_byte(dev, vsec + 0x9, dest)
43#define CXL_STATUS_SECOND_PORT 0x80
44#define CXL_STATUS_MSI_X_FULL 0x40
45#define CXL_STATUS_MSI_X_SINGLE 0x20
46#define CXL_STATUS_FLASH_RW 0x08
47#define CXL_STATUS_FLASH_RO 0x04
48#define CXL_STATUS_LOADABLE_AFU 0x02
49#define CXL_STATUS_LOADABLE_PSL 0x01
50/* If we see these features we won't try to use the card */
51#define CXL_UNSUPPORTED_FEATURES \
52 (CXL_STATUS_MSI_X_FULL | CXL_STATUS_MSI_X_SINGLE)
53
54#define CXL_READ_VSEC_MODE_CONTROL(dev, vsec, dest) \
55 pci_read_config_byte(dev, vsec + 0xa, dest)
56#define CXL_WRITE_VSEC_MODE_CONTROL(dev, vsec, val) \
57 pci_write_config_byte(dev, vsec + 0xa, val)
58#define CXL_VSEC_PROTOCOL_MASK 0xe0
59#define CXL_VSEC_PROTOCOL_1024TB 0x80
60#define CXL_VSEC_PROTOCOL_512TB 0x40
61#define CXL_VSEC_PROTOCOL_256TB 0x20 /* Power 8 uses this */
62#define CXL_VSEC_PROTOCOL_ENABLE 0x01
63
64#define CXL_READ_VSEC_PSL_REVISION(dev, vsec, dest) \
65 pci_read_config_word(dev, vsec + 0xc, dest)
66#define CXL_READ_VSEC_CAIA_MINOR(dev, vsec, dest) \
67 pci_read_config_byte(dev, vsec + 0xe, dest)
68#define CXL_READ_VSEC_CAIA_MAJOR(dev, vsec, dest) \
69 pci_read_config_byte(dev, vsec + 0xf, dest)
70#define CXL_READ_VSEC_BASE_IMAGE(dev, vsec, dest) \
71 pci_read_config_word(dev, vsec + 0x10, dest)
72
73#define CXL_READ_VSEC_IMAGE_STATE(dev, vsec, dest) \
74 pci_read_config_byte(dev, vsec + 0x13, dest)
75#define CXL_WRITE_VSEC_IMAGE_STATE(dev, vsec, val) \
76 pci_write_config_byte(dev, vsec + 0x13, val)
77#define CXL_VSEC_USER_IMAGE_LOADED 0x80 /* RO */
78#define CXL_VSEC_PERST_LOADS_IMAGE 0x20 /* RW */
79#define CXL_VSEC_PERST_SELECT_USER 0x10 /* RW */
80
81#define CXL_READ_VSEC_AFU_DESC_OFF(dev, vsec, dest) \
82 pci_read_config_dword(dev, vsec + 0x20, dest)
83#define CXL_READ_VSEC_AFU_DESC_SIZE(dev, vsec, dest) \
84 pci_read_config_dword(dev, vsec + 0x24, dest)
85#define CXL_READ_VSEC_PS_OFF(dev, vsec, dest) \
86 pci_read_config_dword(dev, vsec + 0x28, dest)
87#define CXL_READ_VSEC_PS_SIZE(dev, vsec, dest) \
88 pci_read_config_dword(dev, vsec + 0x2c, dest)
89
90
91/* This works a little different than the p1/p2 register accesses to make it
92 * easier to pull out individual fields */
93#define AFUD_READ(afu, off) in_be64(afu->afu_desc_mmio + off)
bfcdc8ff 94#define AFUD_READ_LE(afu, off) in_le64(afu->afu_desc_mmio + off)
f204e0b8
IM		 95#define EXTRACT_PPC_BIT(val, bit) (!!(val & PPC_BIT(bit)))
96#define EXTRACT_PPC_BITS(val, bs, be) ((val & PPC_BITMASK(bs, be)) >> PPC_BITLSHIFT(be))
97
98#define AFUD_READ_INFO(afu) AFUD_READ(afu, 0x0)
99#define AFUD_NUM_INTS_PER_PROC(val) EXTRACT_PPC_BITS(val, 0, 15)
100#define AFUD_NUM_PROCS(val) EXTRACT_PPC_BITS(val, 16, 31)
101#define AFUD_NUM_CRS(val) EXTRACT_PPC_BITS(val, 32, 47)
102#define AFUD_MULTIMODE(val) EXTRACT_PPC_BIT(val, 48)
103#define AFUD_PUSH_BLOCK_TRANSFER(val) EXTRACT_PPC_BIT(val, 55)
104#define AFUD_DEDICATED_PROCESS(val) EXTRACT_PPC_BIT(val, 59)
105#define AFUD_AFU_DIRECTED(val) EXTRACT_PPC_BIT(val, 61)
106#define AFUD_TIME_SLICED(val) EXTRACT_PPC_BIT(val, 63)
107#define AFUD_READ_CR(afu) AFUD_READ(afu, 0x20)
108#define AFUD_CR_LEN(val) EXTRACT_PPC_BITS(val, 8, 63)
109#define AFUD_READ_CR_OFF(afu) AFUD_READ(afu, 0x28)
110#define AFUD_READ_PPPSA(afu) AFUD_READ(afu, 0x30)
111#define AFUD_PPPSA_PP(val) EXTRACT_PPC_BIT(val, 6)
112#define AFUD_PPPSA_PSA(val) EXTRACT_PPC_BIT(val, 7)
113#define AFUD_PPPSA_LEN(val) EXTRACT_PPC_BITS(val, 8, 63)
114#define AFUD_READ_PPPSA_OFF(afu) AFUD_READ(afu, 0x38)
115#define AFUD_READ_EB(afu) AFUD_READ(afu, 0x40)
116#define AFUD_EB_LEN(val) EXTRACT_PPC_BITS(val, 8, 63)
117#define AFUD_READ_EB_OFF(afu) AFUD_READ(afu, 0x48)
118
b087e619
IM		 119u16 cxl_afu_cr_read16(struct cxl_afu *afu, int cr, u64 off)
120{
121 u64 aligned_off = off & ~0x3L;
122 u32 val;
123
124 val = cxl_afu_cr_read32(afu, cr, aligned_off);
125 return (val >> ((off & 0x2) * 8)) & 0xffff;
126}
127
128u8 cxl_afu_cr_read8(struct cxl_afu *afu, int cr, u64 off)
129{
130 u64 aligned_off = off & ~0x3L;
131 u32 val;
132
133 val = cxl_afu_cr_read32(afu, cr, aligned_off);
134 return (val >> ((off & 0x3) * 8)) & 0xff;
135}
136
f47f966f 137static const struct pci_device_id cxl_pci_tbl[] = {
f204e0b8
IM		 138 { PCI_DEVICE(PCI_VENDOR_ID_IBM, 0x0477), },
139 { PCI_DEVICE(PCI_VENDOR_ID_IBM, 0x044b), },
140 { PCI_DEVICE(PCI_VENDOR_ID_IBM, 0x04cf), },
141 { PCI_DEVICE_CLASS(0x120000, ~0), },
142
143 { }
144};
145MODULE_DEVICE_TABLE(pci, cxl_pci_tbl);
146
147
148/*
149 * Mostly using these wrappers to avoid confusion:
150 * priv 1 is BAR2, while priv 2 is BAR0
151 */
152static inline resource_size_t p1_base(struct pci_dev *dev)
153{
154 return pci_resource_start(dev, 2);
155}
156
157static inline resource_size_t p1_size(struct pci_dev *dev)
158{
159 return pci_resource_len(dev, 2);
160}
161
162static inline resource_size_t p2_base(struct pci_dev *dev)
163{
164 return pci_resource_start(dev, 0);
165}
166
167static inline resource_size_t p2_size(struct pci_dev *dev)
168{
169 return pci_resource_len(dev, 0);
170}
171
172static int find_cxl_vsec(struct pci_dev *dev)
173{
174 int vsec = 0;
175 u16 val;
176
177 while ((vsec = pci_find_next_ext_capability(dev, vsec, PCI_EXT_CAP_ID_VNDR))) {
178 pci_read_config_word(dev, vsec + 0x4, &val);
179 if (val == CXL_PCI_VSEC_ID)
180 return vsec;
181 }
182 return 0;
183
184}
185
186static void dump_cxl_config_space(struct pci_dev *dev)
187{
188 int vsec;
189 u32 val;
190
191 dev_info(&dev->dev, "dump_cxl_config_space\n");
192
193 pci_read_config_dword(dev, PCI_BASE_ADDRESS_0, &val);
194 dev_info(&dev->dev, "BAR0: %#.8x\n", val);
195 pci_read_config_dword(dev, PCI_BASE_ADDRESS_1, &val);
196 dev_info(&dev->dev, "BAR1: %#.8x\n", val);
197 pci_read_config_dword(dev, PCI_BASE_ADDRESS_2, &val);
198 dev_info(&dev->dev, "BAR2: %#.8x\n", val);
199 pci_read_config_dword(dev, PCI_BASE_ADDRESS_3, &val);
200 dev_info(&dev->dev, "BAR3: %#.8x\n", val);
201 pci_read_config_dword(dev, PCI_BASE_ADDRESS_4, &val);
202 dev_info(&dev->dev, "BAR4: %#.8x\n", val);
203 pci_read_config_dword(dev, PCI_BASE_ADDRESS_5, &val);
204 dev_info(&dev->dev, "BAR5: %#.8x\n", val);
205
206 dev_info(&dev->dev, "p1 regs: %#llx, len: %#llx\n",
207 p1_base(dev), p1_size(dev));
208 dev_info(&dev->dev, "p2 regs: %#llx, len: %#llx\n",
f2931069 209 p2_base(dev), p2_size(dev));
f204e0b8
IM		 210 dev_info(&dev->dev, "BAR 4/5: %#llx, len: %#llx\n",
211 pci_resource_start(dev, 4), pci_resource_len(dev, 4));
212
213 if (!(vsec = find_cxl_vsec(dev)))
214 return;
215
216#define show_reg(name, what) \
217 dev_info(&dev->dev, "cxl vsec: %30s: %#x\n", name, what)
218
219 pci_read_config_dword(dev, vsec + 0x0, &val);
220 show_reg("Cap ID", (val >> 0) & 0xffff);
221 show_reg("Cap Ver", (val >> 16) & 0xf);
222 show_reg("Next Cap Ptr", (val >> 20) & 0xfff);
223 pci_read_config_dword(dev, vsec + 0x4, &val);
224 show_reg("VSEC ID", (val >> 0) & 0xffff);
225 show_reg("VSEC Rev", (val >> 16) & 0xf);
226 show_reg("VSEC Length", (val >> 20) & 0xfff);
227 pci_read_config_dword(dev, vsec + 0x8, &val);
228 show_reg("Num AFUs", (val >> 0) & 0xff);
229 show_reg("Status", (val >> 8) & 0xff);
230 show_reg("Mode Control", (val >> 16) & 0xff);
231 show_reg("Reserved", (val >> 24) & 0xff);
232 pci_read_config_dword(dev, vsec + 0xc, &val);
233 show_reg("PSL Rev", (val >> 0) & 0xffff);
234 show_reg("CAIA Ver", (val >> 16) & 0xffff);
235 pci_read_config_dword(dev, vsec + 0x10, &val);
236 show_reg("Base Image Rev", (val >> 0) & 0xffff);
237 show_reg("Reserved", (val >> 16) & 0x0fff);
238 show_reg("Image Control", (val >> 28) & 0x3);
239 show_reg("Reserved", (val >> 30) & 0x1);
240 show_reg("Image Loaded", (val >> 31) & 0x1);
241
242 pci_read_config_dword(dev, vsec + 0x14, &val);
243 show_reg("Reserved", val);
244 pci_read_config_dword(dev, vsec + 0x18, &val);
245 show_reg("Reserved", val);
246 pci_read_config_dword(dev, vsec + 0x1c, &val);
247 show_reg("Reserved", val);
248
249 pci_read_config_dword(dev, vsec + 0x20, &val);
250 show_reg("AFU Descriptor Offset", val);
251 pci_read_config_dword(dev, vsec + 0x24, &val);
252 show_reg("AFU Descriptor Size", val);
253 pci_read_config_dword(dev, vsec + 0x28, &val);
254 show_reg("Problem State Offset", val);
255 pci_read_config_dword(dev, vsec + 0x2c, &val);
256 show_reg("Problem State Size", val);
257
258 pci_read_config_dword(dev, vsec + 0x30, &val);
259 show_reg("Reserved", val);
260 pci_read_config_dword(dev, vsec + 0x34, &val);
261 show_reg("Reserved", val);
262 pci_read_config_dword(dev, vsec + 0x38, &val);
263 show_reg("Reserved", val);
264 pci_read_config_dword(dev, vsec + 0x3c, &val);
265 show_reg("Reserved", val);
266
267 pci_read_config_dword(dev, vsec + 0x40, &val);
268 show_reg("PSL Programming Port", val);
269 pci_read_config_dword(dev, vsec + 0x44, &val);
270 show_reg("PSL Programming Control", val);
271
272 pci_read_config_dword(dev, vsec + 0x48, &val);
273 show_reg("Reserved", val);
274 pci_read_config_dword(dev, vsec + 0x4c, &val);
275 show_reg("Reserved", val);
276
277 pci_read_config_dword(dev, vsec + 0x50, &val);
278 show_reg("Flash Address Register", val);
279 pci_read_config_dword(dev, vsec + 0x54, &val);
280 show_reg("Flash Size Register", val);
281 pci_read_config_dword(dev, vsec + 0x58, &val);
282 show_reg("Flash Status/Control Register", val);
283 pci_read_config_dword(dev, vsec + 0x58, &val);
284 show_reg("Flash Data Port", val);
285
286#undef show_reg
287}
288
289static void dump_afu_descriptor(struct cxl_afu *afu)
290{
bfcdc8ff
MN		 291 u64 val, afu_cr_num, afu_cr_off, afu_cr_len;
292 int i;
f204e0b8
IM		 293
294#define show_reg(name, what) \
295 dev_info(&afu->dev, "afu desc: %30s: %#llx\n", name, what)
296
297 val = AFUD_READ_INFO(afu);
298 show_reg("num_ints_per_process", AFUD_NUM_INTS_PER_PROC(val));
299 show_reg("num_of_processes", AFUD_NUM_PROCS(val));
300 show_reg("num_of_afu_CRs", AFUD_NUM_CRS(val));
301 show_reg("req_prog_mode", val & 0xffffULL);
bfcdc8ff 302 afu_cr_num = AFUD_NUM_CRS(val);
f204e0b8
IM		 303
304 val = AFUD_READ(afu, 0x8);
305 show_reg("Reserved", val);
306 val = AFUD_READ(afu, 0x10);
307 show_reg("Reserved", val);
308 val = AFUD_READ(afu, 0x18);
309 show_reg("Reserved", val);
310
311 val = AFUD_READ_CR(afu);
312 show_reg("Reserved", (val >> (63-7)) & 0xff);
313 show_reg("AFU_CR_len", AFUD_CR_LEN(val));
bfcdc8ff 314 afu_cr_len = AFUD_CR_LEN(val) * 256;
f204e0b8
IM		 315
316 val = AFUD_READ_CR_OFF(afu);
bfcdc8ff 317 afu_cr_off = val;
f204e0b8
IM		 318 show_reg("AFU_CR_offset", val);
319
320 val = AFUD_READ_PPPSA(afu);
321 show_reg("PerProcessPSA_control", (val >> (63-7)) & 0xff);
322 show_reg("PerProcessPSA Length", AFUD_PPPSA_LEN(val));
323
324 val = AFUD_READ_PPPSA_OFF(afu);
325 show_reg("PerProcessPSA_offset", val);
326
327 val = AFUD_READ_EB(afu);
328 show_reg("Reserved", (val >> (63-7)) & 0xff);
329 show_reg("AFU_EB_len", AFUD_EB_LEN(val));
330
331 val = AFUD_READ_EB_OFF(afu);
332 show_reg("AFU_EB_offset", val);
333
bfcdc8ff
MN		 334 for (i = 0; i < afu_cr_num; i++) {
335 val = AFUD_READ_LE(afu, afu_cr_off + i * afu_cr_len);
336 show_reg("CR Vendor", val & 0xffff);
337 show_reg("CR Device", (val >> 16) & 0xffff);
338 }
f204e0b8
IM		 339#undef show_reg
340}
341
342static int init_implementation_adapter_regs(struct cxl *adapter, struct pci_dev *dev)
343{
344 struct device_node *np;
345 const __be32 *prop;
346 u64 psl_dsnctl;
347 u64 chipid;
348
6f963ec2 349 if (!(np = pnv_pci_get_phb_node(dev)))
f204e0b8
IM		 350 return -ENODEV;
351
352 while (np && !(prop = of_get_property(np, "ibm,chip-id", NULL)))
353 np = of_get_next_parent(np);
354 if (!np)
355 return -ENODEV;
356 chipid = be32_to_cpup(prop);
357 of_node_put(np);
358
359 /* Tell PSL where to route data to */
360 psl_dsnctl = 0x02E8900002000000ULL | (chipid << (63-5));
361 cxl_p1_write(adapter, CXL_PSL_DSNDCTL, psl_dsnctl);
362 cxl_p1_write(adapter, CXL_PSL_RESLCKTO, 0x20000000200ULL);
363 /* snoop write mask */
364 cxl_p1_write(adapter, CXL_PSL_SNWRALLOC, 0x00000000FFFFFFFFULL);
365 /* set fir_accum */
366 cxl_p1_write(adapter, CXL_PSL_FIR_CNTL, 0x0800000000000000ULL);
367 /* for debugging with trace arrays */
368 cxl_p1_write(adapter, CXL_PSL_TRACE, 0x0000FF7C00000000ULL);
369
370 return 0;
371}
372
390fd592
PB		 373#define TBSYNC_CNT(n) (((u64)n & 0x7) << (63-6))
374#define _2048_250MHZ_CYCLES 1
375
376static int cxl_setup_psl_timebase(struct cxl *adapter, struct pci_dev *dev)
377{
378 u64 psl_tb;
379 int delta;
380 unsigned int retry = 0;
381 struct device_node *np;
382
383 if (!(np = pnv_pci_get_phb_node(dev)))
384 return -ENODEV;
385
386 /* Do not fail when CAPP timebase sync is not supported by OPAL */
387 of_node_get(np);
388 if (! of_get_property(np, "ibm,capp-timebase-sync", NULL)) {
389 of_node_put(np);
390 pr_err("PSL: Timebase sync: OPAL support missing\n");
391 return 0;
392 }
393 of_node_put(np);
394
395 /*
396 * Setup PSL Timebase Control and Status register
397 * with the recommended Timebase Sync Count value
398 */
399 cxl_p1_write(adapter, CXL_PSL_TB_CTLSTAT,
400 TBSYNC_CNT(2 * _2048_250MHZ_CYCLES));
401
402 /* Enable PSL Timebase */
403 cxl_p1_write(adapter, CXL_PSL_Control, 0x0000000000000000);
404 cxl_p1_write(adapter, CXL_PSL_Control, CXL_PSL_Control_tb);
405
406 /* Wait until CORE TB and PSL TB difference <= 16usecs */
407 do {
408 msleep(1);
409 if (retry++ > 5) {
410 pr_err("PSL: Timebase sync: giving up!\n");
411 return -EIO;
412 }
413 psl_tb = cxl_p1_read(adapter, CXL_PSL_Timebase);
414 delta = mftb() - psl_tb;
415 if (delta < 0)
416 delta = -delta;
417 } while (cputime_to_usecs(delta) > 16);
418
419 return 0;
420}
421
f204e0b8
IM		 422static int init_implementation_afu_regs(struct cxl_afu *afu)
423{
424 /* read/write masks for this slice */
425 cxl_p1n_write(afu, CXL_PSL_APCALLOC_A, 0xFFFFFFFEFEFEFEFEULL);
426 /* APC read/write masks for this slice */
427 cxl_p1n_write(afu, CXL_PSL_COALLOC_A, 0xFF000000FEFEFEFEULL);
428 /* for debugging with trace arrays */
429 cxl_p1n_write(afu, CXL_PSL_SLICE_TRACE, 0x0000FFFF00000000ULL);
d6a6af2c 430 cxl_p1n_write(afu, CXL_PSL_RXCTL_A, CXL_PSL_RXCTL_AFUHP_4S);
f204e0b8
IM		 431
432 return 0;
433}
434
435int cxl_setup_irq(struct cxl *adapter, unsigned int hwirq,
436 unsigned int virq)
437{
438 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
439
440 return pnv_cxl_ioda_msi_setup(dev, hwirq, virq);
441}
442
4beb5421
RG		 443int cxl_update_image_control(struct cxl *adapter)
444{
445 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
446 int rc;
447 int vsec;
448 u8 image_state;
449
450 if (!(vsec = find_cxl_vsec(dev))) {
451 dev_err(&dev->dev, "ABORTING: CXL VSEC not found!\n");
452 return -ENODEV;
453 }
454
455 if ((rc = CXL_READ_VSEC_IMAGE_STATE(dev, vsec, &image_state))) {
456 dev_err(&dev->dev, "failed to read image state: %i\n", rc);
457 return rc;
458 }
459
460 if (adapter->perst_loads_image)
461 image_state |= CXL_VSEC_PERST_LOADS_IMAGE;
462 else
463 image_state &= ~CXL_VSEC_PERST_LOADS_IMAGE;
464
465 if (adapter->perst_select_user)
466 image_state |= CXL_VSEC_PERST_SELECT_USER;
467 else
468 image_state &= ~CXL_VSEC_PERST_SELECT_USER;
469
470 if ((rc = CXL_WRITE_VSEC_IMAGE_STATE(dev, vsec, image_state))) {
471 dev_err(&dev->dev, "failed to update image control: %i\n", rc);
472 return rc;
473 }
474
475 return 0;
476}
477
f204e0b8
IM		 478int cxl_alloc_one_irq(struct cxl *adapter)
479{
480 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
481
482 return pnv_cxl_alloc_hwirqs(dev, 1);
483}
484
485void cxl_release_one_irq(struct cxl *adapter, int hwirq)
486{
487 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
488
489 return pnv_cxl_release_hwirqs(dev, hwirq, 1);
490}
491
492int cxl_alloc_irq_ranges(struct cxl_irq_ranges *irqs, struct cxl *adapter, unsigned int num)
493{
494 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
495
496 return pnv_cxl_alloc_hwirq_ranges(irqs, dev, num);
497}
498
499void cxl_release_irq_ranges(struct cxl_irq_ranges *irqs, struct cxl *adapter)
500{
501 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
502
503 pnv_cxl_release_hwirq_ranges(irqs, dev);
504}
505
506static int setup_cxl_bars(struct pci_dev *dev)
507{
508 /* Safety check in case we get backported to < 3.17 without M64 */
509 if ((p1_base(dev) < 0x100000000ULL) ||
510 (p2_base(dev) < 0x100000000ULL)) {
511 dev_err(&dev->dev, "ABORTING: M32 BAR assignment incompatible with CXL\n");
512 return -ENODEV;
513 }
514
515 /*
516 * BAR 4/5 has a special meaning for CXL and must be programmed with a
517 * special value corresponding to the CXL protocol address range.
518 * For POWER 8 that means bits 48:49 must be set to 10
519 */
520 pci_write_config_dword(dev, PCI_BASE_ADDRESS_4, 0x00000000);
521 pci_write_config_dword(dev, PCI_BASE_ADDRESS_5, 0x00020000);
522
523 return 0;
524}
525
526/* pciex node: ibm,opal-m64-window = <0x3d058 0x0 0x3d058 0x0 0x8 0x0>; */
527static int switch_card_to_cxl(struct pci_dev *dev)
528{
529 int vsec;
530 u8 val;
531 int rc;
532
533 dev_info(&dev->dev, "switch card to CXL\n");
534
535 if (!(vsec = find_cxl_vsec(dev))) {
536 dev_err(&dev->dev, "ABORTING: CXL VSEC not found!\n");
537 return -ENODEV;
538 }
539
540 if ((rc = CXL_READ_VSEC_MODE_CONTROL(dev, vsec, &val))) {
541 dev_err(&dev->dev, "failed to read current mode control: %i", rc);
542 return rc;
543 }
544 val &= ~CXL_VSEC_PROTOCOL_MASK;
545 val |= CXL_VSEC_PROTOCOL_256TB | CXL_VSEC_PROTOCOL_ENABLE;
546 if ((rc = CXL_WRITE_VSEC_MODE_CONTROL(dev, vsec, val))) {
547 dev_err(&dev->dev, "failed to enable CXL protocol: %i", rc);
548 return rc;
549 }
550 /*
551 * The CAIA spec (v0.12 11.6 Bi-modal Device Support) states
552 * we must wait 100ms after this mode switch before touching
553 * PCIe config space.
554 */
555 msleep(100);
556
557 return 0;
558}
559
560static int cxl_map_slice_regs(struct cxl_afu *afu, struct cxl *adapter, struct pci_dev *dev)
561{
562 u64 p1n_base, p2n_base, afu_desc;
563 const u64 p1n_size = 0x100;
564 const u64 p2n_size = 0x1000;
565
566 p1n_base = p1_base(dev) + 0x10000 + (afu->slice * p1n_size);
567 p2n_base = p2_base(dev) + (afu->slice * p2n_size);
568 afu->psn_phys = p2_base(dev) + (adapter->ps_off + (afu->slice * adapter->ps_size));
569 afu_desc = p2_base(dev) + adapter->afu_desc_off + (afu->slice * adapter->afu_desc_size);
570
571 if (!(afu->p1n_mmio = ioremap(p1n_base, p1n_size)))
572 goto err;
573 if (!(afu->p2n_mmio = ioremap(p2n_base, p2n_size)))
574 goto err1;
575 if (afu_desc) {
576 if (!(afu->afu_desc_mmio = ioremap(afu_desc, adapter->afu_desc_size)))
577 goto err2;
578 }
579
580 return 0;
581err2:
582 iounmap(afu->p2n_mmio);
583err1:
584 iounmap(afu->p1n_mmio);
585err:
586 dev_err(&afu->dev, "Error mapping AFU MMIO regions\n");
587 return -ENOMEM;
588}
589
590static void cxl_unmap_slice_regs(struct cxl_afu *afu)
591{
575e6986 592 if (afu->p2n_mmio) {
f204e0b8 593 iounmap(afu->p2n_mmio);
575e6986
DA		 594 afu->p2n_mmio = NULL;
595 }
596 if (afu->p1n_mmio) {
f204e0b8 597 iounmap(afu->p1n_mmio);
575e6986
DA		 598 afu->p1n_mmio = NULL;
599 }
600 if (afu->afu_desc_mmio) {
601 iounmap(afu->afu_desc_mmio);
602 afu->afu_desc_mmio = NULL;
603 }
f204e0b8
IM		 604}
605
606static void cxl_release_afu(struct device *dev)
607{
608 struct cxl_afu *afu = to_cxl_afu(dev);
609
610 pr_devel("cxl_release_afu\n");
611
bd664f89 612 idr_destroy(&afu->contexts_idr);
05155772
DA		 613 cxl_release_spa(afu);
614
f204e0b8
IM		 615 kfree(afu);
616}
617
618static struct cxl_afu *cxl_alloc_afu(struct cxl *adapter, int slice)
619{
620 struct cxl_afu *afu;
621
622 if (!(afu = kzalloc(sizeof(struct cxl_afu), GFP_KERNEL)))
623 return NULL;
624
625 afu->adapter = adapter;
626 afu->dev.parent = &adapter->dev;
627 afu->dev.release = cxl_release_afu;
628 afu->slice = slice;
629 idr_init(&afu->contexts_idr);
ee41d11d 630 mutex_init(&afu->contexts_lock);
f204e0b8
IM		 631 spin_lock_init(&afu->afu_cntl_lock);
632 mutex_init(&afu->spa_mutex);
633
634 afu->prefault_mode = CXL_PREFAULT_NONE;
635 afu->irqs_max = afu->adapter->user_irqs;
636
637 return afu;
638}
639
640/* Expects AFU struct to have recently been zeroed out */
641static int cxl_read_afu_descriptor(struct cxl_afu *afu)
642{
643 u64 val;
644
645 val = AFUD_READ_INFO(afu);
646 afu->pp_irqs = AFUD_NUM_INTS_PER_PROC(val);
647 afu->max_procs_virtualised = AFUD_NUM_PROCS(val);
b087e619 648 afu->crs_num = AFUD_NUM_CRS(val);
f204e0b8
IM		 649
650 if (AFUD_AFU_DIRECTED(val))
651 afu->modes_supported |= CXL_MODE_DIRECTED;
652 if (AFUD_DEDICATED_PROCESS(val))
653 afu->modes_supported |= CXL_MODE_DEDICATED;
654 if (AFUD_TIME_SLICED(val))
655 afu->modes_supported |= CXL_MODE_TIME_SLICED;
656
657 val = AFUD_READ_PPPSA(afu);
658 afu->pp_size = AFUD_PPPSA_LEN(val) * 4096;
659 afu->psa = AFUD_PPPSA_PSA(val);
660 if ((afu->pp_psa = AFUD_PPPSA_PP(val)))
661 afu->pp_offset = AFUD_READ_PPPSA_OFF(afu);
662
b087e619
IM		 663 val = AFUD_READ_CR(afu);
664 afu->crs_len = AFUD_CR_LEN(val) * 256;
665 afu->crs_offset = AFUD_READ_CR_OFF(afu);
666
e36f6fe1
VJ		 667
668 /* eb_len is in multiple of 4K */
669 afu->eb_len = AFUD_EB_LEN(AFUD_READ_EB(afu)) * 4096;
670 afu->eb_offset = AFUD_READ_EB_OFF(afu);
671
672 /* eb_off is 4K aligned so lower 12 bits are always zero */
673 if (EXTRACT_PPC_BITS(afu->eb_offset, 0, 11) != 0) {
674 dev_warn(&afu->dev,
675 "Invalid AFU error buffer offset %Lx\n",
676 afu->eb_offset);
677 dev_info(&afu->dev,
678 "Ignoring AFU error buffer in the descriptor\n");
679 /* indicate that no afu buffer exists */
680 afu->eb_len = 0;
681 }
682
f204e0b8
IM		 683 return 0;
684}
685
686static int cxl_afu_descriptor_looks_ok(struct cxl_afu *afu)
687{
3d5be039
IM		 688 int i;
689
f204e0b8
IM		 690 if (afu->psa && afu->adapter->ps_size <
691 (afu->pp_offset + afu->pp_size*afu->max_procs_virtualised)) {
692 dev_err(&afu->dev, "per-process PSA can't fit inside the PSA!\n");
693 return -ENODEV;
694 }
695
696 if (afu->pp_psa && (afu->pp_size < PAGE_SIZE))
697 dev_warn(&afu->dev, "AFU uses < PAGE_SIZE per-process PSA!");
698
3d5be039
IM		 699 for (i = 0; i < afu->crs_num; i++) {
700 if ((cxl_afu_cr_read32(afu, i, 0) == 0)) {
701 dev_err(&afu->dev, "ABORTING: AFU configuration record %i is invalid\n", i);
702 return -EINVAL;
703 }
704 }
705
f204e0b8
IM		 706 return 0;
707}
708
709static int sanitise_afu_regs(struct cxl_afu *afu)
710{
711 u64 reg;
712
713 /*
714 * Clear out any regs that contain either an IVTE or address or may be
715 * waiting on an acknowledgement to try to be a bit safer as we bring
716 * it online
717 */
718 reg = cxl_p2n_read(afu, CXL_AFU_Cntl_An);
719 if ((reg & CXL_AFU_Cntl_An_ES_MASK) != CXL_AFU_Cntl_An_ES_Disabled) {
de369538 720 dev_warn(&afu->dev, "WARNING: AFU was not disabled: %#016llx\n", reg);
b12994fb 721 if (__cxl_afu_reset(afu))
f204e0b8
IM		 722 return -EIO;
723 if (cxl_afu_disable(afu))
724 return -EIO;
725 if (cxl_psl_purge(afu))
726 return -EIO;
727 }
728 cxl_p1n_write(afu, CXL_PSL_SPAP_An, 0x0000000000000000);
729 cxl_p1n_write(afu, CXL_PSL_IVTE_Limit_An, 0x0000000000000000);
730 cxl_p1n_write(afu, CXL_PSL_IVTE_Offset_An, 0x0000000000000000);
731 cxl_p1n_write(afu, CXL_PSL_AMBAR_An, 0x0000000000000000);
732 cxl_p1n_write(afu, CXL_PSL_SPOffset_An, 0x0000000000000000);
733 cxl_p1n_write(afu, CXL_HAURP_An, 0x0000000000000000);
734 cxl_p2n_write(afu, CXL_CSRP_An, 0x0000000000000000);
735 cxl_p2n_write(afu, CXL_AURP1_An, 0x0000000000000000);
736 cxl_p2n_write(afu, CXL_AURP0_An, 0x0000000000000000);
737 cxl_p2n_write(afu, CXL_SSTP1_An, 0x0000000000000000);
738 cxl_p2n_write(afu, CXL_SSTP0_An, 0x0000000000000000);
739 reg = cxl_p2n_read(afu, CXL_PSL_DSISR_An);
740 if (reg) {
de369538 741 dev_warn(&afu->dev, "AFU had pending DSISR: %#016llx\n", reg);
f204e0b8
IM		 742 if (reg & CXL_PSL_DSISR_TRANS)
743 cxl_p2n_write(afu, CXL_PSL_TFC_An, CXL_PSL_TFC_An_AE);
744 else
745 cxl_p2n_write(afu, CXL_PSL_TFC_An, CXL_PSL_TFC_An_A);
746 }
747 reg = cxl_p1n_read(afu, CXL_PSL_SERR_An);
748 if (reg) {
749 if (reg & ~0xffff)
de369538 750 dev_warn(&afu->dev, "AFU had pending SERR: %#016llx\n", reg);
f204e0b8
IM		 751 cxl_p1n_write(afu, CXL_PSL_SERR_An, reg & ~0xffff);
752 }
753 reg = cxl_p2n_read(afu, CXL_PSL_ErrStat_An);
754 if (reg) {
de369538 755 dev_warn(&afu->dev, "AFU had pending error status: %#016llx\n", reg);
f204e0b8
IM		 756 cxl_p2n_write(afu, CXL_PSL_ErrStat_An, reg);
757 }
758
759 return 0;
760}
761
e36f6fe1
VJ		 762#define ERR_BUFF_MAX_COPY_SIZE PAGE_SIZE
763/*
764 * afu_eb_read:
765 * Called from sysfs and reads the afu error info buffer. The h/w only supports
766 * 4/8 bytes aligned access. So in case the requested offset/count arent 8 byte
767 * aligned the function uses a bounce buffer which can be max PAGE_SIZE.
768 */
769ssize_t cxl_afu_read_err_buffer(struct cxl_afu *afu, char *buf,
770 loff_t off, size_t count)
771{
772 loff_t aligned_start, aligned_end;
773 size_t aligned_length;
774 void *tbuf;
775 const void __iomem *ebuf = afu->afu_desc_mmio + afu->eb_offset;
776
777 if (count == 0 || off < 0 || (size_t)off >= afu->eb_len)
778 return 0;
779
780 /* calculate aligned read window */
781 count = min((size_t)(afu->eb_len - off), count);
782 aligned_start = round_down(off, 8);
783 aligned_end = round_up(off + count, 8);
784 aligned_length = aligned_end - aligned_start;
785
786 /* max we can copy in one read is PAGE_SIZE */
787 if (aligned_length > ERR_BUFF_MAX_COPY_SIZE) {
788 aligned_length = ERR_BUFF_MAX_COPY_SIZE;
789 count = ERR_BUFF_MAX_COPY_SIZE - (off & 0x7);
790 }
791
792 /* use bounce buffer for copy */
793 tbuf = (void *)__get_free_page(GFP_TEMPORARY);
794 if (!tbuf)
795 return -ENOMEM;
796
797 /* perform aligned read from the mmio region */
798 memcpy_fromio(tbuf, ebuf + aligned_start, aligned_length);
799 memcpy(buf, tbuf + (off & 0x7), count);
800
801 free_page((unsigned long)tbuf);
802
803 return count;
804}
805
d76427b0 806static int cxl_configure_afu(struct cxl_afu *afu, struct cxl *adapter, struct pci_dev *dev)
f204e0b8 807{
f204e0b8
IM		 808 int rc;
809
f204e0b8 810 if ((rc = cxl_map_slice_regs(afu, adapter, dev)))
d76427b0 811 return rc;
f204e0b8
IM		 812
813 if ((rc = sanitise_afu_regs(afu)))
d76427b0 814 goto err1;
f204e0b8
IM		 815
816 /* We need to reset the AFU before we can read the AFU descriptor */
b12994fb 817 if ((rc = __cxl_afu_reset(afu)))
d76427b0 818 goto err1;
f204e0b8
IM		 819
820 if (cxl_verbose)
821 dump_afu_descriptor(afu);
822
823 if ((rc = cxl_read_afu_descriptor(afu)))
d76427b0 824 goto err1;
f204e0b8
IM		 825
826 if ((rc = cxl_afu_descriptor_looks_ok(afu)))
d76427b0 827 goto err1;
f204e0b8
IM		 828
829 if ((rc = init_implementation_afu_regs(afu)))
d76427b0 830 goto err1;
f204e0b8
IM		 831
832 if ((rc = cxl_register_serr_irq(afu)))
d76427b0 833 goto err1;
f204e0b8
IM		 834
835 if ((rc = cxl_register_psl_irq(afu)))
d76427b0
DA		 836 goto err2;
837
838 return 0;
839
840err2:
841 cxl_release_serr_irq(afu);
842err1:
843 cxl_unmap_slice_regs(afu);
844 return rc;
845}
846
847static void cxl_deconfigure_afu(struct cxl_afu *afu)
848{
849 cxl_release_psl_irq(afu);
850 cxl_release_serr_irq(afu);
851 cxl_unmap_slice_regs(afu);
852}
853
854static int cxl_init_afu(struct cxl *adapter, int slice, struct pci_dev *dev)
855{
856 struct cxl_afu *afu;
857 int rc;
858
859 afu = cxl_alloc_afu(adapter, slice);
860 if (!afu)
861 return -ENOMEM;
862
863 rc = dev_set_name(&afu->dev, "afu%i.%i", adapter->adapter_num, slice);
864 if (rc)
865 goto err_free;
866
867 rc = cxl_configure_afu(afu, adapter, dev);
868 if (rc)
869 goto err_free;
f204e0b8
IM		 870
871 /* Don't care if this fails */
872 cxl_debugfs_afu_add(afu);
873
874 /*
875 * After we call this function we must not free the afu directly, even
876 * if it returns an error!
877 */
878 if ((rc = cxl_register_afu(afu)))
879 goto err_put1;
880
881 if ((rc = cxl_sysfs_afu_add(afu)))
882 goto err_put1;
883
f204e0b8
IM		 884 adapter->afu[afu->slice] = afu;
885
6f7f0b3d
MN		 886 if ((rc = cxl_pci_vphb_add(afu)))
887 dev_info(&afu->dev, "Can't register vPHB\n");
888
f204e0b8
IM		 889 return 0;
890
f204e0b8 891err_put1:
d76427b0 892 cxl_deconfigure_afu(afu);
f204e0b8 893 cxl_debugfs_afu_remove(afu);
d76427b0 894 device_unregister(&afu->dev);
f204e0b8 895 return rc;
d76427b0
DA		 896
897err_free:
898 kfree(afu);
899 return rc;
900
f204e0b8
IM		 901}
902
903static void cxl_remove_afu(struct cxl_afu *afu)
904{
905 pr_devel("cxl_remove_afu\n");
906
907 if (!afu)
908 return;
909
910 cxl_sysfs_afu_remove(afu);
911 cxl_debugfs_afu_remove(afu);
912
913 spin_lock(&afu->adapter->afu_list_lock);
914 afu->adapter->afu[afu->slice] = NULL;
915 spin_unlock(&afu->adapter->afu_list_lock);
916
917 cxl_context_detach_all(afu);
918 cxl_afu_deactivate_mode(afu);
919
d76427b0 920 cxl_deconfigure_afu(afu);
f204e0b8
IM		 921 device_unregister(&afu->dev);
922}
923
62fa19d4
RG		 924int cxl_reset(struct cxl *adapter)
925{
926 struct pci_dev *dev = to_pci_dev(adapter->dev.parent);
927 int rc;
62fa19d4 928
13e68d8b
DA		 929 if (adapter->perst_same_image) {
930 dev_warn(&dev->dev,
931 "cxl: refusing to reset/reflash when perst_reloads_same_image is set.\n");
932 return -EINVAL;
933 }
934
62fa19d4
RG		 935 dev_info(&dev->dev, "CXL reset\n");
936
62fa19d4
RG		 937 /* pcie_warm_reset requests a fundamental pci reset which includes a
938 * PERST assert/deassert. PERST triggers a loading of the image
939 * if "user" or "factory" is selected in sysfs */
940 if ((rc = pci_set_pcie_reset_state(dev, pcie_warm_reset))) {
941 dev_err(&dev->dev, "cxl: pcie_warm_reset failed\n");
942 return rc;
943 }
944
62fa19d4
RG		 945 return rc;
946}
f204e0b8
IM		 947
948static int cxl_map_adapter_regs(struct cxl *adapter, struct pci_dev *dev)
949{
950 if (pci_request_region(dev, 2, "priv 2 regs"))
951 goto err1;
952 if (pci_request_region(dev, 0, "priv 1 regs"))
953 goto err2;
954
de369538 955 pr_devel("cxl_map_adapter_regs: p1: %#016llx %#llx, p2: %#016llx %#llx",
f204e0b8
IM		 956 p1_base(dev), p1_size(dev), p2_base(dev), p2_size(dev));
957
958 if (!(adapter->p1_mmio = ioremap(p1_base(dev), p1_size(dev))))
959 goto err3;
960
961 if (!(adapter->p2_mmio = ioremap(p2_base(dev), p2_size(dev))))
962 goto err4;
963
964 return 0;
965
966err4:
967 iounmap(adapter->p1_mmio);
968 adapter->p1_mmio = NULL;
969err3:
970 pci_release_region(dev, 0);
971err2:
972 pci_release_region(dev, 2);
973err1:
974 return -ENOMEM;
975}
976
977static void cxl_unmap_adapter_regs(struct cxl *adapter)
978{
575e6986 979 if (adapter->p1_mmio) {
f204e0b8 980 iounmap(adapter->p1_mmio);
575e6986
DA		 981 adapter->p1_mmio = NULL;
982 pci_release_region(to_pci_dev(adapter->dev.parent), 2);
983 }
984 if (adapter->p2_mmio) {
f204e0b8 985 iounmap(adapter->p2_mmio);
575e6986
DA		 986 adapter->p2_mmio = NULL;
987 pci_release_region(to_pci_dev(adapter->dev.parent), 0);
988 }
f204e0b8
IM		 989}
990
991static int cxl_read_vsec(struct cxl *adapter, struct pci_dev *dev)
992{
993 int vsec;
994 u32 afu_desc_off, afu_desc_size;
995 u32 ps_off, ps_size;
996 u16 vseclen;
997 u8 image_state;
998
999 if (!(vsec = find_cxl_vsec(dev))) {
bee30c70 1000 dev_err(&dev->dev, "ABORTING: CXL VSEC not found!\n");
f204e0b8
IM		 1001 return -ENODEV;
1002 }
1003
1004 CXL_READ_VSEC_LENGTH(dev, vsec, &vseclen);
1005 if (vseclen < CXL_VSEC_MIN_SIZE) {
bee30c70 1006 dev_err(&dev->dev, "ABORTING: CXL VSEC too short\n");
f204e0b8
IM		 1007 return -EINVAL;
1008 }
1009
1010 CXL_READ_VSEC_STATUS(dev, vsec, &adapter->vsec_status);
1011 CXL_READ_VSEC_PSL_REVISION(dev, vsec, &adapter->psl_rev);
1012 CXL_READ_VSEC_CAIA_MAJOR(dev, vsec, &adapter->caia_major);
1013 CXL_READ_VSEC_CAIA_MINOR(dev, vsec, &adapter->caia_minor);
1014 CXL_READ_VSEC_BASE_IMAGE(dev, vsec, &adapter->base_image);
1015 CXL_READ_VSEC_IMAGE_STATE(dev, vsec, &image_state);
1016 adapter->user_image_loaded = !!(image_state & CXL_VSEC_USER_IMAGE_LOADED);
4beb5421 1017 adapter->perst_select_user = !!(image_state & CXL_VSEC_USER_IMAGE_LOADED);
f204e0b8
IM		 1018
1019 CXL_READ_VSEC_NAFUS(dev, vsec, &adapter->slices);
1020 CXL_READ_VSEC_AFU_DESC_OFF(dev, vsec, &afu_desc_off);
1021 CXL_READ_VSEC_AFU_DESC_SIZE(dev, vsec, &afu_desc_size);
1022 CXL_READ_VSEC_PS_OFF(dev, vsec, &ps_off);
1023 CXL_READ_VSEC_PS_SIZE(dev, vsec, &ps_size);
1024
1025 /* Convert everything to bytes, because there is NO WAY I'd look at the
1026 * code a month later and forget what units these are in ;-) */
1027 adapter->ps_off = ps_off * 64 * 1024;
1028 adapter->ps_size = ps_size * 64 * 1024;
1029 adapter->afu_desc_off = afu_desc_off * 64 * 1024;
1030 adapter->afu_desc_size = afu_desc_size *64 * 1024;
1031
1032 /* Total IRQs - 1 PSL ERROR - #AFU*(1 slice error + 1 DSI) */
1033 adapter->user_irqs = pnv_cxl_get_irq_count(dev) - 1 - 2*adapter->slices;
1034
1035 return 0;
1036}
1037
1038static int cxl_vsec_looks_ok(struct cxl *adapter, struct pci_dev *dev)
1039{
1040 if (adapter->vsec_status & CXL_STATUS_SECOND_PORT)
1041 return -EBUSY;
1042
1043 if (adapter->vsec_status & CXL_UNSUPPORTED_FEATURES) {
bee30c70 1044 dev_err(&dev->dev, "ABORTING: CXL requires unsupported features\n");
f204e0b8
IM		 1045 return -EINVAL;
1046 }
1047
1048 if (!adapter->slices) {
1049 /* Once we support dynamic reprogramming we can use the card if
1050 * it supports loadable AFUs */
bee30c70 1051 dev_err(&dev->dev, "ABORTING: Device has no AFUs\n");
f204e0b8
IM		 1052 return -EINVAL;
1053 }
1054
1055 if (!adapter->afu_desc_off || !adapter->afu_desc_size) {
bee30c70 1056 dev_err(&dev->dev, "ABORTING: VSEC shows no AFU descriptors\n");
f204e0b8
IM		 1057 return -EINVAL;
1058 }
1059
1060 if (adapter->ps_size > p2_size(dev) - adapter->ps_off) {
bee30c70 1061 dev_err(&dev->dev, "ABORTING: Problem state size larger than "
f204e0b8
IM		 1062 "available in BAR2: 0x%llx > 0x%llx\n",
1063 adapter->ps_size, p2_size(dev) - adapter->ps_off);
1064 return -EINVAL;
1065 }
1066
1067 return 0;
1068}
1069
1070static void cxl_release_adapter(struct device *dev)
1071{
1072 struct cxl *adapter = to_cxl_adapter(dev);
1073
1074 pr_devel("cxl_release_adapter\n");
1075
c044c415
DA		 1076 cxl_remove_adapter_nr(adapter);
1077
f204e0b8
IM		 1078 kfree(adapter);
1079}
1080
c044c415 1081static struct cxl *cxl_alloc_adapter(void)
f204e0b8
IM		 1082{
1083 struct cxl *adapter;
1084
1085 if (!(adapter = kzalloc(sizeof(struct cxl), GFP_KERNEL)))
1086 return NULL;
1087
f204e0b8
IM		 1088 spin_lock_init(&adapter->afu_list_lock);
1089
c044c415
DA		 1090 if (cxl_alloc_adapter_nr(adapter))
1091 goto err1;
1092
1093 if (dev_set_name(&adapter->dev, "card%i", adapter->adapter_num))
1094 goto err2;
1095
f204e0b8 1096 return adapter;
c044c415
DA		 1097
1098err2:
1099 cxl_remove_adapter_nr(adapter);
1100err1:
1101 kfree(adapter);
1102 return NULL;
f204e0b8
IM		 1103}
1104
390fd592
PB		 1105#define CXL_PSL_ErrIVTE_tberror (0x1ull << (63-31))
1106
f204e0b8
IM		 1107static int sanitise_adapter_regs(struct cxl *adapter)
1108{
390fd592
PB		 1109 /* Clear PSL tberror bit by writing 1 to it */
1110 cxl_p1_write(adapter, CXL_PSL_ErrIVTE, CXL_PSL_ErrIVTE_tberror);
f204e0b8
IM		 1111 return cxl_tlb_slb_invalidate(adapter);
1112}
1113
c044c415
DA		 1114/* This should contain *only* operations that can safely be done in
1115 * both creation and recovery.
1116 */
1117static int cxl_configure_adapter(struct cxl *adapter, struct pci_dev *dev)
f204e0b8 1118{
f204e0b8
IM		 1119 int rc;
1120
c044c415
DA		 1121 adapter->dev.parent = &dev->dev;
1122 adapter->dev.release = cxl_release_adapter;
1123 pci_set_drvdata(dev, adapter);
f204e0b8 1124
c044c415
DA		 1125 rc = pci_enable_device(dev);
1126 if (rc) {
1127 dev_err(&dev->dev, "pci_enable_device failed: %i\n", rc);
1128 return rc;
1129 }
f204e0b8 1130
bee30c70 1131 if ((rc = cxl_read_vsec(adapter, dev)))
c044c415 1132 return rc;
bee30c70
IM		 1133
1134 if ((rc = cxl_vsec_looks_ok(adapter, dev)))
c044c415 1135 return rc;
bee30c70
IM		 1136
1137 if ((rc = setup_cxl_bars(dev)))
c044c415 1138 return rc;
bee30c70 1139
f204e0b8 1140 if ((rc = switch_card_to_cxl(dev)))
c044c415 1141 return rc;
f204e0b8 1142
4beb5421 1143 if ((rc = cxl_update_image_control(adapter)))
c044c415 1144 return rc;
4beb5421 1145
f204e0b8 1146 if ((rc = cxl_map_adapter_regs(adapter, dev)))
c044c415 1147 return rc;
f204e0b8
IM		 1148
1149 if ((rc = sanitise_adapter_regs(adapter)))
c044c415 1150 goto err;
f204e0b8
IM		 1151
1152 if ((rc = init_implementation_adapter_regs(adapter, dev)))
c044c415 1153 goto err;
f204e0b8 1154
1212aa1c 1155 if ((rc = pnv_phb_to_cxl_mode(dev, OPAL_PHB_CAPI_MODE_CAPI)))
c044c415 1156 goto err;
f204e0b8 1157
1212aa1c
RG		 1158 /* If recovery happened, the last step is to turn on snooping.
1159 * In the non-recovery case this has no effect */
c044c415
DA		 1160 if ((rc = pnv_phb_to_cxl_mode(dev, OPAL_PHB_CAPI_MODE_SNOOP_ON)))
1161 goto err;
1212aa1c 1162
390fd592
PB		 1163 if ((rc = cxl_setup_psl_timebase(adapter, dev)))
1164 goto err;
1165
f204e0b8 1166 if ((rc = cxl_register_psl_err_irq(adapter)))
c044c415
DA		 1167 goto err;
1168
1169 return 0;
1170
1171err:
1172 cxl_unmap_adapter_regs(adapter);
1173 return rc;
1174
1175}
1176
1177static void cxl_deconfigure_adapter(struct cxl *adapter)
1178{
1179 struct pci_dev *pdev = to_pci_dev(adapter->dev.parent);
1180
1181 cxl_release_psl_err_irq(adapter);
1182 cxl_unmap_adapter_regs(adapter);
1183
1184 pci_disable_device(pdev);
1185}
1186
1187static struct cxl *cxl_init_adapter(struct pci_dev *dev)
1188{
1189 struct cxl *adapter;
1190 int rc;
1191
1192 adapter = cxl_alloc_adapter();
1193 if (!adapter)
1194 return ERR_PTR(-ENOMEM);
1195
1196 /* Set defaults for parameters which need to persist over
1197 * configure/reconfigure
1198 */
1199 adapter->perst_loads_image = true;
13e68d8b 1200 adapter->perst_same_image = false;
c044c415
DA		 1201
1202 rc = cxl_configure_adapter(adapter, dev);
1203 if (rc) {
1204 pci_disable_device(dev);
1205 cxl_release_adapter(&adapter->dev);
1206 return ERR_PTR(rc);
1207 }
f204e0b8
IM		 1208
1209 /* Don't care if this one fails: */
1210 cxl_debugfs_adapter_add(adapter);
1211
1212 /*
1213 * After we call this function we must not free the adapter directly,
1214 * even if it returns an error!
1215 */
1216 if ((rc = cxl_register_adapter(adapter)))
1217 goto err_put1;
1218
1219 if ((rc = cxl_sysfs_adapter_add(adapter)))
1220 goto err_put1;
1221
1222 return adapter;
1223
1224err_put1:
c044c415
DA		 1225 /* This should mirror cxl_remove_adapter, except without the
1226 * sysfs parts
1227 */
f204e0b8 1228 cxl_debugfs_adapter_remove(adapter);
c044c415
DA		 1229 cxl_deconfigure_adapter(adapter);
1230 device_unregister(&adapter->dev);
f204e0b8
IM		 1231 return ERR_PTR(rc);
1232}
1233
1234static void cxl_remove_adapter(struct cxl *adapter)
1235{
c044c415 1236 pr_devel("cxl_remove_adapter\n");
f204e0b8
IM		 1237
1238 cxl_sysfs_adapter_remove(adapter);
1239 cxl_debugfs_adapter_remove(adapter);
f204e0b8 1240
c044c415 1241 cxl_deconfigure_adapter(adapter);
f204e0b8 1242
c044c415 1243 device_unregister(&adapter->dev);
f204e0b8
IM		 1244}
1245
1246static int cxl_probe(struct pci_dev *dev, const struct pci_device_id *id)
1247{
1248 struct cxl *adapter;
1249 int slice;
1250 int rc;
1251
f204e0b8
IM		 1252 if (cxl_verbose)
1253 dump_cxl_config_space(dev);
1254
f204e0b8
IM		 1255 adapter = cxl_init_adapter(dev);
1256 if (IS_ERR(adapter)) {
1257 dev_err(&dev->dev, "cxl_init_adapter failed: %li\n", PTR_ERR(adapter));
1258 return PTR_ERR(adapter);
1259 }
1260
1261 for (slice = 0; slice < adapter->slices; slice++) {
d76427b0 1262 if ((rc = cxl_init_afu(adapter, slice, dev))) {
f204e0b8 1263 dev_err(&dev->dev, "AFU %i failed to initialise: %i\n", slice, rc);
d76427b0
DA		 1264 continue;
1265 }
1266
1267 rc = cxl_afu_select_best_mode(adapter->afu[slice]);
1268 if (rc)
1269 dev_err(&dev->dev, "AFU %i failed to start: %i\n", slice, rc);
f204e0b8
IM		 1270 }
1271
1272 return 0;
1273}
1274
1275static void cxl_remove(struct pci_dev *dev)
1276{
1277 struct cxl *adapter = pci_get_drvdata(dev);
6f7f0b3d
MN		 1278 struct cxl_afu *afu;
1279 int i;
f204e0b8 1280
f204e0b8
IM		 1281 /*
1282 * Lock to prevent someone grabbing a ref through the adapter list as
1283 * we are removing it
1284 */
6f7f0b3d
MN		 1285 for (i = 0; i < adapter->slices; i++) {
1286 afu = adapter->afu[i];
1287 cxl_pci_vphb_remove(afu);
1288 cxl_remove_afu(afu);
1289 }
f204e0b8
IM		 1290 cxl_remove_adapter(adapter);
1291}
1292
9e8df8a2
DA		 1293static pci_ers_result_t cxl_vphb_error_detected(struct cxl_afu *afu,
1294 pci_channel_state_t state)
1295{
1296 struct pci_dev *afu_dev;
1297 pci_ers_result_t result = PCI_ERS_RESULT_NEED_RESET;
1298 pci_ers_result_t afu_result = PCI_ERS_RESULT_NEED_RESET;
1299
1300 /* There should only be one entry, but go through the list
1301 * anyway
1302 */
1303 list_for_each_entry(afu_dev, &afu->phb->bus->devices, bus_list) {
1304 if (!afu_dev->driver)
1305 continue;
1306
1307 afu_dev->error_state = state;
1308
1309 if (afu_dev->driver->err_handler)
1310 afu_result = afu_dev->driver->err_handler->error_detected(afu_dev,
1311 state);
1312 /* Disconnect trumps all, NONE trumps NEED_RESET */
1313 if (afu_result == PCI_ERS_RESULT_DISCONNECT)
1314 result = PCI_ERS_RESULT_DISCONNECT;
1315 else if ((afu_result == PCI_ERS_RESULT_NONE) &&
1316 (result == PCI_ERS_RESULT_NEED_RESET))
1317 result = PCI_ERS_RESULT_NONE;
1318 }
1319 return result;
1320}
1321
1322static pci_ers_result_t cxl_pci_error_detected(struct pci_dev *pdev,
1323 pci_channel_state_t state)
1324{
1325 struct cxl *adapter = pci_get_drvdata(pdev);
1326 struct cxl_afu *afu;
1327 pci_ers_result_t result = PCI_ERS_RESULT_NEED_RESET;
1328 int i;
1329
1330 /* At this point, we could still have an interrupt pending.
1331 * Let's try to get them out of the way before they do
1332 * anything we don't like.
1333 */
1334 schedule();
1335
1336 /* If we're permanently dead, give up. */
1337 if (state == pci_channel_io_perm_failure) {
1338 /* Tell the AFU drivers; but we don't care what they
1339 * say, we're going away.
1340 */
1341 for (i = 0; i < adapter->slices; i++) {
1342 afu = adapter->afu[i];
1343 cxl_vphb_error_detected(afu, state);
1344 }
1345 return PCI_ERS_RESULT_DISCONNECT;
1346 }
1347
1348 /* Are we reflashing?
1349 *
1350 * If we reflash, we could come back as something entirely
1351 * different, including a non-CAPI card. As such, by default
1352 * we don't participate in the process. We'll be unbound and
1353 * the slot re-probed. (TODO: check EEH doesn't blindly rebind
1354 * us!)
1355 *
1356 * However, this isn't the entire story: for reliablity
1357 * reasons, we usually want to reflash the FPGA on PERST in
1358 * order to get back to a more reliable known-good state.
1359 *
1360 * This causes us a bit of a problem: if we reflash we can't
1361 * trust that we'll come back the same - we could have a new
1362 * image and been PERSTed in order to load that
1363 * image. However, most of the time we actually *will* come
1364 * back the same - for example a regular EEH event.
1365 *
1366 * Therefore, we allow the user to assert that the image is
1367 * indeed the same and that we should continue on into EEH
1368 * anyway.
1369 */
1370 if (adapter->perst_loads_image && !adapter->perst_same_image) {
1371 /* TODO take the PHB out of CXL mode */
1372 dev_info(&pdev->dev, "reflashing, so opting out of EEH!\n");
1373 return PCI_ERS_RESULT_NONE;
1374 }
1375
1376 /*
1377 * At this point, we want to try to recover. We'll always
1378 * need a complete slot reset: we don't trust any other reset.
1379 *
1380 * Now, we go through each AFU:
1381 * - We send the driver, if bound, an error_detected callback.
1382 * We expect it to clean up, but it can also tell us to give
1383 * up and permanently detach the card. To simplify things, if
1384 * any bound AFU driver doesn't support EEH, we give up on EEH.
1385 *
1386 * - We detach all contexts associated with the AFU. This
1387 * does not free them, but puts them into a CLOSED state
1388 * which causes any the associated files to return useful
1389 * errors to userland. It also unmaps, but does not free,
1390 * any IRQs.
1391 *
1392 * - We clean up our side: releasing and unmapping resources we hold
1393 * so we can wire them up again when the hardware comes back up.
1394 *
1395 * Driver authors should note:
1396 *
1397 * - Any contexts you create in your kernel driver (except
1398 * those associated with anonymous file descriptors) are
1399 * your responsibility to free and recreate. Likewise with
1400 * any attached resources.
1401 *
1402 * - We will take responsibility for re-initialising the
1403 * device context (the one set up for you in
1404 * cxl_pci_enable_device_hook and accessed through
1405 * cxl_get_context). If you've attached IRQs or other
1406 * resources to it, they remains yours to free.
1407 *
1408 * You can call the same functions to release resources as you
1409 * normally would: we make sure that these functions continue
1410 * to work when the hardware is down.
1411 *
1412 * Two examples:
1413 *
1414 * 1) If you normally free all your resources at the end of
1415 * each request, or if you use anonymous FDs, your
1416 * error_detected callback can simply set a flag to tell
1417 * your driver not to start any new calls. You can then
1418 * clear the flag in the resume callback.
1419 *
1420 * 2) If you normally allocate your resources on startup:
1421 * * Set a flag in error_detected as above.
1422 * * Let CXL detach your contexts.
1423 * * In slot_reset, free the old resources and allocate new ones.
1424 * * In resume, clear the flag to allow things to start.
1425 */
1426 for (i = 0; i < adapter->slices; i++) {
1427 afu = adapter->afu[i];
1428
1429 result = cxl_vphb_error_detected(afu, state);
1430
1431 /* Only continue if everyone agrees on NEED_RESET */
1432 if (result != PCI_ERS_RESULT_NEED_RESET)
1433 return result;
1434
1435 cxl_context_detach_all(afu);
1436 cxl_afu_deactivate_mode(afu);
1437 cxl_deconfigure_afu(afu);
1438 }
1439 cxl_deconfigure_adapter(adapter);
1440
1441 return result;
1442}
1443
1444static pci_ers_result_t cxl_pci_slot_reset(struct pci_dev *pdev)
1445{
1446 struct cxl *adapter = pci_get_drvdata(pdev);
1447 struct cxl_afu *afu;
1448 struct cxl_context *ctx;
1449 struct pci_dev *afu_dev;
1450 pci_ers_result_t afu_result = PCI_ERS_RESULT_RECOVERED;
1451 pci_ers_result_t result = PCI_ERS_RESULT_RECOVERED;
1452 int i;
1453
1454 if (cxl_configure_adapter(adapter, pdev))
1455 goto err;
1456
1457 for (i = 0; i < adapter->slices; i++) {
1458 afu = adapter->afu[i];
1459
1460 if (cxl_configure_afu(afu, adapter, pdev))
1461 goto err;
1462
1463 if (cxl_afu_select_best_mode(afu))
1464 goto err;
1465
1466 cxl_pci_vphb_reconfigure(afu);
1467
1468 list_for_each_entry(afu_dev, &afu->phb->bus->devices, bus_list) {
1469 /* Reset the device context.
1470 * TODO: make this less disruptive
1471 */
1472 ctx = cxl_get_context(afu_dev);
1473
1474 if (ctx && cxl_release_context(ctx))
1475 goto err;
1476
1477 ctx = cxl_dev_context_init(afu_dev);
1478 if (!ctx)
1479 goto err;
1480
1481 afu_dev->dev.archdata.cxl_ctx = ctx;
1482
1483 if (cxl_afu_check_and_enable(afu))
1484 goto err;
1485
1486 afu_dev->error_state = pci_channel_io_normal;
1487
1488 /* If there's a driver attached, allow it to
1489 * chime in on recovery. Drivers should check
1490 * if everything has come back OK, but
1491 * shouldn't start new work until we call
1492 * their resume function.
1493 */
1494 if (!afu_dev->driver)
1495 continue;
1496
1497 if (afu_dev->driver->err_handler &&
1498 afu_dev->driver->err_handler->slot_reset)
1499 afu_result = afu_dev->driver->err_handler->slot_reset(afu_dev);
1500
1501 if (afu_result == PCI_ERS_RESULT_DISCONNECT)
1502 result = PCI_ERS_RESULT_DISCONNECT;
1503 }
1504 }
1505 return result;
1506
1507err:
1508 /* All the bits that happen in both error_detected and cxl_remove
1509 * should be idempotent, so we don't need to worry about leaving a mix
1510 * of unconfigured and reconfigured resources.
1511 */
1512 dev_err(&pdev->dev, "EEH recovery failed. Asking to be disconnected.\n");
1513 return PCI_ERS_RESULT_DISCONNECT;
1514}
1515
1516static void cxl_pci_resume(struct pci_dev *pdev)
1517{
1518 struct cxl *adapter = pci_get_drvdata(pdev);
1519 struct cxl_afu *afu;
1520 struct pci_dev *afu_dev;
1521 int i;
1522
1523 /* Everything is back now. Drivers should restart work now.
1524 * This is not the place to be checking if everything came back up
1525 * properly, because there's no return value: do that in slot_reset.
1526 */
1527 for (i = 0; i < adapter->slices; i++) {
1528 afu = adapter->afu[i];
1529
1530 list_for_each_entry(afu_dev, &afu->phb->bus->devices, bus_list) {
1531 if (afu_dev->driver && afu_dev->driver->err_handler &&
1532 afu_dev->driver->err_handler->resume)
1533 afu_dev->driver->err_handler->resume(afu_dev);
1534 }
1535 }
1536}
1537
1538static const struct pci_error_handlers cxl_err_handler = {
1539 .error_detected = cxl_pci_error_detected,
1540 .slot_reset = cxl_pci_slot_reset,
1541 .resume = cxl_pci_resume,
1542};
1543
f204e0b8
IM		 1544struct pci_driver cxl_pci_driver = {
1545 .name = "cxl-pci",
1546 .id_table = cxl_pci_tbl,
1547 .probe = cxl_probe,
1548 .remove = cxl_remove,
aa70775e 1549 .shutdown = cxl_remove,
9e8df8a2 1550 .err_handler = &cxl_err_handler,
f204e0b8 1551};
ubuntu-zesty-kernel mirror