]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/misc/lis3lv02d/lis3lv02d.c
lis3lv02d: fix some comments specific to lis331dlh driver
[mirror_ubuntu-artful-kernel.git] / drivers / misc / lis3lv02d / lis3lv02d.c
CommitLineData
455fbdd3
PM
1/*
2 * lis3lv02d.c - ST LIS3LV02DL accelerometer driver
3 *
4 * Copyright (C) 2007-2008 Yan Burman
5 * Copyright (C) 2008 Eric Piel
ef2cfc79 6 * Copyright (C) 2008-2009 Pavel Machek
455fbdd3
PM
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
21 */
22
63366d37
JP
23#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
24
455fbdd3
PM
25#include <linux/kernel.h>
26#include <linux/init.h>
27#include <linux/dmi.h>
28#include <linux/module.h>
29#include <linux/types.h>
30#include <linux/platform_device.h>
31#include <linux/interrupt.h>
dc6ea97b 32#include <linux/input-polldev.h>
455fbdd3
PM
33#include <linux/delay.h>
34#include <linux/wait.h>
35#include <linux/poll.h>
f9deb41f 36#include <linux/slab.h>
455fbdd3 37#include <linux/freezer.h>
455fbdd3 38#include <linux/uaccess.h>
ef2cfc79 39#include <linux/miscdevice.h>
2a346996 40#include <linux/pm_runtime.h>
ff606677 41#include <linux/atomic.h>
455fbdd3
PM
42#include "lis3lv02d.h"
43
44#define DRIVER_NAME "lis3lv02d"
455fbdd3
PM
45
46/* joystick device poll interval in milliseconds */
47#define MDPS_POLL_INTERVAL 50
4a70a413
SO
48#define MDPS_POLL_MIN 0
49#define MDPS_POLL_MAX 2000
2a346996
SO
50
51#define LIS3_SYSFS_POWERDOWN_DELAY 5000 /* In milliseconds */
52
029756d0
SO
53#define SELFTEST_OK 0
54#define SELFTEST_FAIL -1
55#define SELFTEST_IRQ -2
56
57#define IRQ_LINE0 0
58#define IRQ_LINE1 1
59
455fbdd3
PM
60/*
61 * The sensor can also generate interrupts (DRDY) but it's pretty pointless
bc62c147 62 * because they are generated even if the data do not change. So it's better
455fbdd3
PM
63 * to keep the interrupt for the free-fall event. The values are updated at
64 * 40Hz (at the lowest frequency), but as it can be pretty time consuming on
65 * some low processor, we poll the sensor only at 20Hz... enough for the
66 * joystick.
67 */
68
641615ab
SO
69#define LIS3_PWRON_DELAY_WAI_12B (5000)
70#define LIS3_PWRON_DELAY_WAI_8B (3000)
71
32496c76
SO
72/*
73 * LIS3LV02D spec says 1024 LSBs corresponds 1 G -> 1LSB is 1000/1024 mG
74 * LIS302D spec says: 18 mG / digit
75 * LIS3_ACCURACY is used to increase accuracy of the intermediate
76 * calculation results.
77 */
78#define LIS3_ACCURACY 1024
79/* Sensitivity values for -2G +2G scale */
80#define LIS3_SENSITIVITY_12B ((LIS3_ACCURACY * 1000) / 1024)
81#define LIS3_SENSITIVITY_8B (18 * LIS3_ACCURACY)
82
0bf5a8be 83/*
e2b2ed83
AC
84 * LIS331DLH spec says 1LSBs corresponds 4G/4096 -> 1LSB is 1000/1024 mG.
85 * Below macros defines sensitivity values for +/-2G. Dataout bits for
86 * +/-2G range is 12 bits so 4 bits adjustment must be done to get 12bit
87 * data from 16bit value. Currently this driver supports only 2G range.
0bf5a8be
AC
88 */
89#define LIS3DLH_SENSITIVITY_2G ((LIS3_ACCURACY * 1000) / 1024)
90#define SHIFT_ADJ_2G 4
91
477bc918
SO
92#define LIS3_DEFAULT_FUZZ_12B 3
93#define LIS3_DEFAULT_FLAT_12B 3
94#define LIS3_DEFAULT_FUZZ_8B 1
95#define LIS3_DEFAULT_FLAT_8B 1
32496c76 96
a38da2ed 97struct lis3lv02d lis3_dev = {
be84cfc5 98 .misc_wait = __WAIT_QUEUE_HEAD_INITIALIZER(lis3_dev.misc_wait),
ef2cfc79 99};
be84cfc5 100EXPORT_SYMBOL_GPL(lis3_dev);
455fbdd3 101
2ee32144
TI
102/* just like param_set_int() but does sanity-check so that it won't point
103 * over the axis array size
104 */
105static int param_set_axis(const char *val, const struct kernel_param *kp)
106{
107 int ret = param_set_int(val, kp);
108 if (!ret) {
109 int val = *(int *)kp->arg;
110 if (val < 0)
111 val = -val;
112 if (!val || val > 3)
113 return -EINVAL;
114 }
115 return ret;
116}
117
118static struct kernel_param_ops param_ops_axis = {
119 .set = param_set_axis,
120 .get = param_get_int,
121};
122
bafeafea
RR
123#define param_check_axis(name, p) param_check_int(name, p)
124
2ee32144
TI
125module_param_array_named(axes, lis3_dev.ac.as_array, axis, NULL, 0644);
126MODULE_PARM_DESC(axes, "Axis-mapping for x,y,z directions");
127
a38da2ed
DM
128static s16 lis3lv02d_read_8(struct lis3lv02d *lis3, int reg)
129{
130 s8 lo;
131 if (lis3->read(lis3, reg, &lo) < 0)
132 return 0;
133
134 return lo;
135}
136
bc62c147 137static s16 lis3lv02d_read_12(struct lis3lv02d *lis3, int reg)
be84cfc5
PM
138{
139 u8 lo, hi;
140
a38da2ed
DM
141 lis3->read(lis3, reg - 1, &lo);
142 lis3->read(lis3, reg, &hi);
be84cfc5
PM
143 /* In "12 bit right justified" mode, bit 6, bit 7, bit 8 = bit 5 */
144 return (s16)((hi << 8) | lo);
145}
146
0bf5a8be 147/* 12bits for 2G range, 13 bits for 4G range and 14 bits for 8G range */
e2b2ed83 148static s16 lis331dlh_read_data(struct lis3lv02d *lis3, int reg)
0bf5a8be
AC
149{
150 u8 lo, hi;
151 int v;
152
153 lis3->read(lis3, reg - 1, &lo);
154 lis3->read(lis3, reg, &hi);
155 v = (int) ((hi << 8) | lo);
156
157 return (s16) v >> lis3->shift_adj;
158}
159
455fbdd3
PM
160/**
161 * lis3lv02d_get_axis - For the given axis, give the value converted
162 * @axis: 1,2,3 - can also be negative
163 * @hw_values: raw values returned by the hardware
164 *
165 * Returns the converted value.
166 */
167static inline int lis3lv02d_get_axis(s8 axis, int hw_values[3])
168{
169 if (axis > 0)
170 return hw_values[axis - 1];
171 else
172 return -hw_values[-axis - 1];
173}
174
175/**
176 * lis3lv02d_get_xyz - Get X, Y and Z axis values from the accelerometer
a38da2ed
DM
177 * @lis3: pointer to the device struct
178 * @x: where to store the X axis value
179 * @y: where to store the Y axis value
180 * @z: where to store the Z axis value
455fbdd3
PM
181 *
182 * Note that 40Hz input device can eat up about 10% CPU at 800MHZ
183 */
a38da2ed 184static void lis3lv02d_get_xyz(struct lis3lv02d *lis3, int *x, int *y, int *z)
455fbdd3
PM
185{
186 int position[3];
32496c76 187 int i;
455fbdd3 188
f10a5407 189 if (lis3->blkread) {
895c156c 190 if (lis3->whoami == WAI_12B) {
f10a5407
SO
191 u16 data[3];
192 lis3->blkread(lis3, OUTX_L, 6, (u8 *)data);
193 for (i = 0; i < 3; i++)
194 position[i] = (s16)le16_to_cpu(data[i]);
195 } else {
196 u8 data[5];
197 /* Data: x, dummy, y, dummy, z */
198 lis3->blkread(lis3, OUTX, 5, data);
199 for (i = 0; i < 3; i++)
200 position[i] = (s8)data[i * 2];
201 }
202 } else {
203 position[0] = lis3->read_data(lis3, OUTX);
204 position[1] = lis3->read_data(lis3, OUTY);
205 position[2] = lis3->read_data(lis3, OUTZ);
206 }
455fbdd3 207
32496c76
SO
208 for (i = 0; i < 3; i++)
209 position[i] = (position[i] * lis3->scale) / LIS3_ACCURACY;
210
a002ee89
EP
211 *x = lis3lv02d_get_axis(lis3->ac.x, position);
212 *y = lis3lv02d_get_axis(lis3->ac.y, position);
213 *z = lis3lv02d_get_axis(lis3->ac.z, position);
455fbdd3
PM
214}
215
641615ab
SO
216/* conversion btw sampling rate and the register values */
217static int lis3_12_rates[4] = {40, 160, 640, 2560};
218static int lis3_8_rates[2] = {100, 400};
78537c3b 219static int lis3_3dc_rates[16] = {0, 1, 10, 25, 50, 100, 200, 400, 1600, 5000};
0bf5a8be 220static int lis3_3dlh_rates[4] = {50, 100, 400, 1000};
641615ab 221
a253aaef 222/* ODR is Output Data Rate */
895c156c 223static int lis3lv02d_get_odr(struct lis3lv02d *lis3)
641615ab
SO
224{
225 u8 ctrl;
a253aaef 226 int shift;
641615ab 227
895c156c
ÉP
228 lis3->read(lis3, CTRL_REG1, &ctrl);
229 ctrl &= lis3->odr_mask;
230 shift = ffs(lis3->odr_mask) - 1;
231 return lis3->odrs[(ctrl >> shift)];
a253aaef 232}
641615ab 233
1510dd59
ÉP
234static int lis3lv02d_get_pwron_wait(struct lis3lv02d *lis3)
235{
895c156c 236 int div = lis3lv02d_get_odr(lis3);
1510dd59
ÉP
237
238 if (WARN_ONCE(div == 0, "device returned spurious data"))
239 return -ENXIO;
240
241 /* LIS3 power on delay is quite long */
242 msleep(lis3->pwron_delay / div);
243 return 0;
244}
245
895c156c 246static int lis3lv02d_set_odr(struct lis3lv02d *lis3, int rate)
a253aaef
SO
247{
248 u8 ctrl;
249 int i, len, shift;
250
78537c3b
TI
251 if (!rate)
252 return -EINVAL;
253
895c156c
ÉP
254 lis3->read(lis3, CTRL_REG1, &ctrl);
255 ctrl &= ~lis3->odr_mask;
256 len = 1 << hweight_long(lis3->odr_mask); /* # of possible values */
257 shift = ffs(lis3->odr_mask) - 1;
a253aaef
SO
258
259 for (i = 0; i < len; i++)
895c156c
ÉP
260 if (lis3->odrs[i] == rate) {
261 lis3->write(lis3, CTRL_REG1,
a253aaef
SO
262 ctrl | (i << shift));
263 return 0;
264 }
265 return -EINVAL;
641615ab
SO
266}
267
2db4a76d
SO
268static int lis3lv02d_selftest(struct lis3lv02d *lis3, s16 results[3])
269{
78537c3b 270 u8 ctlreg, reg;
2db4a76d
SO
271 s16 x, y, z;
272 u8 selftest;
273 int ret;
029756d0
SO
274 u8 ctrl_reg_data;
275 unsigned char irq_cfg;
2db4a76d
SO
276
277 mutex_lock(&lis3->mutex);
029756d0
SO
278
279 irq_cfg = lis3->irq_cfg;
895c156c 280 if (lis3->whoami == WAI_8B) {
029756d0
SO
281 lis3->data_ready_count[IRQ_LINE0] = 0;
282 lis3->data_ready_count[IRQ_LINE1] = 0;
283
284 /* Change interrupt cfg to data ready for selftest */
895c156c 285 atomic_inc(&lis3->wake_thread);
029756d0
SO
286 lis3->irq_cfg = LIS3_IRQ1_DATA_READY | LIS3_IRQ2_DATA_READY;
287 lis3->read(lis3, CTRL_REG3, &ctrl_reg_data);
288 lis3->write(lis3, CTRL_REG3, (ctrl_reg_data &
289 ~(LIS3_IRQ1_MASK | LIS3_IRQ2_MASK)) |
290 (LIS3_IRQ1_DATA_READY | LIS3_IRQ2_DATA_READY));
291 }
292
0bf5a8be 293 if ((lis3->whoami == WAI_3DC) || (lis3->whoami == WAI_3DLH)) {
78537c3b
TI
294 ctlreg = CTRL_REG4;
295 selftest = CTRL4_ST0;
296 } else {
297 ctlreg = CTRL_REG1;
895c156c 298 if (lis3->whoami == WAI_12B)
78537c3b
TI
299 selftest = CTRL1_ST;
300 else
301 selftest = CTRL1_STP;
302 }
2db4a76d 303
78537c3b
TI
304 lis3->read(lis3, ctlreg, &reg);
305 lis3->write(lis3, ctlreg, (reg | selftest));
1510dd59
ÉP
306 ret = lis3lv02d_get_pwron_wait(lis3);
307 if (ret)
308 goto fail;
2db4a76d
SO
309
310 /* Read directly to avoid axis remap */
311 x = lis3->read_data(lis3, OUTX);
312 y = lis3->read_data(lis3, OUTY);
313 z = lis3->read_data(lis3, OUTZ);
314
315 /* back to normal settings */
78537c3b 316 lis3->write(lis3, ctlreg, reg);
1510dd59
ÉP
317 ret = lis3lv02d_get_pwron_wait(lis3);
318 if (ret)
319 goto fail;
2db4a76d
SO
320
321 results[0] = x - lis3->read_data(lis3, OUTX);
322 results[1] = y - lis3->read_data(lis3, OUTY);
323 results[2] = z - lis3->read_data(lis3, OUTZ);
324
325 ret = 0;
029756d0 326
895c156c 327 if (lis3->whoami == WAI_8B) {
029756d0 328 /* Restore original interrupt configuration */
895c156c 329 atomic_dec(&lis3->wake_thread);
029756d0
SO
330 lis3->write(lis3, CTRL_REG3, ctrl_reg_data);
331 lis3->irq_cfg = irq_cfg;
332
333 if ((irq_cfg & LIS3_IRQ1_MASK) &&
334 lis3->data_ready_count[IRQ_LINE0] < 2) {
335 ret = SELFTEST_IRQ;
336 goto fail;
337 }
338
339 if ((irq_cfg & LIS3_IRQ2_MASK) &&
340 lis3->data_ready_count[IRQ_LINE1] < 2) {
341 ret = SELFTEST_IRQ;
342 goto fail;
343 }
344 }
345
2db4a76d
SO
346 if (lis3->pdata) {
347 int i;
348 for (i = 0; i < 3; i++) {
349 /* Check against selftest acceptance limits */
350 if ((results[i] < lis3->pdata->st_min_limits[i]) ||
351 (results[i] > lis3->pdata->st_max_limits[i])) {
029756d0 352 ret = SELFTEST_FAIL;
2db4a76d
SO
353 goto fail;
354 }
355 }
356 }
357
358 /* test passed */
359fail:
360 mutex_unlock(&lis3->mutex);
361 return ret;
362}
363
f9deb41f
SO
364/*
365 * Order of registers in the list affects to order of the restore process.
366 * Perhaps it is a good idea to set interrupt enable register as a last one
367 * after all other configurations
368 */
369static u8 lis3_wai8_regs[] = { FF_WU_CFG_1, FF_WU_THS_1, FF_WU_DURATION_1,
370 FF_WU_CFG_2, FF_WU_THS_2, FF_WU_DURATION_2,
371 CLICK_CFG, CLICK_SRC, CLICK_THSY_X, CLICK_THSZ,
372 CLICK_TIMELIMIT, CLICK_LATENCY, CLICK_WINDOW,
373 CTRL_REG1, CTRL_REG2, CTRL_REG3};
374
375static u8 lis3_wai12_regs[] = {FF_WU_CFG, FF_WU_THS_L, FF_WU_THS_H,
376 FF_WU_DURATION, DD_CFG, DD_THSI_L, DD_THSI_H,
377 DD_THSE_L, DD_THSE_H,
378 CTRL_REG1, CTRL_REG3, CTRL_REG2};
379
380static inline void lis3_context_save(struct lis3lv02d *lis3)
381{
382 int i;
383 for (i = 0; i < lis3->regs_size; i++)
384 lis3->read(lis3, lis3->regs[i], &lis3->reg_cache[i]);
385 lis3->regs_stored = true;
386}
387
388static inline void lis3_context_restore(struct lis3lv02d *lis3)
389{
390 int i;
391 if (lis3->regs_stored)
392 for (i = 0; i < lis3->regs_size; i++)
393 lis3->write(lis3, lis3->regs[i], lis3->reg_cache[i]);
394}
395
a38da2ed 396void lis3lv02d_poweroff(struct lis3lv02d *lis3)
455fbdd3 397{
f9deb41f
SO
398 if (lis3->reg_ctrl)
399 lis3_context_save(lis3);
a002ee89
EP
400 /* disable X,Y,Z axis and power down */
401 lis3->write(lis3, CTRL_REG1, 0x00);
f9deb41f
SO
402 if (lis3->reg_ctrl)
403 lis3->reg_ctrl(lis3, LIS3_REG_OFF);
455fbdd3 404}
cfce41a6 405EXPORT_SYMBOL_GPL(lis3lv02d_poweroff);
455fbdd3 406
1510dd59 407int lis3lv02d_poweron(struct lis3lv02d *lis3)
455fbdd3 408{
1510dd59 409 int err;
a002ee89 410 u8 reg;
455fbdd3 411
a002ee89 412 lis3->init(lis3);
455fbdd3 413
a002ee89
EP
414 /*
415 * Common configuration
4b5d95b3
ÉP
416 * BDU: (12 bits sensors only) LSB and MSB values are not updated until
417 * both have been read. So the value read will always be correct.
2a7fade7 418 * Set BOOT bit to refresh factory tuning values.
a002ee89 419 */
05faadcf
TI
420 if (lis3->pdata) {
421 lis3->read(lis3, CTRL_REG2, &reg);
422 if (lis3->whoami == WAI_12B)
423 reg |= CTRL2_BDU | CTRL2_BOOT;
0bf5a8be
AC
424 else if (lis3->whoami == WAI_3DLH)
425 reg |= CTRL2_BOOT_3DLH;
05faadcf
TI
426 else
427 reg |= CTRL2_BOOT_8B;
428 lis3->write(lis3, CTRL_REG2, reg);
0bf5a8be
AC
429
430 if (lis3->whoami == WAI_3DLH) {
431 lis3->read(lis3, CTRL_REG4, &reg);
432 reg |= CTRL4_BDU;
433 lis3->write(lis3, CTRL_REG4, reg);
434 }
05faadcf 435 }
2a7fade7 436
1510dd59
ÉP
437 err = lis3lv02d_get_pwron_wait(lis3);
438 if (err)
439 return err;
2a7fade7 440
f9deb41f
SO
441 if (lis3->reg_ctrl)
442 lis3_context_restore(lis3);
1510dd59
ÉP
443
444 return 0;
455fbdd3 445}
a002ee89
EP
446EXPORT_SYMBOL_GPL(lis3lv02d_poweron);
447
455fbdd3 448
6d94d408
SO
449static void lis3lv02d_joystick_poll(struct input_polled_dev *pidev)
450{
895c156c 451 struct lis3lv02d *lis3 = pidev->private;
6d94d408
SO
452 int x, y, z;
453
895c156c
ÉP
454 mutex_lock(&lis3->mutex);
455 lis3lv02d_get_xyz(lis3, &x, &y, &z);
6d94d408
SO
456 input_report_abs(pidev->input, ABS_X, x);
457 input_report_abs(pidev->input, ABS_Y, y);
458 input_report_abs(pidev->input, ABS_Z, z);
459 input_sync(pidev->input);
895c156c 460 mutex_unlock(&lis3->mutex);
6d94d408
SO
461}
462
2a346996
SO
463static void lis3lv02d_joystick_open(struct input_polled_dev *pidev)
464{
895c156c 465 struct lis3lv02d *lis3 = pidev->private;
e726111f 466
895c156c
ÉP
467 if (lis3->pm_dev)
468 pm_runtime_get_sync(lis3->pm_dev);
469
470 if (lis3->pdata && lis3->whoami == WAI_8B && lis3->idev)
471 atomic_set(&lis3->wake_thread, 1);
821f6646
SO
472 /*
473 * Update coordinates for the case where poll interval is 0 and
474 * the chip in running purely under interrupt control
475 */
476 lis3lv02d_joystick_poll(pidev);
2a346996
SO
477}
478
479static void lis3lv02d_joystick_close(struct input_polled_dev *pidev)
480{
895c156c
ÉP
481 struct lis3lv02d *lis3 = pidev->private;
482
483 atomic_set(&lis3->wake_thread, 0);
484 if (lis3->pm_dev)
485 pm_runtime_put(lis3->pm_dev);
2a346996
SO
486}
487
895c156c 488static irqreturn_t lis302dl_interrupt(int irq, void *data)
ef2cfc79 489{
895c156c
ÉP
490 struct lis3lv02d *lis3 = data;
491
492 if (!test_bit(0, &lis3->misc_opened))
92ba4fe4
SO
493 goto out;
494
ef2cfc79
PM
495 /*
496 * Be careful: on some HP laptops the bios force DD when on battery and
497 * the lid is closed. This leads to interrupts as soon as a little move
498 * is done.
499 */
895c156c 500 atomic_inc(&lis3->count);
ef2cfc79 501
895c156c
ÉP
502 wake_up_interruptible(&lis3->misc_wait);
503 kill_fasync(&lis3->async_queue, SIGIO, POLL_IN);
92ba4fe4 504out:
895c156c 505 if (atomic_read(&lis3->wake_thread))
92ba4fe4 506 return IRQ_WAKE_THREAD;
ef2cfc79
PM
507 return IRQ_HANDLED;
508}
509
6d94d408
SO
510static void lis302dl_interrupt_handle_click(struct lis3lv02d *lis3)
511{
512 struct input_dev *dev = lis3->idev->input;
513 u8 click_src;
514
515 mutex_lock(&lis3->mutex);
516 lis3->read(lis3, CLICK_SRC, &click_src);
517
518 if (click_src & CLICK_SINGLE_X) {
519 input_report_key(dev, lis3->mapped_btns[0], 1);
520 input_report_key(dev, lis3->mapped_btns[0], 0);
521 }
522
523 if (click_src & CLICK_SINGLE_Y) {
524 input_report_key(dev, lis3->mapped_btns[1], 1);
525 input_report_key(dev, lis3->mapped_btns[1], 0);
526 }
527
528 if (click_src & CLICK_SINGLE_Z) {
529 input_report_key(dev, lis3->mapped_btns[2], 1);
530 input_report_key(dev, lis3->mapped_btns[2], 0);
531 }
532 input_sync(dev);
533 mutex_unlock(&lis3->mutex);
534}
535
029756d0 536static inline void lis302dl_data_ready(struct lis3lv02d *lis3, int index)
ef2cfc79 537{
029756d0
SO
538 int dummy;
539
540 /* Dummy read to ack interrupt */
541 lis3lv02d_get_xyz(lis3, &dummy, &dummy, &dummy);
542 lis3->data_ready_count[index]++;
543}
6d94d408 544
029756d0
SO
545static irqreturn_t lis302dl_interrupt_thread1_8b(int irq, void *data)
546{
6d94d408 547 struct lis3lv02d *lis3 = data;
029756d0 548 u8 irq_cfg = lis3->irq_cfg & LIS3_IRQ1_MASK;
6d94d408 549
029756d0 550 if (irq_cfg == LIS3_IRQ1_CLICK)
6d94d408 551 lis302dl_interrupt_handle_click(lis3);
029756d0
SO
552 else if (unlikely(irq_cfg == LIS3_IRQ1_DATA_READY))
553 lis302dl_data_ready(lis3, IRQ_LINE0);
6d94d408 554 else
e726111f 555 lis3lv02d_joystick_poll(lis3->idev);
6d94d408 556
92ba4fe4
SO
557 return IRQ_HANDLED;
558}
ef2cfc79 559
92ba4fe4
SO
560static irqreturn_t lis302dl_interrupt_thread2_8b(int irq, void *data)
561{
6d94d408 562 struct lis3lv02d *lis3 = data;
029756d0 563 u8 irq_cfg = lis3->irq_cfg & LIS3_IRQ2_MASK;
6d94d408 564
029756d0 565 if (irq_cfg == LIS3_IRQ2_CLICK)
6d94d408 566 lis302dl_interrupt_handle_click(lis3);
029756d0
SO
567 else if (unlikely(irq_cfg == LIS3_IRQ2_DATA_READY))
568 lis302dl_data_ready(lis3, IRQ_LINE1);
6d94d408 569 else
e726111f 570 lis3lv02d_joystick_poll(lis3->idev);
6d94d408 571
92ba4fe4
SO
572 return IRQ_HANDLED;
573}
574
575static int lis3lv02d_misc_open(struct inode *inode, struct file *file)
576{
895c156c
ÉP
577 struct lis3lv02d *lis3 = container_of(file->private_data,
578 struct lis3lv02d, miscdev);
579
580 if (test_and_set_bit(0, &lis3->misc_opened))
ef2cfc79
PM
581 return -EBUSY; /* already open */
582
895c156c
ÉP
583 if (lis3->pm_dev)
584 pm_runtime_get_sync(lis3->pm_dev);
2a346996 585
895c156c 586 atomic_set(&lis3->count, 0);
ef2cfc79
PM
587 return 0;
588}
589
590static int lis3lv02d_misc_release(struct inode *inode, struct file *file)
591{
895c156c
ÉP
592 struct lis3lv02d *lis3 = container_of(file->private_data,
593 struct lis3lv02d, miscdev);
594
595 fasync_helper(-1, file, 0, &lis3->async_queue);
596 clear_bit(0, &lis3->misc_opened); /* release the device */
597 if (lis3->pm_dev)
598 pm_runtime_put(lis3->pm_dev);
ef2cfc79
PM
599 return 0;
600}
601
602static ssize_t lis3lv02d_misc_read(struct file *file, char __user *buf,
603 size_t count, loff_t *pos)
604{
895c156c
ÉP
605 struct lis3lv02d *lis3 = container_of(file->private_data,
606 struct lis3lv02d, miscdev);
607
ef2cfc79
PM
608 DECLARE_WAITQUEUE(wait, current);
609 u32 data;
610 unsigned char byte_data;
611 ssize_t retval = 1;
612
613 if (count < 1)
614 return -EINVAL;
615
895c156c 616 add_wait_queue(&lis3->misc_wait, &wait);
ef2cfc79
PM
617 while (true) {
618 set_current_state(TASK_INTERRUPTIBLE);
895c156c 619 data = atomic_xchg(&lis3->count, 0);
ef2cfc79
PM
620 if (data)
621 break;
622
623 if (file->f_flags & O_NONBLOCK) {
624 retval = -EAGAIN;
625 goto out;
626 }
627
628 if (signal_pending(current)) {
629 retval = -ERESTARTSYS;
630 goto out;
631 }
632
633 schedule();
634 }
635
636 if (data < 255)
637 byte_data = data;
638 else
639 byte_data = 255;
640
641 /* make sure we are not going into copy_to_user() with
642 * TASK_INTERRUPTIBLE state */
643 set_current_state(TASK_RUNNING);
644 if (copy_to_user(buf, &byte_data, sizeof(byte_data)))
645 retval = -EFAULT;
646
647out:
648 __set_current_state(TASK_RUNNING);
895c156c 649 remove_wait_queue(&lis3->misc_wait, &wait);
ef2cfc79
PM
650
651 return retval;
652}
653
654static unsigned int lis3lv02d_misc_poll(struct file *file, poll_table *wait)
655{
895c156c
ÉP
656 struct lis3lv02d *lis3 = container_of(file->private_data,
657 struct lis3lv02d, miscdev);
658
659 poll_wait(file, &lis3->misc_wait, wait);
660 if (atomic_read(&lis3->count))
ef2cfc79
PM
661 return POLLIN | POLLRDNORM;
662 return 0;
663}
664
665static int lis3lv02d_misc_fasync(int fd, struct file *file, int on)
666{
895c156c
ÉP
667 struct lis3lv02d *lis3 = container_of(file->private_data,
668 struct lis3lv02d, miscdev);
669
670 return fasync_helper(fd, file, on, &lis3->async_queue);
ef2cfc79
PM
671}
672
673static const struct file_operations lis3lv02d_misc_fops = {
674 .owner = THIS_MODULE,
675 .llseek = no_llseek,
676 .read = lis3lv02d_misc_read,
677 .open = lis3lv02d_misc_open,
678 .release = lis3lv02d_misc_release,
679 .poll = lis3lv02d_misc_poll,
680 .fasync = lis3lv02d_misc_fasync,
681};
682
e1e5687d 683int lis3lv02d_joystick_enable(struct lis3lv02d *lis3)
455fbdd3 684{
dc6ea97b 685 struct input_dev *input_dev;
455fbdd3 686 int err;
32496c76 687 int max_val, fuzz, flat;
6d94d408 688 int btns[] = {BTN_X, BTN_Y, BTN_Z};
455fbdd3 689
895c156c 690 if (lis3->idev)
455fbdd3
PM
691 return -EINVAL;
692
895c156c
ÉP
693 lis3->idev = input_allocate_polled_device();
694 if (!lis3->idev)
455fbdd3
PM
695 return -ENOMEM;
696
895c156c
ÉP
697 lis3->idev->poll = lis3lv02d_joystick_poll;
698 lis3->idev->open = lis3lv02d_joystick_open;
699 lis3->idev->close = lis3lv02d_joystick_close;
700 lis3->idev->poll_interval = MDPS_POLL_INTERVAL;
701 lis3->idev->poll_interval_min = MDPS_POLL_MIN;
702 lis3->idev->poll_interval_max = MDPS_POLL_MAX;
703 lis3->idev->private = lis3;
704 input_dev = lis3->idev->input;
dc6ea97b 705
dc6ea97b
EP
706 input_dev->name = "ST LIS3LV02DL Accelerometer";
707 input_dev->phys = DRIVER_NAME "/input0";
708 input_dev->id.bustype = BUS_HOST;
709 input_dev->id.vendor = 0;
895c156c 710 input_dev->dev.parent = &lis3->pdev->dev;
455fbdd3 711
dc6ea97b 712 set_bit(EV_ABS, input_dev->evbit);
895c156c
ÉP
713 max_val = (lis3->mdps_max_val * lis3->scale) / LIS3_ACCURACY;
714 if (lis3->whoami == WAI_12B) {
477bc918
SO
715 fuzz = LIS3_DEFAULT_FUZZ_12B;
716 flat = LIS3_DEFAULT_FLAT_12B;
717 } else {
718 fuzz = LIS3_DEFAULT_FUZZ_8B;
719 flat = LIS3_DEFAULT_FLAT_8B;
720 }
895c156c
ÉP
721 fuzz = (fuzz * lis3->scale) / LIS3_ACCURACY;
722 flat = (flat * lis3->scale) / LIS3_ACCURACY;
477bc918 723
32496c76
SO
724 input_set_abs_params(input_dev, ABS_X, -max_val, max_val, fuzz, flat);
725 input_set_abs_params(input_dev, ABS_Y, -max_val, max_val, fuzz, flat);
726 input_set_abs_params(input_dev, ABS_Z, -max_val, max_val, fuzz, flat);
455fbdd3 727
895c156c
ÉP
728 lis3->mapped_btns[0] = lis3lv02d_get_axis(abs(lis3->ac.x), btns);
729 lis3->mapped_btns[1] = lis3lv02d_get_axis(abs(lis3->ac.y), btns);
730 lis3->mapped_btns[2] = lis3lv02d_get_axis(abs(lis3->ac.z), btns);
6d94d408 731
895c156c 732 err = input_register_polled_device(lis3->idev);
455fbdd3 733 if (err) {
895c156c
ÉP
734 input_free_polled_device(lis3->idev);
735 lis3->idev = NULL;
455fbdd3
PM
736 }
737
738 return err;
739}
cfce41a6 740EXPORT_SYMBOL_GPL(lis3lv02d_joystick_enable);
455fbdd3 741
e1e5687d 742void lis3lv02d_joystick_disable(struct lis3lv02d *lis3)
455fbdd3 743{
895c156c
ÉP
744 if (lis3->irq)
745 free_irq(lis3->irq, lis3);
746 if (lis3->pdata && lis3->pdata->irq2)
747 free_irq(lis3->pdata->irq2, lis3);
92ba4fe4 748
895c156c 749 if (!lis3->idev)
455fbdd3
PM
750 return;
751
895c156c
ÉP
752 if (lis3->irq)
753 misc_deregister(&lis3->miscdev);
754 input_unregister_polled_device(lis3->idev);
755 input_free_polled_device(lis3->idev);
756 lis3->idev = NULL;
455fbdd3 757}
cfce41a6 758EXPORT_SYMBOL_GPL(lis3lv02d_joystick_disable);
455fbdd3 759
455fbdd3 760/* Sysfs stuff */
2a346996
SO
761static void lis3lv02d_sysfs_poweron(struct lis3lv02d *lis3)
762{
763 /*
764 * SYSFS functions are fast visitors so put-call
765 * immediately after the get-call. However, keep
766 * chip running for a while and schedule delayed
767 * suspend. This way periodic sysfs calls doesn't
768 * suffer from relatively long power up time.
769 */
770
771 if (lis3->pm_dev) {
772 pm_runtime_get_sync(lis3->pm_dev);
773 pm_runtime_put_noidle(lis3->pm_dev);
774 pm_schedule_suspend(lis3->pm_dev, LIS3_SYSFS_POWERDOWN_DELAY);
775 }
776}
777
2db4a76d
SO
778static ssize_t lis3lv02d_selftest_show(struct device *dev,
779 struct device_attribute *attr, char *buf)
780{
895c156c 781 struct lis3lv02d *lis3 = dev_get_drvdata(dev);
2db4a76d
SO
782 s16 values[3];
783
029756d0
SO
784 static const char ok[] = "OK";
785 static const char fail[] = "FAIL";
786 static const char irq[] = "FAIL_IRQ";
787 const char *res;
788
895c156c
ÉP
789 lis3lv02d_sysfs_poweron(lis3);
790 switch (lis3lv02d_selftest(lis3, values)) {
029756d0
SO
791 case SELFTEST_FAIL:
792 res = fail;
793 break;
794 case SELFTEST_IRQ:
795 res = irq;
796 break;
797 case SELFTEST_OK:
798 default:
799 res = ok;
800 break;
801 }
802 return sprintf(buf, "%s %d %d %d\n", res,
2db4a76d
SO
803 values[0], values[1], values[2]);
804}
805
455fbdd3
PM
806static ssize_t lis3lv02d_position_show(struct device *dev,
807 struct device_attribute *attr, char *buf)
808{
895c156c 809 struct lis3lv02d *lis3 = dev_get_drvdata(dev);
455fbdd3
PM
810 int x, y, z;
811
895c156c
ÉP
812 lis3lv02d_sysfs_poweron(lis3);
813 mutex_lock(&lis3->mutex);
814 lis3lv02d_get_xyz(lis3, &x, &y, &z);
815 mutex_unlock(&lis3->mutex);
455fbdd3
PM
816 return sprintf(buf, "(%d,%d,%d)\n", x, y, z);
817}
818
455fbdd3
PM
819static ssize_t lis3lv02d_rate_show(struct device *dev,
820 struct device_attribute *attr, char *buf)
821{
895c156c
ÉP
822 struct lis3lv02d *lis3 = dev_get_drvdata(dev);
823
824 lis3lv02d_sysfs_poweron(lis3);
825 return sprintf(buf, "%d\n", lis3lv02d_get_odr(lis3));
455fbdd3
PM
826}
827
a253aaef
SO
828static ssize_t lis3lv02d_rate_set(struct device *dev,
829 struct device_attribute *attr, const char *buf,
830 size_t count)
831{
895c156c 832 struct lis3lv02d *lis3 = dev_get_drvdata(dev);
a253aaef
SO
833 unsigned long rate;
834
835 if (strict_strtoul(buf, 0, &rate))
836 return -EINVAL;
837
895c156c
ÉP
838 lis3lv02d_sysfs_poweron(lis3);
839 if (lis3lv02d_set_odr(lis3, rate))
a253aaef
SO
840 return -EINVAL;
841
842 return count;
843}
844
2db4a76d 845static DEVICE_ATTR(selftest, S_IRUSR, lis3lv02d_selftest_show, NULL);
455fbdd3 846static DEVICE_ATTR(position, S_IRUGO, lis3lv02d_position_show, NULL);
a253aaef
SO
847static DEVICE_ATTR(rate, S_IRUGO | S_IWUSR, lis3lv02d_rate_show,
848 lis3lv02d_rate_set);
455fbdd3
PM
849
850static struct attribute *lis3lv02d_attributes[] = {
2db4a76d 851 &dev_attr_selftest.attr,
455fbdd3 852 &dev_attr_position.attr,
455fbdd3
PM
853 &dev_attr_rate.attr,
854 NULL
855};
856
857static struct attribute_group lis3lv02d_attribute_group = {
858 .attrs = lis3lv02d_attributes
859};
860
cfce41a6 861
a38da2ed 862static int lis3lv02d_add_fs(struct lis3lv02d *lis3)
455fbdd3 863{
a002ee89
EP
864 lis3->pdev = platform_device_register_simple(DRIVER_NAME, -1, NULL, 0);
865 if (IS_ERR(lis3->pdev))
866 return PTR_ERR(lis3->pdev);
455fbdd3 867
895c156c 868 platform_set_drvdata(lis3->pdev, lis3);
a002ee89 869 return sysfs_create_group(&lis3->pdev->dev.kobj, &lis3lv02d_attribute_group);
455fbdd3
PM
870}
871
a002ee89 872int lis3lv02d_remove_fs(struct lis3lv02d *lis3)
455fbdd3 873{
a002ee89
EP
874 sysfs_remove_group(&lis3->pdev->dev.kobj, &lis3lv02d_attribute_group);
875 platform_device_unregister(lis3->pdev);
2a346996
SO
876 if (lis3->pm_dev) {
877 /* Barrier after the sysfs remove */
878 pm_runtime_barrier(lis3->pm_dev);
879
880 /* SYSFS may have left chip running. Turn off if necessary */
881 if (!pm_runtime_suspended(lis3->pm_dev))
895c156c 882 lis3lv02d_poweroff(lis3);
2a346996
SO
883
884 pm_runtime_disable(lis3->pm_dev);
885 pm_runtime_set_suspended(lis3->pm_dev);
886 }
f9deb41f 887 kfree(lis3->reg_cache);
455fbdd3
PM
888 return 0;
889}
cfce41a6 890EXPORT_SYMBOL_GPL(lis3lv02d_remove_fs);
455fbdd3 891
d7f81d42 892static void lis3lv02d_8b_configure(struct lis3lv02d *lis3,
ecc437ae
SO
893 struct lis3lv02d_platform_data *p)
894{
92ba4fe4 895 int err;
342c5f12
SO
896 int ctrl2 = p->hipass_ctrl;
897
ecc437ae 898 if (p->click_flags) {
d7f81d42
ÉP
899 lis3->write(lis3, CLICK_CFG, p->click_flags);
900 lis3->write(lis3, CLICK_TIMELIMIT, p->click_time_limit);
901 lis3->write(lis3, CLICK_LATENCY, p->click_latency);
902 lis3->write(lis3, CLICK_WINDOW, p->click_window);
903 lis3->write(lis3, CLICK_THSZ, p->click_thresh_z & 0xf);
904 lis3->write(lis3, CLICK_THSY_X,
ecc437ae
SO
905 (p->click_thresh_x & 0xf) |
906 (p->click_thresh_y << 4));
6d94d408 907
d7f81d42 908 if (lis3->idev) {
895c156c 909 struct input_dev *input_dev = lis3->idev->input;
6d94d408
SO
910 input_set_capability(input_dev, EV_KEY, BTN_X);
911 input_set_capability(input_dev, EV_KEY, BTN_Y);
912 input_set_capability(input_dev, EV_KEY, BTN_Z);
913 }
ecc437ae
SO
914 }
915
916 if (p->wakeup_flags) {
d7f81d42
ÉP
917 lis3->write(lis3, FF_WU_CFG_1, p->wakeup_flags);
918 lis3->write(lis3, FF_WU_THS_1, p->wakeup_thresh & 0x7f);
cc23aa1c 919 /* pdata value + 1 to keep this backward compatible*/
d7f81d42 920 lis3->write(lis3, FF_WU_DURATION_1, p->duration1 + 1);
342c5f12
SO
921 ctrl2 ^= HP_FF_WU1; /* Xor to keep compatible with old pdata*/
922 }
923
924 if (p->wakeup_flags2) {
d7f81d42
ÉP
925 lis3->write(lis3, FF_WU_CFG_2, p->wakeup_flags2);
926 lis3->write(lis3, FF_WU_THS_2, p->wakeup_thresh2 & 0x7f);
cc23aa1c 927 /* pdata value + 1 to keep this backward compatible*/
d7f81d42 928 lis3->write(lis3, FF_WU_DURATION_2, p->duration2 + 1);
342c5f12 929 ctrl2 ^= HP_FF_WU2; /* Xor to keep compatible with old pdata*/
ecc437ae 930 }
342c5f12 931 /* Configure hipass filters */
d7f81d42 932 lis3->write(lis3, CTRL_REG2, ctrl2);
92ba4fe4
SO
933
934 if (p->irq2) {
935 err = request_threaded_irq(p->irq2,
936 NULL,
937 lis302dl_interrupt_thread2_8b,
cc23aa1c
SO
938 IRQF_TRIGGER_RISING | IRQF_ONESHOT |
939 (p->irq_flags2 & IRQF_TRIGGER_MASK),
895c156c 940 DRIVER_NAME, lis3);
92ba4fe4 941 if (err < 0)
63366d37 942 pr_err("No second IRQ. Limited functionality\n");
92ba4fe4 943 }
ecc437ae
SO
944}
945
ab337a63
DM
946/*
947 * Initialise the accelerometer and the various subsystems.
bc62c147 948 * Should be rather independent of the bus system.
ab337a63 949 */
d7f81d42 950int lis3lv02d_init_device(struct lis3lv02d *lis3)
ab337a63 951{
92ba4fe4
SO
952 int err;
953 irq_handler_t thread_fn;
cc23aa1c 954 int irq_flags = 0;
92ba4fe4 955
d7f81d42 956 lis3->whoami = lis3lv02d_read_8(lis3, WHO_AM_I);
a38da2ed 957
d7f81d42 958 switch (lis3->whoami) {
bc62c147 959 case WAI_12B:
63366d37 960 pr_info("12 bits sensor found\n");
d7f81d42
ÉP
961 lis3->read_data = lis3lv02d_read_12;
962 lis3->mdps_max_val = 2048;
963 lis3->pwron_delay = LIS3_PWRON_DELAY_WAI_12B;
964 lis3->odrs = lis3_12_rates;
965 lis3->odr_mask = CTRL1_DF0 | CTRL1_DF1;
966 lis3->scale = LIS3_SENSITIVITY_12B;
967 lis3->regs = lis3_wai12_regs;
968 lis3->regs_size = ARRAY_SIZE(lis3_wai12_regs);
a38da2ed 969 break;
bc62c147 970 case WAI_8B:
63366d37 971 pr_info("8 bits sensor found\n");
d7f81d42
ÉP
972 lis3->read_data = lis3lv02d_read_8;
973 lis3->mdps_max_val = 128;
974 lis3->pwron_delay = LIS3_PWRON_DELAY_WAI_8B;
975 lis3->odrs = lis3_8_rates;
976 lis3->odr_mask = CTRL1_DR;
977 lis3->scale = LIS3_SENSITIVITY_8B;
978 lis3->regs = lis3_wai8_regs;
979 lis3->regs_size = ARRAY_SIZE(lis3_wai8_regs);
a38da2ed 980 break;
78537c3b 981 case WAI_3DC:
63366d37 982 pr_info("8 bits 3DC sensor found\n");
d7f81d42
ÉP
983 lis3->read_data = lis3lv02d_read_8;
984 lis3->mdps_max_val = 128;
985 lis3->pwron_delay = LIS3_PWRON_DELAY_WAI_8B;
986 lis3->odrs = lis3_3dc_rates;
987 lis3->odr_mask = CTRL1_ODR0|CTRL1_ODR1|CTRL1_ODR2|CTRL1_ODR3;
988 lis3->scale = LIS3_SENSITIVITY_8B;
78537c3b 989 break;
0bf5a8be 990 case WAI_3DLH:
e2b2ed83
AC
991 pr_info("16 bits lis331dlh sensor found\n");
992 lis3->read_data = lis331dlh_read_data;
0bf5a8be
AC
993 lis3->mdps_max_val = 2048; /* 12 bits for 2G */
994 lis3->shift_adj = SHIFT_ADJ_2G;
995 lis3->pwron_delay = LIS3_PWRON_DELAY_WAI_8B;
996 lis3->odrs = lis3_3dlh_rates;
997 lis3->odr_mask = CTRL1_DR0 | CTRL1_DR1;
998 lis3->scale = LIS3DLH_SENSITIVITY_2G;
999 break;
a38da2ed 1000 default:
d7f81d42 1001 pr_err("unknown sensor type 0x%X\n", lis3->whoami);
a38da2ed
DM
1002 return -EINVAL;
1003 }
1004
d7f81d42 1005 lis3->reg_cache = kzalloc(max(sizeof(lis3_wai8_regs),
f9deb41f
SO
1006 sizeof(lis3_wai12_regs)), GFP_KERNEL);
1007
d7f81d42 1008 if (lis3->reg_cache == NULL) {
f9deb41f
SO
1009 printk(KERN_ERR DRIVER_NAME "out of memory\n");
1010 return -ENOMEM;
1011 }
1012
d7f81d42
ÉP
1013 mutex_init(&lis3->mutex);
1014 atomic_set(&lis3->wake_thread, 0);
2db4a76d 1015
d7f81d42
ÉP
1016 lis3lv02d_add_fs(lis3);
1017 err = lis3lv02d_poweron(lis3);
1510dd59 1018 if (err) {
d7f81d42 1019 lis3lv02d_remove_fs(lis3);
1510dd59
ÉP
1020 return err;
1021 }
ab337a63 1022
d7f81d42
ÉP
1023 if (lis3->pm_dev) {
1024 pm_runtime_set_active(lis3->pm_dev);
1025 pm_runtime_enable(lis3->pm_dev);
2a346996
SO
1026 }
1027
e1e5687d 1028 if (lis3lv02d_joystick_enable(lis3))
63366d37 1029 pr_err("joystick initialization failed\n");
ab337a63 1030
8f3128e7
DM
1031 /* passing in platform specific data is purely optional and only
1032 * used by the SPI transport layer at the moment */
d7f81d42
ÉP
1033 if (lis3->pdata) {
1034 struct lis3lv02d_platform_data *p = lis3->pdata;
8f3128e7 1035
d7f81d42
ÉP
1036 if (lis3->whoami == WAI_8B)
1037 lis3lv02d_8b_configure(lis3, p);
8873c334 1038
cc23aa1c
SO
1039 irq_flags = p->irq_flags1 & IRQF_TRIGGER_MASK;
1040
d7f81d42 1041 lis3->irq_cfg = p->irq_cfg;
8f3128e7 1042 if (p->irq_cfg)
d7f81d42 1043 lis3->write(lis3, CTRL_REG3, p->irq_cfg);
cc23aa1c
SO
1044
1045 if (p->default_rate)
895c156c 1046 lis3lv02d_set_odr(lis3, p->default_rate);
8f3128e7
DM
1047 }
1048
a38da2ed 1049 /* bail if we did not get an IRQ from the bus layer */
d7f81d42 1050 if (!lis3->irq) {
a20f0bc1 1051 pr_debug("No IRQ. Disabling /dev/freefall\n");
ab337a63
DM
1052 goto out;
1053 }
1054
92ba4fe4
SO
1055 /*
1056 * The sensor can generate interrupts for free-fall and direction
1057 * detection (distinguishable with FF_WU_SRC and DD_SRC) but to keep
1058 * the things simple and _fast_ we activate it only for free-fall, so
1059 * no need to read register (very slow with ACPI). For the same reason,
1060 * we forbid shared interrupts.
1061 *
1062 * IRQF_TRIGGER_RISING seems pointless on HP laptops because the
1063 * io-apic is not configurable (and generates a warning) but I keep it
1064 * in case of support for other hardware.
1065 */
d7f81d42 1066 if (lis3->pdata && lis3->whoami == WAI_8B)
92ba4fe4
SO
1067 thread_fn = lis302dl_interrupt_thread1_8b;
1068 else
1069 thread_fn = NULL;
1070
d7f81d42 1071 err = request_threaded_irq(lis3->irq, lis302dl_interrupt,
92ba4fe4 1072 thread_fn,
cc23aa1c
SO
1073 IRQF_TRIGGER_RISING | IRQF_ONESHOT |
1074 irq_flags,
895c156c 1075 DRIVER_NAME, lis3);
92ba4fe4
SO
1076
1077 if (err < 0) {
63366d37 1078 pr_err("Cannot get IRQ\n");
92ba4fe4
SO
1079 goto out;
1080 }
1081
895c156c
ÉP
1082 lis3->miscdev.minor = MISC_DYNAMIC_MINOR;
1083 lis3->miscdev.name = "freefall";
1084 lis3->miscdev.fops = &lis3lv02d_misc_fops;
1085
1086 if (misc_register(&lis3->miscdev))
63366d37 1087 pr_err("misc_register failed\n");
ab337a63 1088out:
ab337a63
DM
1089 return 0;
1090}
1091EXPORT_SYMBOL_GPL(lis3lv02d_init_device);
1092
455fbdd3 1093MODULE_DESCRIPTION("ST LIS3LV02Dx three-axis digital accelerometer driver");
ef2cfc79 1094MODULE_AUTHOR("Yan Burman, Eric Piel, Pavel Machek");
455fbdd3 1095MODULE_LICENSE("GPL");