]>
Commit | Line | Data |
---|---|---|
a45c6cb8 MC |
1 | /* |
2 | * drivers/mmc/host/omap_hsmmc.c | |
3 | * | |
4 | * Driver for OMAP2430/3430 MMC controller. | |
5 | * | |
6 | * Copyright (C) 2007 Texas Instruments. | |
7 | * | |
8 | * Authors: | |
9 | * Syed Mohammed Khasim <x0khasim@ti.com> | |
10 | * Madhusudhan <madhu.cr@ti.com> | |
11 | * Mohit Jalori <mjalori@ti.com> | |
12 | * | |
13 | * This file is licensed under the terms of the GNU General Public License | |
14 | * version 2. This program is licensed "as is" without any warranty of any | |
15 | * kind, whether express or implied. | |
16 | */ | |
17 | ||
18 | #include <linux/module.h> | |
19 | #include <linux/init.h> | |
ac330f44 | 20 | #include <linux/kernel.h> |
d900f712 | 21 | #include <linux/debugfs.h> |
c5c98927 | 22 | #include <linux/dmaengine.h> |
d900f712 | 23 | #include <linux/seq_file.h> |
031cd037 | 24 | #include <linux/sizes.h> |
a45c6cb8 MC |
25 | #include <linux/interrupt.h> |
26 | #include <linux/delay.h> | |
27 | #include <linux/dma-mapping.h> | |
28 | #include <linux/platform_device.h> | |
a45c6cb8 MC |
29 | #include <linux/timer.h> |
30 | #include <linux/clk.h> | |
46856a68 RN |
31 | #include <linux/of.h> |
32 | #include <linux/of_gpio.h> | |
33 | #include <linux/of_device.h> | |
3451c067 | 34 | #include <linux/omap-dma.h> |
a45c6cb8 | 35 | #include <linux/mmc/host.h> |
13189e78 | 36 | #include <linux/mmc/core.h> |
93caf8e6 | 37 | #include <linux/mmc/mmc.h> |
a45c6cb8 | 38 | #include <linux/io.h> |
db0fefc5 AH |
39 | #include <linux/gpio.h> |
40 | #include <linux/regulator/consumer.h> | |
46b76035 | 41 | #include <linux/pinctrl/consumer.h> |
fa4aa2d4 | 42 | #include <linux/pm_runtime.h> |
68f39e74 | 43 | #include <linux/platform_data/mmc-omap.h> |
a45c6cb8 MC |
44 | |
45 | /* OMAP HSMMC Host Controller Registers */ | |
11dd62a7 | 46 | #define OMAP_HSMMC_SYSSTATUS 0x0014 |
a45c6cb8 MC |
47 | #define OMAP_HSMMC_CON 0x002C |
48 | #define OMAP_HSMMC_BLK 0x0104 | |
49 | #define OMAP_HSMMC_ARG 0x0108 | |
50 | #define OMAP_HSMMC_CMD 0x010C | |
51 | #define OMAP_HSMMC_RSP10 0x0110 | |
52 | #define OMAP_HSMMC_RSP32 0x0114 | |
53 | #define OMAP_HSMMC_RSP54 0x0118 | |
54 | #define OMAP_HSMMC_RSP76 0x011C | |
55 | #define OMAP_HSMMC_DATA 0x0120 | |
56 | #define OMAP_HSMMC_HCTL 0x0128 | |
57 | #define OMAP_HSMMC_SYSCTL 0x012C | |
58 | #define OMAP_HSMMC_STAT 0x0130 | |
59 | #define OMAP_HSMMC_IE 0x0134 | |
60 | #define OMAP_HSMMC_ISE 0x0138 | |
61 | #define OMAP_HSMMC_CAPA 0x0140 | |
62 | ||
63 | #define VS18 (1 << 26) | |
64 | #define VS30 (1 << 25) | |
cd587096 | 65 | #define HSS (1 << 21) |
a45c6cb8 MC |
66 | #define SDVS18 (0x5 << 9) |
67 | #define SDVS30 (0x6 << 9) | |
eb250826 | 68 | #define SDVS33 (0x7 << 9) |
1b331e69 | 69 | #define SDVS_MASK 0x00000E00 |
a45c6cb8 MC |
70 | #define SDVSCLR 0xFFFFF1FF |
71 | #define SDVSDET 0x00000400 | |
72 | #define AUTOIDLE 0x1 | |
73 | #define SDBP (1 << 8) | |
74 | #define DTO 0xe | |
75 | #define ICE 0x1 | |
76 | #define ICS 0x2 | |
77 | #define CEN (1 << 2) | |
ed164182 | 78 | #define CLKD_MAX 0x3FF /* max clock divisor: 1023 */ |
a45c6cb8 MC |
79 | #define CLKD_MASK 0x0000FFC0 |
80 | #define CLKD_SHIFT 6 | |
81 | #define DTO_MASK 0x000F0000 | |
82 | #define DTO_SHIFT 16 | |
a45c6cb8 MC |
83 | #define INIT_STREAM (1 << 1) |
84 | #define DP_SELECT (1 << 21) | |
85 | #define DDIR (1 << 4) | |
a7e96879 | 86 | #define DMAE 0x1 |
a45c6cb8 MC |
87 | #define MSBS (1 << 5) |
88 | #define BCE (1 << 1) | |
89 | #define FOUR_BIT (1 << 1) | |
cd587096 | 90 | #define HSPE (1 << 2) |
03b5d924 | 91 | #define DDR (1 << 19) |
73153010 | 92 | #define DW8 (1 << 5) |
a45c6cb8 | 93 | #define OD 0x1 |
a45c6cb8 MC |
94 | #define STAT_CLEAR 0xFFFFFFFF |
95 | #define INIT_STREAM_CMD 0x00000000 | |
96 | #define DUAL_VOLT_OCR_BIT 7 | |
97 | #define SRC (1 << 25) | |
98 | #define SRD (1 << 26) | |
11dd62a7 | 99 | #define SOFTRESET (1 << 1) |
a45c6cb8 | 100 | |
a7e96879 V |
101 | /* Interrupt masks for IE and ISE register */ |
102 | #define CC_EN (1 << 0) | |
103 | #define TC_EN (1 << 1) | |
104 | #define BWR_EN (1 << 4) | |
105 | #define BRR_EN (1 << 5) | |
106 | #define ERR_EN (1 << 15) | |
107 | #define CTO_EN (1 << 16) | |
108 | #define CCRC_EN (1 << 17) | |
109 | #define CEB_EN (1 << 18) | |
110 | #define CIE_EN (1 << 19) | |
111 | #define DTO_EN (1 << 20) | |
112 | #define DCRC_EN (1 << 21) | |
113 | #define DEB_EN (1 << 22) | |
114 | #define CERR_EN (1 << 28) | |
115 | #define BADA_EN (1 << 29) | |
116 | ||
117 | #define INT_EN_MASK (BADA_EN | CERR_EN | DEB_EN | DCRC_EN |\ | |
118 | DTO_EN | CIE_EN | CEB_EN | CCRC_EN | CTO_EN | \ | |
119 | BRR_EN | BWR_EN | TC_EN | CC_EN) | |
120 | ||
fa4aa2d4 | 121 | #define MMC_AUTOSUSPEND_DELAY 100 |
1e881786 JM |
122 | #define MMC_TIMEOUT_MS 20 /* 20 mSec */ |
123 | #define MMC_TIMEOUT_US 20000 /* 20000 micro Sec */ | |
6b206efe AS |
124 | #define OMAP_MMC_MIN_CLOCK 400000 |
125 | #define OMAP_MMC_MAX_CLOCK 52000000 | |
0005ae73 | 126 | #define DRIVER_NAME "omap_hsmmc" |
a45c6cb8 | 127 | |
e99448ff B |
128 | #define VDD_1V8 1800000 /* 180000 uV */ |
129 | #define VDD_3V0 3000000 /* 300000 uV */ | |
130 | #define VDD_165_195 (ffs(MMC_VDD_165_195) - 1) | |
131 | ||
a45c6cb8 MC |
132 | /* |
133 | * One controller can have multiple slots, like on some omap boards using | |
134 | * omap.c controller driver. Luckily this is not currently done on any known | |
135 | * omap_hsmmc.c device. | |
136 | */ | |
137 | #define mmc_slot(host) (host->pdata->slots[host->slot_id]) | |
138 | ||
139 | /* | |
140 | * MMC Host controller read/write API's | |
141 | */ | |
142 | #define OMAP_HSMMC_READ(base, reg) \ | |
143 | __raw_readl((base) + OMAP_HSMMC_##reg) | |
144 | ||
145 | #define OMAP_HSMMC_WRITE(base, reg, val) \ | |
146 | __raw_writel((val), (base) + OMAP_HSMMC_##reg) | |
147 | ||
9782aff8 PF |
148 | struct omap_hsmmc_next { |
149 | unsigned int dma_len; | |
150 | s32 cookie; | |
151 | }; | |
152 | ||
70a3341a | 153 | struct omap_hsmmc_host { |
a45c6cb8 MC |
154 | struct device *dev; |
155 | struct mmc_host *mmc; | |
156 | struct mmc_request *mrq; | |
157 | struct mmc_command *cmd; | |
158 | struct mmc_data *data; | |
159 | struct clk *fclk; | |
a45c6cb8 | 160 | struct clk *dbclk; |
db0fefc5 AH |
161 | /* |
162 | * vcc == configured supply | |
163 | * vcc_aux == optional | |
164 | * - MMC1, supply for DAT4..DAT7 | |
165 | * - MMC2/MMC2, external level shifter voltage supply, for | |
166 | * chip (SDIO, eMMC, etc) or transceiver (MMC2 only) | |
167 | */ | |
168 | struct regulator *vcc; | |
169 | struct regulator *vcc_aux; | |
e99448ff B |
170 | struct regulator *pbias; |
171 | bool pbias_enabled; | |
a45c6cb8 MC |
172 | void __iomem *base; |
173 | resource_size_t mapbase; | |
4dffd7a2 | 174 | spinlock_t irq_lock; /* Prevent races with irq handler */ |
a45c6cb8 | 175 | unsigned int dma_len; |
0ccd76d4 | 176 | unsigned int dma_sg_idx; |
a45c6cb8 | 177 | unsigned char bus_mode; |
a3621465 | 178 | unsigned char power_mode; |
a45c6cb8 | 179 | int suspended; |
0a82e06e TL |
180 | u32 con; |
181 | u32 hctl; | |
182 | u32 sysctl; | |
183 | u32 capa; | |
a45c6cb8 | 184 | int irq; |
a45c6cb8 | 185 | int use_dma, dma_ch; |
c5c98927 RK |
186 | struct dma_chan *tx_chan; |
187 | struct dma_chan *rx_chan; | |
a45c6cb8 | 188 | int slot_id; |
4a694dc9 | 189 | int response_busy; |
11dd62a7 | 190 | int context_loss; |
b62f6228 AH |
191 | int protect_card; |
192 | int reqs_blocked; | |
db0fefc5 | 193 | int use_reg; |
b417577d | 194 | int req_in_progress; |
6e3076c2 | 195 | unsigned long clk_rate; |
9782aff8 | 196 | struct omap_hsmmc_next next_data; |
a45c6cb8 MC |
197 | struct omap_mmc_platform_data *pdata; |
198 | }; | |
199 | ||
59445b10 NM |
200 | struct omap_mmc_of_data { |
201 | u32 reg_offset; | |
202 | u8 controller_flags; | |
203 | }; | |
204 | ||
db0fefc5 AH |
205 | static int omap_hsmmc_card_detect(struct device *dev, int slot) |
206 | { | |
9ea28ecb B |
207 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
208 | struct omap_mmc_platform_data *mmc = host->pdata; | |
db0fefc5 AH |
209 | |
210 | /* NOTE: assumes card detect signal is active-low */ | |
211 | return !gpio_get_value_cansleep(mmc->slots[0].switch_pin); | |
212 | } | |
213 | ||
214 | static int omap_hsmmc_get_wp(struct device *dev, int slot) | |
215 | { | |
9ea28ecb B |
216 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
217 | struct omap_mmc_platform_data *mmc = host->pdata; | |
db0fefc5 AH |
218 | |
219 | /* NOTE: assumes write protect signal is active-high */ | |
220 | return gpio_get_value_cansleep(mmc->slots[0].gpio_wp); | |
221 | } | |
222 | ||
223 | static int omap_hsmmc_get_cover_state(struct device *dev, int slot) | |
224 | { | |
9ea28ecb B |
225 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
226 | struct omap_mmc_platform_data *mmc = host->pdata; | |
db0fefc5 AH |
227 | |
228 | /* NOTE: assumes card detect signal is active-low */ | |
229 | return !gpio_get_value_cansleep(mmc->slots[0].switch_pin); | |
230 | } | |
231 | ||
232 | #ifdef CONFIG_PM | |
233 | ||
234 | static int omap_hsmmc_suspend_cdirq(struct device *dev, int slot) | |
235 | { | |
9ea28ecb B |
236 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
237 | struct omap_mmc_platform_data *mmc = host->pdata; | |
db0fefc5 AH |
238 | |
239 | disable_irq(mmc->slots[0].card_detect_irq); | |
240 | return 0; | |
241 | } | |
242 | ||
243 | static int omap_hsmmc_resume_cdirq(struct device *dev, int slot) | |
244 | { | |
9ea28ecb B |
245 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
246 | struct omap_mmc_platform_data *mmc = host->pdata; | |
db0fefc5 AH |
247 | |
248 | enable_irq(mmc->slots[0].card_detect_irq); | |
249 | return 0; | |
250 | } | |
251 | ||
252 | #else | |
253 | ||
254 | #define omap_hsmmc_suspend_cdirq NULL | |
255 | #define omap_hsmmc_resume_cdirq NULL | |
256 | ||
257 | #endif | |
258 | ||
b702b106 AH |
259 | #ifdef CONFIG_REGULATOR |
260 | ||
69b07ece | 261 | static int omap_hsmmc_set_power(struct device *dev, int slot, int power_on, |
db0fefc5 AH |
262 | int vdd) |
263 | { | |
264 | struct omap_hsmmc_host *host = | |
265 | platform_get_drvdata(to_platform_device(dev)); | |
266 | int ret = 0; | |
267 | ||
268 | /* | |
269 | * If we don't see a Vcc regulator, assume it's a fixed | |
270 | * voltage always-on regulator. | |
271 | */ | |
272 | if (!host->vcc) | |
273 | return 0; | |
274 | ||
275 | if (mmc_slot(host).before_set_reg) | |
276 | mmc_slot(host).before_set_reg(dev, slot, power_on, vdd); | |
277 | ||
e99448ff B |
278 | if (host->pbias) { |
279 | if (host->pbias_enabled == 1) { | |
280 | ret = regulator_disable(host->pbias); | |
281 | if (!ret) | |
282 | host->pbias_enabled = 0; | |
283 | } | |
284 | regulator_set_voltage(host->pbias, VDD_3V0, VDD_3V0); | |
285 | } | |
286 | ||
db0fefc5 AH |
287 | /* |
288 | * Assume Vcc regulator is used only to power the card ... OMAP | |
289 | * VDDS is used to power the pins, optionally with a transceiver to | |
290 | * support cards using voltages other than VDDS (1.8V nominal). When a | |
291 | * transceiver is used, DAT3..7 are muxed as transceiver control pins. | |
292 | * | |
293 | * In some cases this regulator won't support enable/disable; | |
294 | * e.g. it's a fixed rail for a WLAN chip. | |
295 | * | |
296 | * In other cases vcc_aux switches interface power. Example, for | |
297 | * eMMC cards it represents VccQ. Sometimes transceivers or SDIO | |
298 | * chips/cards need an interface voltage rail too. | |
299 | */ | |
300 | if (power_on) { | |
987fd49b B |
301 | if (host->vcc) |
302 | ret = mmc_regulator_set_ocr(host->mmc, host->vcc, vdd); | |
db0fefc5 AH |
303 | /* Enable interface voltage rail, if needed */ |
304 | if (ret == 0 && host->vcc_aux) { | |
305 | ret = regulator_enable(host->vcc_aux); | |
987fd49b | 306 | if (ret < 0 && host->vcc) |
99fc5131 LW |
307 | ret = mmc_regulator_set_ocr(host->mmc, |
308 | host->vcc, 0); | |
db0fefc5 AH |
309 | } |
310 | } else { | |
99fc5131 | 311 | /* Shut down the rail */ |
6da20c89 AH |
312 | if (host->vcc_aux) |
313 | ret = regulator_disable(host->vcc_aux); | |
987fd49b | 314 | if (host->vcc) { |
99fc5131 LW |
315 | /* Then proceed to shut down the local regulator */ |
316 | ret = mmc_regulator_set_ocr(host->mmc, | |
317 | host->vcc, 0); | |
318 | } | |
db0fefc5 AH |
319 | } |
320 | ||
e99448ff B |
321 | if (host->pbias) { |
322 | if (vdd <= VDD_165_195) | |
323 | ret = regulator_set_voltage(host->pbias, VDD_1V8, | |
324 | VDD_1V8); | |
325 | else | |
326 | ret = regulator_set_voltage(host->pbias, VDD_3V0, | |
327 | VDD_3V0); | |
328 | if (ret < 0) | |
329 | goto error_set_power; | |
330 | ||
331 | if (host->pbias_enabled == 0) { | |
332 | ret = regulator_enable(host->pbias); | |
333 | if (!ret) | |
334 | host->pbias_enabled = 1; | |
335 | } | |
336 | } | |
337 | ||
db0fefc5 AH |
338 | if (mmc_slot(host).after_set_reg) |
339 | mmc_slot(host).after_set_reg(dev, slot, power_on, vdd); | |
340 | ||
e99448ff | 341 | error_set_power: |
db0fefc5 AH |
342 | return ret; |
343 | } | |
344 | ||
db0fefc5 AH |
345 | static int omap_hsmmc_reg_get(struct omap_hsmmc_host *host) |
346 | { | |
347 | struct regulator *reg; | |
64be9782 | 348 | int ocr_value = 0; |
db0fefc5 | 349 | |
f2ddc1da | 350 | reg = devm_regulator_get(host->dev, "vmmc"); |
db0fefc5 | 351 | if (IS_ERR(reg)) { |
987fd49b B |
352 | dev_err(host->dev, "unable to get vmmc regulator %ld\n", |
353 | PTR_ERR(reg)); | |
1fdc90fb | 354 | return PTR_ERR(reg); |
db0fefc5 AH |
355 | } else { |
356 | host->vcc = reg; | |
64be9782 | 357 | ocr_value = mmc_regulator_get_ocrmask(reg); |
358 | if (!mmc_slot(host).ocr_mask) { | |
359 | mmc_slot(host).ocr_mask = ocr_value; | |
360 | } else { | |
361 | if (!(mmc_slot(host).ocr_mask & ocr_value)) { | |
2cecdf00 | 362 | dev_err(host->dev, "ocrmask %x is not supported\n", |
e3f1adb6 | 363 | mmc_slot(host).ocr_mask); |
64be9782 | 364 | mmc_slot(host).ocr_mask = 0; |
365 | return -EINVAL; | |
366 | } | |
367 | } | |
987fd49b B |
368 | } |
369 | mmc_slot(host).set_power = omap_hsmmc_set_power; | |
db0fefc5 | 370 | |
987fd49b B |
371 | /* Allow an aux regulator */ |
372 | reg = devm_regulator_get_optional(host->dev, "vmmc_aux"); | |
373 | host->vcc_aux = IS_ERR(reg) ? NULL : reg; | |
374 | ||
e99448ff B |
375 | reg = devm_regulator_get_optional(host->dev, "pbias"); |
376 | host->pbias = IS_ERR(reg) ? NULL : reg; | |
377 | ||
987fd49b B |
378 | /* For eMMC do not power off when not in sleep state */ |
379 | if (mmc_slot(host).no_regulator_off_init) | |
380 | return 0; | |
381 | /* | |
382 | * To disable boot_on regulator, enable regulator | |
383 | * to increase usecount and then disable it. | |
384 | */ | |
385 | if ((host->vcc && regulator_is_enabled(host->vcc) > 0) || | |
386 | (host->vcc_aux && regulator_is_enabled(host->vcc_aux))) { | |
387 | int vdd = ffs(mmc_slot(host).ocr_mask) - 1; | |
388 | ||
389 | mmc_slot(host).set_power(host->dev, host->slot_id, 1, vdd); | |
390 | mmc_slot(host).set_power(host->dev, host->slot_id, 0, 0); | |
db0fefc5 AH |
391 | } |
392 | ||
393 | return 0; | |
db0fefc5 AH |
394 | } |
395 | ||
396 | static void omap_hsmmc_reg_put(struct omap_hsmmc_host *host) | |
397 | { | |
db0fefc5 | 398 | mmc_slot(host).set_power = NULL; |
db0fefc5 AH |
399 | } |
400 | ||
b702b106 AH |
401 | static inline int omap_hsmmc_have_reg(void) |
402 | { | |
403 | return 1; | |
404 | } | |
405 | ||
406 | #else | |
407 | ||
408 | static inline int omap_hsmmc_reg_get(struct omap_hsmmc_host *host) | |
409 | { | |
410 | return -EINVAL; | |
411 | } | |
412 | ||
413 | static inline void omap_hsmmc_reg_put(struct omap_hsmmc_host *host) | |
414 | { | |
415 | } | |
416 | ||
417 | static inline int omap_hsmmc_have_reg(void) | |
418 | { | |
419 | return 0; | |
420 | } | |
421 | ||
422 | #endif | |
423 | ||
424 | static int omap_hsmmc_gpio_init(struct omap_mmc_platform_data *pdata) | |
425 | { | |
426 | int ret; | |
427 | ||
428 | if (gpio_is_valid(pdata->slots[0].switch_pin)) { | |
b702b106 AH |
429 | if (pdata->slots[0].cover) |
430 | pdata->slots[0].get_cover_state = | |
431 | omap_hsmmc_get_cover_state; | |
432 | else | |
433 | pdata->slots[0].card_detect = omap_hsmmc_card_detect; | |
434 | pdata->slots[0].card_detect_irq = | |
435 | gpio_to_irq(pdata->slots[0].switch_pin); | |
436 | ret = gpio_request(pdata->slots[0].switch_pin, "mmc_cd"); | |
437 | if (ret) | |
438 | return ret; | |
439 | ret = gpio_direction_input(pdata->slots[0].switch_pin); | |
440 | if (ret) | |
441 | goto err_free_sp; | |
442 | } else | |
443 | pdata->slots[0].switch_pin = -EINVAL; | |
444 | ||
445 | if (gpio_is_valid(pdata->slots[0].gpio_wp)) { | |
446 | pdata->slots[0].get_ro = omap_hsmmc_get_wp; | |
447 | ret = gpio_request(pdata->slots[0].gpio_wp, "mmc_wp"); | |
448 | if (ret) | |
449 | goto err_free_cd; | |
450 | ret = gpio_direction_input(pdata->slots[0].gpio_wp); | |
451 | if (ret) | |
452 | goto err_free_wp; | |
453 | } else | |
454 | pdata->slots[0].gpio_wp = -EINVAL; | |
455 | ||
456 | return 0; | |
457 | ||
458 | err_free_wp: | |
459 | gpio_free(pdata->slots[0].gpio_wp); | |
460 | err_free_cd: | |
461 | if (gpio_is_valid(pdata->slots[0].switch_pin)) | |
462 | err_free_sp: | |
463 | gpio_free(pdata->slots[0].switch_pin); | |
464 | return ret; | |
465 | } | |
466 | ||
467 | static void omap_hsmmc_gpio_free(struct omap_mmc_platform_data *pdata) | |
468 | { | |
469 | if (gpio_is_valid(pdata->slots[0].gpio_wp)) | |
470 | gpio_free(pdata->slots[0].gpio_wp); | |
471 | if (gpio_is_valid(pdata->slots[0].switch_pin)) | |
472 | gpio_free(pdata->slots[0].switch_pin); | |
473 | } | |
474 | ||
e0c7f99b AS |
475 | /* |
476 | * Start clock to the card | |
477 | */ | |
478 | static void omap_hsmmc_start_clock(struct omap_hsmmc_host *host) | |
479 | { | |
480 | OMAP_HSMMC_WRITE(host->base, SYSCTL, | |
481 | OMAP_HSMMC_READ(host->base, SYSCTL) | CEN); | |
482 | } | |
483 | ||
a45c6cb8 MC |
484 | /* |
485 | * Stop clock to the card | |
486 | */ | |
70a3341a | 487 | static void omap_hsmmc_stop_clock(struct omap_hsmmc_host *host) |
a45c6cb8 MC |
488 | { |
489 | OMAP_HSMMC_WRITE(host->base, SYSCTL, | |
490 | OMAP_HSMMC_READ(host->base, SYSCTL) & ~CEN); | |
491 | if ((OMAP_HSMMC_READ(host->base, SYSCTL) & CEN) != 0x0) | |
7122bbb0 | 492 | dev_dbg(mmc_dev(host->mmc), "MMC Clock is not stopped\n"); |
a45c6cb8 MC |
493 | } |
494 | ||
93caf8e6 AH |
495 | static void omap_hsmmc_enable_irq(struct omap_hsmmc_host *host, |
496 | struct mmc_command *cmd) | |
b417577d AH |
497 | { |
498 | unsigned int irq_mask; | |
499 | ||
500 | if (host->use_dma) | |
a7e96879 | 501 | irq_mask = INT_EN_MASK & ~(BRR_EN | BWR_EN); |
b417577d AH |
502 | else |
503 | irq_mask = INT_EN_MASK; | |
504 | ||
93caf8e6 AH |
505 | /* Disable timeout for erases */ |
506 | if (cmd->opcode == MMC_ERASE) | |
a7e96879 | 507 | irq_mask &= ~DTO_EN; |
93caf8e6 | 508 | |
b417577d AH |
509 | OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR); |
510 | OMAP_HSMMC_WRITE(host->base, ISE, irq_mask); | |
511 | OMAP_HSMMC_WRITE(host->base, IE, irq_mask); | |
512 | } | |
513 | ||
514 | static void omap_hsmmc_disable_irq(struct omap_hsmmc_host *host) | |
515 | { | |
516 | OMAP_HSMMC_WRITE(host->base, ISE, 0); | |
517 | OMAP_HSMMC_WRITE(host->base, IE, 0); | |
518 | OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR); | |
519 | } | |
520 | ||
ac330f44 | 521 | /* Calculate divisor for the given clock frequency */ |
d83b6e03 | 522 | static u16 calc_divisor(struct omap_hsmmc_host *host, struct mmc_ios *ios) |
ac330f44 AS |
523 | { |
524 | u16 dsor = 0; | |
525 | ||
526 | if (ios->clock) { | |
d83b6e03 | 527 | dsor = DIV_ROUND_UP(clk_get_rate(host->fclk), ios->clock); |
ed164182 B |
528 | if (dsor > CLKD_MAX) |
529 | dsor = CLKD_MAX; | |
ac330f44 AS |
530 | } |
531 | ||
532 | return dsor; | |
533 | } | |
534 | ||
5934df2f AS |
535 | static void omap_hsmmc_set_clock(struct omap_hsmmc_host *host) |
536 | { | |
537 | struct mmc_ios *ios = &host->mmc->ios; | |
538 | unsigned long regval; | |
539 | unsigned long timeout; | |
cd587096 | 540 | unsigned long clkdiv; |
5934df2f | 541 | |
8986d31b | 542 | dev_vdbg(mmc_dev(host->mmc), "Set clock to %uHz\n", ios->clock); |
5934df2f AS |
543 | |
544 | omap_hsmmc_stop_clock(host); | |
545 | ||
546 | regval = OMAP_HSMMC_READ(host->base, SYSCTL); | |
547 | regval = regval & ~(CLKD_MASK | DTO_MASK); | |
cd587096 HG |
548 | clkdiv = calc_divisor(host, ios); |
549 | regval = regval | (clkdiv << 6) | (DTO << 16); | |
5934df2f AS |
550 | OMAP_HSMMC_WRITE(host->base, SYSCTL, regval); |
551 | OMAP_HSMMC_WRITE(host->base, SYSCTL, | |
552 | OMAP_HSMMC_READ(host->base, SYSCTL) | ICE); | |
553 | ||
554 | /* Wait till the ICS bit is set */ | |
555 | timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS); | |
556 | while ((OMAP_HSMMC_READ(host->base, SYSCTL) & ICS) != ICS | |
557 | && time_before(jiffies, timeout)) | |
558 | cpu_relax(); | |
559 | ||
cd587096 HG |
560 | /* |
561 | * Enable High-Speed Support | |
562 | * Pre-Requisites | |
563 | * - Controller should support High-Speed-Enable Bit | |
564 | * - Controller should not be using DDR Mode | |
565 | * - Controller should advertise that it supports High Speed | |
566 | * in capabilities register | |
567 | * - MMC/SD clock coming out of controller > 25MHz | |
568 | */ | |
569 | if ((mmc_slot(host).features & HSMMC_HAS_HSPE_SUPPORT) && | |
570 | (ios->timing != MMC_TIMING_UHS_DDR50) && | |
571 | ((OMAP_HSMMC_READ(host->base, CAPA) & HSS) == HSS)) { | |
572 | regval = OMAP_HSMMC_READ(host->base, HCTL); | |
573 | if (clkdiv && (clk_get_rate(host->fclk)/clkdiv) > 25000000) | |
574 | regval |= HSPE; | |
575 | else | |
576 | regval &= ~HSPE; | |
577 | ||
578 | OMAP_HSMMC_WRITE(host->base, HCTL, regval); | |
579 | } | |
580 | ||
5934df2f AS |
581 | omap_hsmmc_start_clock(host); |
582 | } | |
583 | ||
3796fb8a AS |
584 | static void omap_hsmmc_set_bus_width(struct omap_hsmmc_host *host) |
585 | { | |
586 | struct mmc_ios *ios = &host->mmc->ios; | |
587 | u32 con; | |
588 | ||
589 | con = OMAP_HSMMC_READ(host->base, CON); | |
03b5d924 B |
590 | if (ios->timing == MMC_TIMING_UHS_DDR50) |
591 | con |= DDR; /* configure in DDR mode */ | |
592 | else | |
593 | con &= ~DDR; | |
3796fb8a AS |
594 | switch (ios->bus_width) { |
595 | case MMC_BUS_WIDTH_8: | |
596 | OMAP_HSMMC_WRITE(host->base, CON, con | DW8); | |
597 | break; | |
598 | case MMC_BUS_WIDTH_4: | |
599 | OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8); | |
600 | OMAP_HSMMC_WRITE(host->base, HCTL, | |
601 | OMAP_HSMMC_READ(host->base, HCTL) | FOUR_BIT); | |
602 | break; | |
603 | case MMC_BUS_WIDTH_1: | |
604 | OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8); | |
605 | OMAP_HSMMC_WRITE(host->base, HCTL, | |
606 | OMAP_HSMMC_READ(host->base, HCTL) & ~FOUR_BIT); | |
607 | break; | |
608 | } | |
609 | } | |
610 | ||
611 | static void omap_hsmmc_set_bus_mode(struct omap_hsmmc_host *host) | |
612 | { | |
613 | struct mmc_ios *ios = &host->mmc->ios; | |
614 | u32 con; | |
615 | ||
616 | con = OMAP_HSMMC_READ(host->base, CON); | |
617 | if (ios->bus_mode == MMC_BUSMODE_OPENDRAIN) | |
618 | OMAP_HSMMC_WRITE(host->base, CON, con | OD); | |
619 | else | |
620 | OMAP_HSMMC_WRITE(host->base, CON, con & ~OD); | |
621 | } | |
622 | ||
11dd62a7 DK |
623 | #ifdef CONFIG_PM |
624 | ||
625 | /* | |
626 | * Restore the MMC host context, if it was lost as result of a | |
627 | * power state change. | |
628 | */ | |
70a3341a | 629 | static int omap_hsmmc_context_restore(struct omap_hsmmc_host *host) |
11dd62a7 DK |
630 | { |
631 | struct mmc_ios *ios = &host->mmc->ios; | |
3796fb8a | 632 | u32 hctl, capa; |
11dd62a7 DK |
633 | unsigned long timeout; |
634 | ||
0a82e06e TL |
635 | if (host->con == OMAP_HSMMC_READ(host->base, CON) && |
636 | host->hctl == OMAP_HSMMC_READ(host->base, HCTL) && | |
637 | host->sysctl == OMAP_HSMMC_READ(host->base, SYSCTL) && | |
638 | host->capa == OMAP_HSMMC_READ(host->base, CAPA)) | |
639 | return 0; | |
640 | ||
641 | host->context_loss++; | |
642 | ||
c2200efb | 643 | if (host->pdata->controller_flags & OMAP_HSMMC_SUPPORTS_DUAL_VOLT) { |
11dd62a7 DK |
644 | if (host->power_mode != MMC_POWER_OFF && |
645 | (1 << ios->vdd) <= MMC_VDD_23_24) | |
646 | hctl = SDVS18; | |
647 | else | |
648 | hctl = SDVS30; | |
649 | capa = VS30 | VS18; | |
650 | } else { | |
651 | hctl = SDVS18; | |
652 | capa = VS18; | |
653 | } | |
654 | ||
655 | OMAP_HSMMC_WRITE(host->base, HCTL, | |
656 | OMAP_HSMMC_READ(host->base, HCTL) | hctl); | |
657 | ||
658 | OMAP_HSMMC_WRITE(host->base, CAPA, | |
659 | OMAP_HSMMC_READ(host->base, CAPA) | capa); | |
660 | ||
661 | OMAP_HSMMC_WRITE(host->base, HCTL, | |
662 | OMAP_HSMMC_READ(host->base, HCTL) | SDBP); | |
663 | ||
664 | timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS); | |
665 | while ((OMAP_HSMMC_READ(host->base, HCTL) & SDBP) != SDBP | |
666 | && time_before(jiffies, timeout)) | |
667 | ; | |
668 | ||
b417577d | 669 | omap_hsmmc_disable_irq(host); |
11dd62a7 DK |
670 | |
671 | /* Do not initialize card-specific things if the power is off */ | |
672 | if (host->power_mode == MMC_POWER_OFF) | |
673 | goto out; | |
674 | ||
3796fb8a | 675 | omap_hsmmc_set_bus_width(host); |
11dd62a7 | 676 | |
5934df2f | 677 | omap_hsmmc_set_clock(host); |
11dd62a7 | 678 | |
3796fb8a AS |
679 | omap_hsmmc_set_bus_mode(host); |
680 | ||
11dd62a7 | 681 | out: |
0a82e06e TL |
682 | dev_dbg(mmc_dev(host->mmc), "context is restored: restore count %d\n", |
683 | host->context_loss); | |
11dd62a7 DK |
684 | return 0; |
685 | } | |
686 | ||
687 | /* | |
688 | * Save the MMC host context (store the number of power state changes so far). | |
689 | */ | |
70a3341a | 690 | static void omap_hsmmc_context_save(struct omap_hsmmc_host *host) |
11dd62a7 | 691 | { |
0a82e06e TL |
692 | host->con = OMAP_HSMMC_READ(host->base, CON); |
693 | host->hctl = OMAP_HSMMC_READ(host->base, HCTL); | |
694 | host->sysctl = OMAP_HSMMC_READ(host->base, SYSCTL); | |
695 | host->capa = OMAP_HSMMC_READ(host->base, CAPA); | |
11dd62a7 DK |
696 | } |
697 | ||
698 | #else | |
699 | ||
70a3341a | 700 | static int omap_hsmmc_context_restore(struct omap_hsmmc_host *host) |
11dd62a7 DK |
701 | { |
702 | return 0; | |
703 | } | |
704 | ||
70a3341a | 705 | static void omap_hsmmc_context_save(struct omap_hsmmc_host *host) |
11dd62a7 DK |
706 | { |
707 | } | |
708 | ||
709 | #endif | |
710 | ||
a45c6cb8 MC |
711 | /* |
712 | * Send init stream sequence to card | |
713 | * before sending IDLE command | |
714 | */ | |
70a3341a | 715 | static void send_init_stream(struct omap_hsmmc_host *host) |
a45c6cb8 MC |
716 | { |
717 | int reg = 0; | |
718 | unsigned long timeout; | |
719 | ||
b62f6228 AH |
720 | if (host->protect_card) |
721 | return; | |
722 | ||
a45c6cb8 | 723 | disable_irq(host->irq); |
b417577d AH |
724 | |
725 | OMAP_HSMMC_WRITE(host->base, IE, INT_EN_MASK); | |
a45c6cb8 MC |
726 | OMAP_HSMMC_WRITE(host->base, CON, |
727 | OMAP_HSMMC_READ(host->base, CON) | INIT_STREAM); | |
728 | OMAP_HSMMC_WRITE(host->base, CMD, INIT_STREAM_CMD); | |
729 | ||
730 | timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS); | |
a7e96879 V |
731 | while ((reg != CC_EN) && time_before(jiffies, timeout)) |
732 | reg = OMAP_HSMMC_READ(host->base, STAT) & CC_EN; | |
a45c6cb8 MC |
733 | |
734 | OMAP_HSMMC_WRITE(host->base, CON, | |
735 | OMAP_HSMMC_READ(host->base, CON) & ~INIT_STREAM); | |
c653a6d4 AH |
736 | |
737 | OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR); | |
738 | OMAP_HSMMC_READ(host->base, STAT); | |
739 | ||
a45c6cb8 MC |
740 | enable_irq(host->irq); |
741 | } | |
742 | ||
743 | static inline | |
70a3341a | 744 | int omap_hsmmc_cover_is_closed(struct omap_hsmmc_host *host) |
a45c6cb8 MC |
745 | { |
746 | int r = 1; | |
747 | ||
191d1f1d DK |
748 | if (mmc_slot(host).get_cover_state) |
749 | r = mmc_slot(host).get_cover_state(host->dev, host->slot_id); | |
a45c6cb8 MC |
750 | return r; |
751 | } | |
752 | ||
753 | static ssize_t | |
70a3341a | 754 | omap_hsmmc_show_cover_switch(struct device *dev, struct device_attribute *attr, |
a45c6cb8 MC |
755 | char *buf) |
756 | { | |
757 | struct mmc_host *mmc = container_of(dev, struct mmc_host, class_dev); | |
70a3341a | 758 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
a45c6cb8 | 759 | |
70a3341a DK |
760 | return sprintf(buf, "%s\n", |
761 | omap_hsmmc_cover_is_closed(host) ? "closed" : "open"); | |
a45c6cb8 MC |
762 | } |
763 | ||
70a3341a | 764 | static DEVICE_ATTR(cover_switch, S_IRUGO, omap_hsmmc_show_cover_switch, NULL); |
a45c6cb8 MC |
765 | |
766 | static ssize_t | |
70a3341a | 767 | omap_hsmmc_show_slot_name(struct device *dev, struct device_attribute *attr, |
a45c6cb8 MC |
768 | char *buf) |
769 | { | |
770 | struct mmc_host *mmc = container_of(dev, struct mmc_host, class_dev); | |
70a3341a | 771 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
a45c6cb8 | 772 | |
191d1f1d | 773 | return sprintf(buf, "%s\n", mmc_slot(host).name); |
a45c6cb8 MC |
774 | } |
775 | ||
70a3341a | 776 | static DEVICE_ATTR(slot_name, S_IRUGO, omap_hsmmc_show_slot_name, NULL); |
a45c6cb8 MC |
777 | |
778 | /* | |
779 | * Configure the response type and send the cmd. | |
780 | */ | |
781 | static void | |
70a3341a | 782 | omap_hsmmc_start_command(struct omap_hsmmc_host *host, struct mmc_command *cmd, |
a45c6cb8 MC |
783 | struct mmc_data *data) |
784 | { | |
785 | int cmdreg = 0, resptype = 0, cmdtype = 0; | |
786 | ||
8986d31b | 787 | dev_vdbg(mmc_dev(host->mmc), "%s: CMD%d, argument 0x%08x\n", |
a45c6cb8 MC |
788 | mmc_hostname(host->mmc), cmd->opcode, cmd->arg); |
789 | host->cmd = cmd; | |
790 | ||
93caf8e6 | 791 | omap_hsmmc_enable_irq(host, cmd); |
a45c6cb8 | 792 | |
4a694dc9 | 793 | host->response_busy = 0; |
a45c6cb8 MC |
794 | if (cmd->flags & MMC_RSP_PRESENT) { |
795 | if (cmd->flags & MMC_RSP_136) | |
796 | resptype = 1; | |
4a694dc9 AH |
797 | else if (cmd->flags & MMC_RSP_BUSY) { |
798 | resptype = 3; | |
799 | host->response_busy = 1; | |
800 | } else | |
a45c6cb8 MC |
801 | resptype = 2; |
802 | } | |
803 | ||
804 | /* | |
805 | * Unlike OMAP1 controller, the cmdtype does not seem to be based on | |
806 | * ac, bc, adtc, bcr. Only commands ending an open ended transfer need | |
807 | * a val of 0x3, rest 0x0. | |
808 | */ | |
809 | if (cmd == host->mrq->stop) | |
810 | cmdtype = 0x3; | |
811 | ||
812 | cmdreg = (cmd->opcode << 24) | (resptype << 16) | (cmdtype << 22); | |
813 | ||
814 | if (data) { | |
815 | cmdreg |= DP_SELECT | MSBS | BCE; | |
816 | if (data->flags & MMC_DATA_READ) | |
817 | cmdreg |= DDIR; | |
818 | else | |
819 | cmdreg &= ~(DDIR); | |
820 | } | |
821 | ||
822 | if (host->use_dma) | |
a7e96879 | 823 | cmdreg |= DMAE; |
a45c6cb8 | 824 | |
b417577d | 825 | host->req_in_progress = 1; |
4dffd7a2 | 826 | |
a45c6cb8 MC |
827 | OMAP_HSMMC_WRITE(host->base, ARG, cmd->arg); |
828 | OMAP_HSMMC_WRITE(host->base, CMD, cmdreg); | |
829 | } | |
830 | ||
0ccd76d4 | 831 | static int |
70a3341a | 832 | omap_hsmmc_get_dma_dir(struct omap_hsmmc_host *host, struct mmc_data *data) |
0ccd76d4 JY |
833 | { |
834 | if (data->flags & MMC_DATA_WRITE) | |
835 | return DMA_TO_DEVICE; | |
836 | else | |
837 | return DMA_FROM_DEVICE; | |
838 | } | |
839 | ||
c5c98927 RK |
840 | static struct dma_chan *omap_hsmmc_get_dma_chan(struct omap_hsmmc_host *host, |
841 | struct mmc_data *data) | |
842 | { | |
843 | return data->flags & MMC_DATA_WRITE ? host->tx_chan : host->rx_chan; | |
844 | } | |
845 | ||
b417577d AH |
846 | static void omap_hsmmc_request_done(struct omap_hsmmc_host *host, struct mmc_request *mrq) |
847 | { | |
848 | int dma_ch; | |
31463b14 | 849 | unsigned long flags; |
b417577d | 850 | |
31463b14 | 851 | spin_lock_irqsave(&host->irq_lock, flags); |
b417577d AH |
852 | host->req_in_progress = 0; |
853 | dma_ch = host->dma_ch; | |
31463b14 | 854 | spin_unlock_irqrestore(&host->irq_lock, flags); |
b417577d AH |
855 | |
856 | omap_hsmmc_disable_irq(host); | |
857 | /* Do not complete the request if DMA is still in progress */ | |
858 | if (mrq->data && host->use_dma && dma_ch != -1) | |
859 | return; | |
860 | host->mrq = NULL; | |
861 | mmc_request_done(host->mmc, mrq); | |
862 | } | |
863 | ||
a45c6cb8 MC |
864 | /* |
865 | * Notify the transfer complete to MMC core | |
866 | */ | |
867 | static void | |
70a3341a | 868 | omap_hsmmc_xfer_done(struct omap_hsmmc_host *host, struct mmc_data *data) |
a45c6cb8 | 869 | { |
4a694dc9 AH |
870 | if (!data) { |
871 | struct mmc_request *mrq = host->mrq; | |
872 | ||
23050103 AH |
873 | /* TC before CC from CMD6 - don't know why, but it happens */ |
874 | if (host->cmd && host->cmd->opcode == 6 && | |
875 | host->response_busy) { | |
876 | host->response_busy = 0; | |
877 | return; | |
878 | } | |
879 | ||
b417577d | 880 | omap_hsmmc_request_done(host, mrq); |
4a694dc9 AH |
881 | return; |
882 | } | |
883 | ||
a45c6cb8 MC |
884 | host->data = NULL; |
885 | ||
a45c6cb8 MC |
886 | if (!data->error) |
887 | data->bytes_xfered += data->blocks * (data->blksz); | |
888 | else | |
889 | data->bytes_xfered = 0; | |
890 | ||
fe852273 | 891 | if (!data->stop) { |
b417577d | 892 | omap_hsmmc_request_done(host, data->mrq); |
fe852273 | 893 | return; |
a45c6cb8 | 894 | } |
fe852273 | 895 | omap_hsmmc_start_command(host, data->stop, NULL); |
a45c6cb8 MC |
896 | } |
897 | ||
898 | /* | |
899 | * Notify the core about command completion | |
900 | */ | |
901 | static void | |
70a3341a | 902 | omap_hsmmc_cmd_done(struct omap_hsmmc_host *host, struct mmc_command *cmd) |
a45c6cb8 MC |
903 | { |
904 | host->cmd = NULL; | |
905 | ||
906 | if (cmd->flags & MMC_RSP_PRESENT) { | |
907 | if (cmd->flags & MMC_RSP_136) { | |
908 | /* response type 2 */ | |
909 | cmd->resp[3] = OMAP_HSMMC_READ(host->base, RSP10); | |
910 | cmd->resp[2] = OMAP_HSMMC_READ(host->base, RSP32); | |
911 | cmd->resp[1] = OMAP_HSMMC_READ(host->base, RSP54); | |
912 | cmd->resp[0] = OMAP_HSMMC_READ(host->base, RSP76); | |
913 | } else { | |
914 | /* response types 1, 1b, 3, 4, 5, 6 */ | |
915 | cmd->resp[0] = OMAP_HSMMC_READ(host->base, RSP10); | |
916 | } | |
917 | } | |
b417577d | 918 | if ((host->data == NULL && !host->response_busy) || cmd->error) |
d4b2c375 | 919 | omap_hsmmc_request_done(host, host->mrq); |
a45c6cb8 MC |
920 | } |
921 | ||
922 | /* | |
923 | * DMA clean up for command errors | |
924 | */ | |
70a3341a | 925 | static void omap_hsmmc_dma_cleanup(struct omap_hsmmc_host *host, int errno) |
a45c6cb8 | 926 | { |
b417577d | 927 | int dma_ch; |
31463b14 | 928 | unsigned long flags; |
b417577d | 929 | |
82788ff5 | 930 | host->data->error = errno; |
a45c6cb8 | 931 | |
31463b14 | 932 | spin_lock_irqsave(&host->irq_lock, flags); |
b417577d AH |
933 | dma_ch = host->dma_ch; |
934 | host->dma_ch = -1; | |
31463b14 | 935 | spin_unlock_irqrestore(&host->irq_lock, flags); |
b417577d AH |
936 | |
937 | if (host->use_dma && dma_ch != -1) { | |
c5c98927 RK |
938 | struct dma_chan *chan = omap_hsmmc_get_dma_chan(host, host->data); |
939 | ||
940 | dmaengine_terminate_all(chan); | |
941 | dma_unmap_sg(chan->device->dev, | |
942 | host->data->sg, host->data->sg_len, | |
70a3341a | 943 | omap_hsmmc_get_dma_dir(host, host->data)); |
c5c98927 | 944 | |
053bf34f | 945 | host->data->host_cookie = 0; |
a45c6cb8 MC |
946 | } |
947 | host->data = NULL; | |
a45c6cb8 MC |
948 | } |
949 | ||
950 | /* | |
951 | * Readable error output | |
952 | */ | |
953 | #ifdef CONFIG_MMC_DEBUG | |
699b958b | 954 | static void omap_hsmmc_dbg_report_irq(struct omap_hsmmc_host *host, u32 status) |
a45c6cb8 MC |
955 | { |
956 | /* --- means reserved bit without definition at documentation */ | |
70a3341a | 957 | static const char *omap_hsmmc_status_bits[] = { |
699b958b AH |
958 | "CC" , "TC" , "BGE", "---", "BWR" , "BRR" , "---" , "---" , |
959 | "CIRQ", "OBI" , "---", "---", "---" , "---" , "---" , "ERRI", | |
960 | "CTO" , "CCRC", "CEB", "CIE", "DTO" , "DCRC", "DEB" , "---" , | |
961 | "ACE" , "---" , "---", "---", "CERR", "BADA", "---" , "---" | |
a45c6cb8 MC |
962 | }; |
963 | char res[256]; | |
964 | char *buf = res; | |
965 | int len, i; | |
966 | ||
967 | len = sprintf(buf, "MMC IRQ 0x%x :", status); | |
968 | buf += len; | |
969 | ||
70a3341a | 970 | for (i = 0; i < ARRAY_SIZE(omap_hsmmc_status_bits); i++) |
a45c6cb8 | 971 | if (status & (1 << i)) { |
70a3341a | 972 | len = sprintf(buf, " %s", omap_hsmmc_status_bits[i]); |
a45c6cb8 MC |
973 | buf += len; |
974 | } | |
975 | ||
8986d31b | 976 | dev_vdbg(mmc_dev(host->mmc), "%s\n", res); |
a45c6cb8 | 977 | } |
699b958b AH |
978 | #else |
979 | static inline void omap_hsmmc_dbg_report_irq(struct omap_hsmmc_host *host, | |
980 | u32 status) | |
981 | { | |
982 | } | |
a45c6cb8 MC |
983 | #endif /* CONFIG_MMC_DEBUG */ |
984 | ||
3ebf74b1 JP |
985 | /* |
986 | * MMC controller internal state machines reset | |
987 | * | |
988 | * Used to reset command or data internal state machines, using respectively | |
989 | * SRC or SRD bit of SYSCTL register | |
990 | * Can be called from interrupt context | |
991 | */ | |
70a3341a DK |
992 | static inline void omap_hsmmc_reset_controller_fsm(struct omap_hsmmc_host *host, |
993 | unsigned long bit) | |
3ebf74b1 JP |
994 | { |
995 | unsigned long i = 0; | |
1e881786 | 996 | unsigned long limit = MMC_TIMEOUT_US; |
3ebf74b1 JP |
997 | |
998 | OMAP_HSMMC_WRITE(host->base, SYSCTL, | |
999 | OMAP_HSMMC_READ(host->base, SYSCTL) | bit); | |
1000 | ||
07ad64b6 MC |
1001 | /* |
1002 | * OMAP4 ES2 and greater has an updated reset logic. | |
1003 | * Monitor a 0->1 transition first | |
1004 | */ | |
1005 | if (mmc_slot(host).features & HSMMC_HAS_UPDATED_RESET) { | |
b432b4b3 | 1006 | while ((!(OMAP_HSMMC_READ(host->base, SYSCTL) & bit)) |
07ad64b6 | 1007 | && (i++ < limit)) |
1e881786 | 1008 | udelay(1); |
07ad64b6 MC |
1009 | } |
1010 | i = 0; | |
1011 | ||
3ebf74b1 JP |
1012 | while ((OMAP_HSMMC_READ(host->base, SYSCTL) & bit) && |
1013 | (i++ < limit)) | |
1e881786 | 1014 | udelay(1); |
3ebf74b1 JP |
1015 | |
1016 | if (OMAP_HSMMC_READ(host->base, SYSCTL) & bit) | |
1017 | dev_err(mmc_dev(host->mmc), | |
1018 | "Timeout waiting on controller reset in %s\n", | |
1019 | __func__); | |
1020 | } | |
a45c6cb8 | 1021 | |
25e1897b B |
1022 | static void hsmmc_command_incomplete(struct omap_hsmmc_host *host, |
1023 | int err, int end_cmd) | |
ae4bf788 | 1024 | { |
25e1897b | 1025 | if (end_cmd) { |
94d4f272 | 1026 | omap_hsmmc_reset_controller_fsm(host, SRC); |
25e1897b B |
1027 | if (host->cmd) |
1028 | host->cmd->error = err; | |
1029 | } | |
ae4bf788 V |
1030 | |
1031 | if (host->data) { | |
1032 | omap_hsmmc_reset_controller_fsm(host, SRD); | |
1033 | omap_hsmmc_dma_cleanup(host, err); | |
dc7745bd B |
1034 | } else if (host->mrq && host->mrq->cmd) |
1035 | host->mrq->cmd->error = err; | |
ae4bf788 V |
1036 | } |
1037 | ||
b417577d | 1038 | static void omap_hsmmc_do_irq(struct omap_hsmmc_host *host, int status) |
a45c6cb8 | 1039 | { |
a45c6cb8 | 1040 | struct mmc_data *data; |
b417577d AH |
1041 | int end_cmd = 0, end_trans = 0; |
1042 | ||
a45c6cb8 | 1043 | data = host->data; |
8986d31b | 1044 | dev_vdbg(mmc_dev(host->mmc), "IRQ Status is %x\n", status); |
a45c6cb8 | 1045 | |
a7e96879 | 1046 | if (status & ERR_EN) { |
699b958b | 1047 | omap_hsmmc_dbg_report_irq(host, status); |
25e1897b | 1048 | |
a7e96879 | 1049 | if (status & (CTO_EN | CCRC_EN)) |
25e1897b | 1050 | end_cmd = 1; |
a7e96879 | 1051 | if (status & (CTO_EN | DTO_EN)) |
25e1897b | 1052 | hsmmc_command_incomplete(host, -ETIMEDOUT, end_cmd); |
a7e96879 | 1053 | else if (status & (CCRC_EN | DCRC_EN)) |
25e1897b | 1054 | hsmmc_command_incomplete(host, -EILSEQ, end_cmd); |
ae4bf788 | 1055 | |
ae4bf788 | 1056 | if (host->data || host->response_busy) { |
25e1897b | 1057 | end_trans = !end_cmd; |
ae4bf788 | 1058 | host->response_busy = 0; |
a45c6cb8 MC |
1059 | } |
1060 | } | |
1061 | ||
7472bab2 | 1062 | OMAP_HSMMC_WRITE(host->base, STAT, status); |
a7e96879 | 1063 | if (end_cmd || ((status & CC_EN) && host->cmd)) |
70a3341a | 1064 | omap_hsmmc_cmd_done(host, host->cmd); |
a7e96879 | 1065 | if ((end_trans || (status & TC_EN)) && host->mrq) |
70a3341a | 1066 | omap_hsmmc_xfer_done(host, data); |
b417577d | 1067 | } |
a45c6cb8 | 1068 | |
b417577d AH |
1069 | /* |
1070 | * MMC controller IRQ handler | |
1071 | */ | |
1072 | static irqreturn_t omap_hsmmc_irq(int irq, void *dev_id) | |
1073 | { | |
1074 | struct omap_hsmmc_host *host = dev_id; | |
1075 | int status; | |
1076 | ||
1077 | status = OMAP_HSMMC_READ(host->base, STAT); | |
1f6b9fa4 | 1078 | while (status & INT_EN_MASK && host->req_in_progress) { |
b417577d | 1079 | omap_hsmmc_do_irq(host, status); |
1f6b9fa4 | 1080 | |
b417577d AH |
1081 | /* Flush posted write */ |
1082 | status = OMAP_HSMMC_READ(host->base, STAT); | |
1f6b9fa4 | 1083 | } |
4dffd7a2 | 1084 | |
a45c6cb8 MC |
1085 | return IRQ_HANDLED; |
1086 | } | |
1087 | ||
70a3341a | 1088 | static void set_sd_bus_power(struct omap_hsmmc_host *host) |
e13bb300 AH |
1089 | { |
1090 | unsigned long i; | |
1091 | ||
1092 | OMAP_HSMMC_WRITE(host->base, HCTL, | |
1093 | OMAP_HSMMC_READ(host->base, HCTL) | SDBP); | |
1094 | for (i = 0; i < loops_per_jiffy; i++) { | |
1095 | if (OMAP_HSMMC_READ(host->base, HCTL) & SDBP) | |
1096 | break; | |
1097 | cpu_relax(); | |
1098 | } | |
1099 | } | |
1100 | ||
a45c6cb8 | 1101 | /* |
eb250826 DB |
1102 | * Switch MMC interface voltage ... only relevant for MMC1. |
1103 | * | |
1104 | * MMC2 and MMC3 use fixed 1.8V levels, and maybe a transceiver. | |
1105 | * The MMC2 transceiver controls are used instead of DAT4..DAT7. | |
1106 | * Some chips, like eMMC ones, use internal transceivers. | |
a45c6cb8 | 1107 | */ |
70a3341a | 1108 | static int omap_hsmmc_switch_opcond(struct omap_hsmmc_host *host, int vdd) |
a45c6cb8 MC |
1109 | { |
1110 | u32 reg_val = 0; | |
1111 | int ret; | |
1112 | ||
1113 | /* Disable the clocks */ | |
fa4aa2d4 | 1114 | pm_runtime_put_sync(host->dev); |
cd03d9a8 | 1115 | if (host->dbclk) |
94c18149 | 1116 | clk_disable_unprepare(host->dbclk); |
a45c6cb8 MC |
1117 | |
1118 | /* Turn the power off */ | |
1119 | ret = mmc_slot(host).set_power(host->dev, host->slot_id, 0, 0); | |
a45c6cb8 MC |
1120 | |
1121 | /* Turn the power ON with given VDD 1.8 or 3.0v */ | |
2bec0893 AH |
1122 | if (!ret) |
1123 | ret = mmc_slot(host).set_power(host->dev, host->slot_id, 1, | |
1124 | vdd); | |
fa4aa2d4 | 1125 | pm_runtime_get_sync(host->dev); |
cd03d9a8 | 1126 | if (host->dbclk) |
94c18149 | 1127 | clk_prepare_enable(host->dbclk); |
2bec0893 | 1128 | |
a45c6cb8 MC |
1129 | if (ret != 0) |
1130 | goto err; | |
1131 | ||
a45c6cb8 MC |
1132 | OMAP_HSMMC_WRITE(host->base, HCTL, |
1133 | OMAP_HSMMC_READ(host->base, HCTL) & SDVSCLR); | |
1134 | reg_val = OMAP_HSMMC_READ(host->base, HCTL); | |
eb250826 | 1135 | |
a45c6cb8 MC |
1136 | /* |
1137 | * If a MMC dual voltage card is detected, the set_ios fn calls | |
1138 | * this fn with VDD bit set for 1.8V. Upon card removal from the | |
70a3341a | 1139 | * slot, omap_hsmmc_set_ios sets the VDD back to 3V on MMC_POWER_OFF. |
a45c6cb8 | 1140 | * |
eb250826 DB |
1141 | * Cope with a bit of slop in the range ... per data sheets: |
1142 | * - "1.8V" for vdds_mmc1/vdds_mmc1a can be up to 2.45V max, | |
1143 | * but recommended values are 1.71V to 1.89V | |
1144 | * - "3.0V" for vdds_mmc1/vdds_mmc1a can be up to 3.5V max, | |
1145 | * but recommended values are 2.7V to 3.3V | |
1146 | * | |
1147 | * Board setup code shouldn't permit anything very out-of-range. | |
1148 | * TWL4030-family VMMC1 and VSIM regulators are fine (avoiding the | |
1149 | * middle range) but VSIM can't power DAT4..DAT7 at more than 3V. | |
a45c6cb8 | 1150 | */ |
eb250826 | 1151 | if ((1 << vdd) <= MMC_VDD_23_24) |
a45c6cb8 | 1152 | reg_val |= SDVS18; |
eb250826 DB |
1153 | else |
1154 | reg_val |= SDVS30; | |
a45c6cb8 MC |
1155 | |
1156 | OMAP_HSMMC_WRITE(host->base, HCTL, reg_val); | |
e13bb300 | 1157 | set_sd_bus_power(host); |
a45c6cb8 MC |
1158 | |
1159 | return 0; | |
1160 | err: | |
b1e056ae | 1161 | dev_err(mmc_dev(host->mmc), "Unable to switch operating voltage\n"); |
a45c6cb8 MC |
1162 | return ret; |
1163 | } | |
1164 | ||
b62f6228 AH |
1165 | /* Protect the card while the cover is open */ |
1166 | static void omap_hsmmc_protect_card(struct omap_hsmmc_host *host) | |
1167 | { | |
1168 | if (!mmc_slot(host).get_cover_state) | |
1169 | return; | |
1170 | ||
1171 | host->reqs_blocked = 0; | |
1172 | if (mmc_slot(host).get_cover_state(host->dev, host->slot_id)) { | |
1173 | if (host->protect_card) { | |
2cecdf00 | 1174 | dev_info(host->dev, "%s: cover is closed, " |
b62f6228 AH |
1175 | "card is now accessible\n", |
1176 | mmc_hostname(host->mmc)); | |
1177 | host->protect_card = 0; | |
1178 | } | |
1179 | } else { | |
1180 | if (!host->protect_card) { | |
2cecdf00 | 1181 | dev_info(host->dev, "%s: cover is open, " |
b62f6228 AH |
1182 | "card is now inaccessible\n", |
1183 | mmc_hostname(host->mmc)); | |
1184 | host->protect_card = 1; | |
1185 | } | |
1186 | } | |
1187 | } | |
1188 | ||
a45c6cb8 | 1189 | /* |
7efab4f3 | 1190 | * irq handler to notify the core about card insertion/removal |
a45c6cb8 | 1191 | */ |
7efab4f3 | 1192 | static irqreturn_t omap_hsmmc_detect(int irq, void *dev_id) |
a45c6cb8 | 1193 | { |
7efab4f3 | 1194 | struct omap_hsmmc_host *host = dev_id; |
249d0fa9 | 1195 | struct omap_mmc_slot_data *slot = &mmc_slot(host); |
a6b2240d AH |
1196 | int carddetect; |
1197 | ||
a6b2240d | 1198 | sysfs_notify(&host->mmc->class_dev.kobj, NULL, "cover_switch"); |
249d0fa9 | 1199 | |
191d1f1d | 1200 | if (slot->card_detect) |
db0fefc5 | 1201 | carddetect = slot->card_detect(host->dev, host->slot_id); |
b62f6228 AH |
1202 | else { |
1203 | omap_hsmmc_protect_card(host); | |
a6b2240d | 1204 | carddetect = -ENOSYS; |
b62f6228 | 1205 | } |
a45c6cb8 | 1206 | |
cdeebadd | 1207 | if (carddetect) |
a45c6cb8 | 1208 | mmc_detect_change(host->mmc, (HZ * 200) / 1000); |
cdeebadd | 1209 | else |
a45c6cb8 | 1210 | mmc_detect_change(host->mmc, (HZ * 50) / 1000); |
a45c6cb8 MC |
1211 | return IRQ_HANDLED; |
1212 | } | |
1213 | ||
c5c98927 | 1214 | static void omap_hsmmc_dma_callback(void *param) |
a45c6cb8 | 1215 | { |
c5c98927 RK |
1216 | struct omap_hsmmc_host *host = param; |
1217 | struct dma_chan *chan; | |
770d7432 | 1218 | struct mmc_data *data; |
c5c98927 | 1219 | int req_in_progress; |
a45c6cb8 | 1220 | |
c5c98927 | 1221 | spin_lock_irq(&host->irq_lock); |
b417577d | 1222 | if (host->dma_ch < 0) { |
c5c98927 | 1223 | spin_unlock_irq(&host->irq_lock); |
a45c6cb8 | 1224 | return; |
b417577d | 1225 | } |
a45c6cb8 | 1226 | |
770d7432 | 1227 | data = host->mrq->data; |
c5c98927 | 1228 | chan = omap_hsmmc_get_dma_chan(host, data); |
9782aff8 | 1229 | if (!data->host_cookie) |
c5c98927 RK |
1230 | dma_unmap_sg(chan->device->dev, |
1231 | data->sg, data->sg_len, | |
9782aff8 | 1232 | omap_hsmmc_get_dma_dir(host, data)); |
b417577d AH |
1233 | |
1234 | req_in_progress = host->req_in_progress; | |
a45c6cb8 | 1235 | host->dma_ch = -1; |
c5c98927 | 1236 | spin_unlock_irq(&host->irq_lock); |
b417577d AH |
1237 | |
1238 | /* If DMA has finished after TC, complete the request */ | |
1239 | if (!req_in_progress) { | |
1240 | struct mmc_request *mrq = host->mrq; | |
1241 | ||
1242 | host->mrq = NULL; | |
1243 | mmc_request_done(host->mmc, mrq); | |
1244 | } | |
a45c6cb8 MC |
1245 | } |
1246 | ||
9782aff8 PF |
1247 | static int omap_hsmmc_pre_dma_transfer(struct omap_hsmmc_host *host, |
1248 | struct mmc_data *data, | |
c5c98927 | 1249 | struct omap_hsmmc_next *next, |
26b88520 | 1250 | struct dma_chan *chan) |
9782aff8 PF |
1251 | { |
1252 | int dma_len; | |
1253 | ||
1254 | if (!next && data->host_cookie && | |
1255 | data->host_cookie != host->next_data.cookie) { | |
2cecdf00 | 1256 | dev_warn(host->dev, "[%s] invalid cookie: data->host_cookie %d" |
9782aff8 PF |
1257 | " host->next_data.cookie %d\n", |
1258 | __func__, data->host_cookie, host->next_data.cookie); | |
1259 | data->host_cookie = 0; | |
1260 | } | |
1261 | ||
1262 | /* Check if next job is already prepared */ | |
b38313d6 | 1263 | if (next || data->host_cookie != host->next_data.cookie) { |
26b88520 | 1264 | dma_len = dma_map_sg(chan->device->dev, data->sg, data->sg_len, |
9782aff8 PF |
1265 | omap_hsmmc_get_dma_dir(host, data)); |
1266 | ||
1267 | } else { | |
1268 | dma_len = host->next_data.dma_len; | |
1269 | host->next_data.dma_len = 0; | |
1270 | } | |
1271 | ||
1272 | ||
1273 | if (dma_len == 0) | |
1274 | return -EINVAL; | |
1275 | ||
1276 | if (next) { | |
1277 | next->dma_len = dma_len; | |
1278 | data->host_cookie = ++next->cookie < 0 ? 1 : next->cookie; | |
1279 | } else | |
1280 | host->dma_len = dma_len; | |
1281 | ||
1282 | return 0; | |
1283 | } | |
1284 | ||
a45c6cb8 MC |
1285 | /* |
1286 | * Routine to configure and start DMA for the MMC card | |
1287 | */ | |
9d025334 | 1288 | static int omap_hsmmc_setup_dma_transfer(struct omap_hsmmc_host *host, |
70a3341a | 1289 | struct mmc_request *req) |
a45c6cb8 | 1290 | { |
26b88520 RK |
1291 | struct dma_slave_config cfg; |
1292 | struct dma_async_tx_descriptor *tx; | |
1293 | int ret = 0, i; | |
a45c6cb8 | 1294 | struct mmc_data *data = req->data; |
c5c98927 | 1295 | struct dma_chan *chan; |
a45c6cb8 | 1296 | |
0ccd76d4 | 1297 | /* Sanity check: all the SG entries must be aligned by block size. */ |
a3f406f8 | 1298 | for (i = 0; i < data->sg_len; i++) { |
0ccd76d4 JY |
1299 | struct scatterlist *sgl; |
1300 | ||
1301 | sgl = data->sg + i; | |
1302 | if (sgl->length % data->blksz) | |
1303 | return -EINVAL; | |
1304 | } | |
1305 | if ((data->blksz % 4) != 0) | |
1306 | /* REVISIT: The MMC buffer increments only when MSB is written. | |
1307 | * Return error for blksz which is non multiple of four. | |
1308 | */ | |
1309 | return -EINVAL; | |
1310 | ||
b417577d | 1311 | BUG_ON(host->dma_ch != -1); |
a45c6cb8 | 1312 | |
c5c98927 | 1313 | chan = omap_hsmmc_get_dma_chan(host, data); |
c5c98927 | 1314 | |
26b88520 RK |
1315 | cfg.src_addr = host->mapbase + OMAP_HSMMC_DATA; |
1316 | cfg.dst_addr = host->mapbase + OMAP_HSMMC_DATA; | |
1317 | cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; | |
1318 | cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; | |
1319 | cfg.src_maxburst = data->blksz / 4; | |
1320 | cfg.dst_maxburst = data->blksz / 4; | |
c5c98927 | 1321 | |
26b88520 RK |
1322 | ret = dmaengine_slave_config(chan, &cfg); |
1323 | if (ret) | |
a45c6cb8 | 1324 | return ret; |
c5c98927 | 1325 | |
26b88520 | 1326 | ret = omap_hsmmc_pre_dma_transfer(host, data, NULL, chan); |
9782aff8 PF |
1327 | if (ret) |
1328 | return ret; | |
a45c6cb8 | 1329 | |
26b88520 RK |
1330 | tx = dmaengine_prep_slave_sg(chan, data->sg, data->sg_len, |
1331 | data->flags & MMC_DATA_WRITE ? DMA_MEM_TO_DEV : DMA_DEV_TO_MEM, | |
1332 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
1333 | if (!tx) { | |
1334 | dev_err(mmc_dev(host->mmc), "prep_slave_sg() failed\n"); | |
1335 | /* FIXME: cleanup */ | |
1336 | return -1; | |
1337 | } | |
a45c6cb8 | 1338 | |
26b88520 RK |
1339 | tx->callback = omap_hsmmc_dma_callback; |
1340 | tx->callback_param = host; | |
a45c6cb8 | 1341 | |
26b88520 RK |
1342 | /* Does not fail */ |
1343 | dmaengine_submit(tx); | |
c5c98927 | 1344 | |
26b88520 | 1345 | host->dma_ch = 1; |
c5c98927 | 1346 | |
a45c6cb8 MC |
1347 | return 0; |
1348 | } | |
1349 | ||
70a3341a | 1350 | static void set_data_timeout(struct omap_hsmmc_host *host, |
e2bf08d6 AH |
1351 | unsigned int timeout_ns, |
1352 | unsigned int timeout_clks) | |
a45c6cb8 MC |
1353 | { |
1354 | unsigned int timeout, cycle_ns; | |
1355 | uint32_t reg, clkd, dto = 0; | |
1356 | ||
1357 | reg = OMAP_HSMMC_READ(host->base, SYSCTL); | |
1358 | clkd = (reg & CLKD_MASK) >> CLKD_SHIFT; | |
1359 | if (clkd == 0) | |
1360 | clkd = 1; | |
1361 | ||
6e3076c2 | 1362 | cycle_ns = 1000000000 / (host->clk_rate / clkd); |
e2bf08d6 AH |
1363 | timeout = timeout_ns / cycle_ns; |
1364 | timeout += timeout_clks; | |
a45c6cb8 MC |
1365 | if (timeout) { |
1366 | while ((timeout & 0x80000000) == 0) { | |
1367 | dto += 1; | |
1368 | timeout <<= 1; | |
1369 | } | |
1370 | dto = 31 - dto; | |
1371 | timeout <<= 1; | |
1372 | if (timeout && dto) | |
1373 | dto += 1; | |
1374 | if (dto >= 13) | |
1375 | dto -= 13; | |
1376 | else | |
1377 | dto = 0; | |
1378 | if (dto > 14) | |
1379 | dto = 14; | |
1380 | } | |
1381 | ||
1382 | reg &= ~DTO_MASK; | |
1383 | reg |= dto << DTO_SHIFT; | |
1384 | OMAP_HSMMC_WRITE(host->base, SYSCTL, reg); | |
1385 | } | |
1386 | ||
9d025334 B |
1387 | static void omap_hsmmc_start_dma_transfer(struct omap_hsmmc_host *host) |
1388 | { | |
1389 | struct mmc_request *req = host->mrq; | |
1390 | struct dma_chan *chan; | |
1391 | ||
1392 | if (!req->data) | |
1393 | return; | |
1394 | OMAP_HSMMC_WRITE(host->base, BLK, (req->data->blksz) | |
1395 | | (req->data->blocks << 16)); | |
1396 | set_data_timeout(host, req->data->timeout_ns, | |
1397 | req->data->timeout_clks); | |
1398 | chan = omap_hsmmc_get_dma_chan(host, req->data); | |
1399 | dma_async_issue_pending(chan); | |
1400 | } | |
1401 | ||
a45c6cb8 MC |
1402 | /* |
1403 | * Configure block length for MMC/SD cards and initiate the transfer. | |
1404 | */ | |
1405 | static int | |
70a3341a | 1406 | omap_hsmmc_prepare_data(struct omap_hsmmc_host *host, struct mmc_request *req) |
a45c6cb8 MC |
1407 | { |
1408 | int ret; | |
1409 | host->data = req->data; | |
1410 | ||
1411 | if (req->data == NULL) { | |
a45c6cb8 | 1412 | OMAP_HSMMC_WRITE(host->base, BLK, 0); |
e2bf08d6 AH |
1413 | /* |
1414 | * Set an arbitrary 100ms data timeout for commands with | |
1415 | * busy signal. | |
1416 | */ | |
1417 | if (req->cmd->flags & MMC_RSP_BUSY) | |
1418 | set_data_timeout(host, 100000000U, 0); | |
a45c6cb8 MC |
1419 | return 0; |
1420 | } | |
1421 | ||
a45c6cb8 | 1422 | if (host->use_dma) { |
9d025334 | 1423 | ret = omap_hsmmc_setup_dma_transfer(host, req); |
a45c6cb8 | 1424 | if (ret != 0) { |
b1e056ae | 1425 | dev_err(mmc_dev(host->mmc), "MMC start dma failure\n"); |
a45c6cb8 MC |
1426 | return ret; |
1427 | } | |
1428 | } | |
1429 | return 0; | |
1430 | } | |
1431 | ||
9782aff8 PF |
1432 | static void omap_hsmmc_post_req(struct mmc_host *mmc, struct mmc_request *mrq, |
1433 | int err) | |
1434 | { | |
1435 | struct omap_hsmmc_host *host = mmc_priv(mmc); | |
1436 | struct mmc_data *data = mrq->data; | |
1437 | ||
26b88520 | 1438 | if (host->use_dma && data->host_cookie) { |
c5c98927 | 1439 | struct dma_chan *c = omap_hsmmc_get_dma_chan(host, data); |
c5c98927 | 1440 | |
26b88520 RK |
1441 | dma_unmap_sg(c->device->dev, data->sg, data->sg_len, |
1442 | omap_hsmmc_get_dma_dir(host, data)); | |
9782aff8 PF |
1443 | data->host_cookie = 0; |
1444 | } | |
1445 | } | |
1446 | ||
1447 | static void omap_hsmmc_pre_req(struct mmc_host *mmc, struct mmc_request *mrq, | |
1448 | bool is_first_req) | |
1449 | { | |
1450 | struct omap_hsmmc_host *host = mmc_priv(mmc); | |
1451 | ||
1452 | if (mrq->data->host_cookie) { | |
1453 | mrq->data->host_cookie = 0; | |
1454 | return ; | |
1455 | } | |
1456 | ||
c5c98927 RK |
1457 | if (host->use_dma) { |
1458 | struct dma_chan *c = omap_hsmmc_get_dma_chan(host, mrq->data); | |
c5c98927 | 1459 | |
9782aff8 | 1460 | if (omap_hsmmc_pre_dma_transfer(host, mrq->data, |
26b88520 | 1461 | &host->next_data, c)) |
9782aff8 | 1462 | mrq->data->host_cookie = 0; |
c5c98927 | 1463 | } |
9782aff8 PF |
1464 | } |
1465 | ||
a45c6cb8 MC |
1466 | /* |
1467 | * Request function. for read/write operation | |
1468 | */ | |
70a3341a | 1469 | static void omap_hsmmc_request(struct mmc_host *mmc, struct mmc_request *req) |
a45c6cb8 | 1470 | { |
70a3341a | 1471 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
a3f406f8 | 1472 | int err; |
a45c6cb8 | 1473 | |
b417577d AH |
1474 | BUG_ON(host->req_in_progress); |
1475 | BUG_ON(host->dma_ch != -1); | |
1476 | if (host->protect_card) { | |
1477 | if (host->reqs_blocked < 3) { | |
1478 | /* | |
1479 | * Ensure the controller is left in a consistent | |
1480 | * state by resetting the command and data state | |
1481 | * machines. | |
1482 | */ | |
1483 | omap_hsmmc_reset_controller_fsm(host, SRD); | |
1484 | omap_hsmmc_reset_controller_fsm(host, SRC); | |
1485 | host->reqs_blocked += 1; | |
1486 | } | |
1487 | req->cmd->error = -EBADF; | |
1488 | if (req->data) | |
1489 | req->data->error = -EBADF; | |
1490 | req->cmd->retries = 0; | |
1491 | mmc_request_done(mmc, req); | |
1492 | return; | |
1493 | } else if (host->reqs_blocked) | |
1494 | host->reqs_blocked = 0; | |
a45c6cb8 MC |
1495 | WARN_ON(host->mrq != NULL); |
1496 | host->mrq = req; | |
6e3076c2 | 1497 | host->clk_rate = clk_get_rate(host->fclk); |
70a3341a | 1498 | err = omap_hsmmc_prepare_data(host, req); |
a3f406f8 JL |
1499 | if (err) { |
1500 | req->cmd->error = err; | |
1501 | if (req->data) | |
1502 | req->data->error = err; | |
1503 | host->mrq = NULL; | |
1504 | mmc_request_done(mmc, req); | |
1505 | return; | |
1506 | } | |
1507 | ||
9d025334 | 1508 | omap_hsmmc_start_dma_transfer(host); |
70a3341a | 1509 | omap_hsmmc_start_command(host, req->cmd, req->data); |
a45c6cb8 MC |
1510 | } |
1511 | ||
a45c6cb8 | 1512 | /* Routine to configure clock values. Exposed API to core */ |
70a3341a | 1513 | static void omap_hsmmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) |
a45c6cb8 | 1514 | { |
70a3341a | 1515 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
a3621465 | 1516 | int do_send_init_stream = 0; |
a45c6cb8 | 1517 | |
fa4aa2d4 | 1518 | pm_runtime_get_sync(host->dev); |
5e2ea617 | 1519 | |
a3621465 AH |
1520 | if (ios->power_mode != host->power_mode) { |
1521 | switch (ios->power_mode) { | |
1522 | case MMC_POWER_OFF: | |
1523 | mmc_slot(host).set_power(host->dev, host->slot_id, | |
1524 | 0, 0); | |
1525 | break; | |
1526 | case MMC_POWER_UP: | |
1527 | mmc_slot(host).set_power(host->dev, host->slot_id, | |
1528 | 1, ios->vdd); | |
1529 | break; | |
1530 | case MMC_POWER_ON: | |
1531 | do_send_init_stream = 1; | |
1532 | break; | |
1533 | } | |
1534 | host->power_mode = ios->power_mode; | |
a45c6cb8 MC |
1535 | } |
1536 | ||
dd498eff DK |
1537 | /* FIXME: set registers based only on changes to ios */ |
1538 | ||
3796fb8a | 1539 | omap_hsmmc_set_bus_width(host); |
a45c6cb8 | 1540 | |
4621d5f8 | 1541 | if (host->pdata->controller_flags & OMAP_HSMMC_SUPPORTS_DUAL_VOLT) { |
eb250826 DB |
1542 | /* Only MMC1 can interface at 3V without some flavor |
1543 | * of external transceiver; but they all handle 1.8V. | |
1544 | */ | |
a45c6cb8 | 1545 | if ((OMAP_HSMMC_READ(host->base, HCTL) & SDVSDET) && |
2cf171cb | 1546 | (ios->vdd == DUAL_VOLT_OCR_BIT)) { |
a45c6cb8 MC |
1547 | /* |
1548 | * The mmc_select_voltage fn of the core does | |
1549 | * not seem to set the power_mode to | |
1550 | * MMC_POWER_UP upon recalculating the voltage. | |
1551 | * vdd 1.8v. | |
1552 | */ | |
70a3341a DK |
1553 | if (omap_hsmmc_switch_opcond(host, ios->vdd) != 0) |
1554 | dev_dbg(mmc_dev(host->mmc), | |
a45c6cb8 MC |
1555 | "Switch operation failed\n"); |
1556 | } | |
1557 | } | |
1558 | ||
5934df2f | 1559 | omap_hsmmc_set_clock(host); |
a45c6cb8 | 1560 | |
a3621465 | 1561 | if (do_send_init_stream) |
a45c6cb8 MC |
1562 | send_init_stream(host); |
1563 | ||
3796fb8a | 1564 | omap_hsmmc_set_bus_mode(host); |
5e2ea617 | 1565 | |
fa4aa2d4 | 1566 | pm_runtime_put_autosuspend(host->dev); |
a45c6cb8 MC |
1567 | } |
1568 | ||
1569 | static int omap_hsmmc_get_cd(struct mmc_host *mmc) | |
1570 | { | |
70a3341a | 1571 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
a45c6cb8 | 1572 | |
191d1f1d | 1573 | if (!mmc_slot(host).card_detect) |
a45c6cb8 | 1574 | return -ENOSYS; |
db0fefc5 | 1575 | return mmc_slot(host).card_detect(host->dev, host->slot_id); |
a45c6cb8 MC |
1576 | } |
1577 | ||
1578 | static int omap_hsmmc_get_ro(struct mmc_host *mmc) | |
1579 | { | |
70a3341a | 1580 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
a45c6cb8 | 1581 | |
191d1f1d | 1582 | if (!mmc_slot(host).get_ro) |
a45c6cb8 | 1583 | return -ENOSYS; |
191d1f1d | 1584 | return mmc_slot(host).get_ro(host->dev, 0); |
a45c6cb8 MC |
1585 | } |
1586 | ||
4816858c GI |
1587 | static void omap_hsmmc_init_card(struct mmc_host *mmc, struct mmc_card *card) |
1588 | { | |
1589 | struct omap_hsmmc_host *host = mmc_priv(mmc); | |
1590 | ||
1591 | if (mmc_slot(host).init_card) | |
1592 | mmc_slot(host).init_card(card); | |
1593 | } | |
1594 | ||
70a3341a | 1595 | static void omap_hsmmc_conf_bus_power(struct omap_hsmmc_host *host) |
1b331e69 KK |
1596 | { |
1597 | u32 hctl, capa, value; | |
1598 | ||
1599 | /* Only MMC1 supports 3.0V */ | |
4621d5f8 | 1600 | if (host->pdata->controller_flags & OMAP_HSMMC_SUPPORTS_DUAL_VOLT) { |
1b331e69 KK |
1601 | hctl = SDVS30; |
1602 | capa = VS30 | VS18; | |
1603 | } else { | |
1604 | hctl = SDVS18; | |
1605 | capa = VS18; | |
1606 | } | |
1607 | ||
1608 | value = OMAP_HSMMC_READ(host->base, HCTL) & ~SDVS_MASK; | |
1609 | OMAP_HSMMC_WRITE(host->base, HCTL, value | hctl); | |
1610 | ||
1611 | value = OMAP_HSMMC_READ(host->base, CAPA); | |
1612 | OMAP_HSMMC_WRITE(host->base, CAPA, value | capa); | |
1613 | ||
1b331e69 | 1614 | /* Set SD bus power bit */ |
e13bb300 | 1615 | set_sd_bus_power(host); |
1b331e69 KK |
1616 | } |
1617 | ||
70a3341a | 1618 | static int omap_hsmmc_enable_fclk(struct mmc_host *mmc) |
dd498eff | 1619 | { |
70a3341a | 1620 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
dd498eff | 1621 | |
fa4aa2d4 B |
1622 | pm_runtime_get_sync(host->dev); |
1623 | ||
dd498eff DK |
1624 | return 0; |
1625 | } | |
1626 | ||
907d2e7c | 1627 | static int omap_hsmmc_disable_fclk(struct mmc_host *mmc) |
dd498eff | 1628 | { |
70a3341a | 1629 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
dd498eff | 1630 | |
fa4aa2d4 B |
1631 | pm_runtime_mark_last_busy(host->dev); |
1632 | pm_runtime_put_autosuspend(host->dev); | |
1633 | ||
dd498eff DK |
1634 | return 0; |
1635 | } | |
1636 | ||
70a3341a DK |
1637 | static const struct mmc_host_ops omap_hsmmc_ops = { |
1638 | .enable = omap_hsmmc_enable_fclk, | |
1639 | .disable = omap_hsmmc_disable_fclk, | |
9782aff8 PF |
1640 | .post_req = omap_hsmmc_post_req, |
1641 | .pre_req = omap_hsmmc_pre_req, | |
70a3341a DK |
1642 | .request = omap_hsmmc_request, |
1643 | .set_ios = omap_hsmmc_set_ios, | |
dd498eff DK |
1644 | .get_cd = omap_hsmmc_get_cd, |
1645 | .get_ro = omap_hsmmc_get_ro, | |
4816858c | 1646 | .init_card = omap_hsmmc_init_card, |
dd498eff DK |
1647 | /* NYET -- enable_sdio_irq */ |
1648 | }; | |
1649 | ||
d900f712 DK |
1650 | #ifdef CONFIG_DEBUG_FS |
1651 | ||
70a3341a | 1652 | static int omap_hsmmc_regs_show(struct seq_file *s, void *data) |
d900f712 DK |
1653 | { |
1654 | struct mmc_host *mmc = s->private; | |
70a3341a | 1655 | struct omap_hsmmc_host *host = mmc_priv(mmc); |
d900f712 | 1656 | |
0a82e06e TL |
1657 | seq_printf(s, "mmc%d:\n ctx_loss:\t%d\n\nregs:\n", |
1658 | mmc->index, host->context_loss); | |
5e2ea617 | 1659 | |
fa4aa2d4 | 1660 | pm_runtime_get_sync(host->dev); |
d900f712 | 1661 | |
d900f712 DK |
1662 | seq_printf(s, "CON:\t\t0x%08x\n", |
1663 | OMAP_HSMMC_READ(host->base, CON)); | |
1664 | seq_printf(s, "HCTL:\t\t0x%08x\n", | |
1665 | OMAP_HSMMC_READ(host->base, HCTL)); | |
1666 | seq_printf(s, "SYSCTL:\t\t0x%08x\n", | |
1667 | OMAP_HSMMC_READ(host->base, SYSCTL)); | |
1668 | seq_printf(s, "IE:\t\t0x%08x\n", | |
1669 | OMAP_HSMMC_READ(host->base, IE)); | |
1670 | seq_printf(s, "ISE:\t\t0x%08x\n", | |
1671 | OMAP_HSMMC_READ(host->base, ISE)); | |
1672 | seq_printf(s, "CAPA:\t\t0x%08x\n", | |
1673 | OMAP_HSMMC_READ(host->base, CAPA)); | |
5e2ea617 | 1674 | |
fa4aa2d4 B |
1675 | pm_runtime_mark_last_busy(host->dev); |
1676 | pm_runtime_put_autosuspend(host->dev); | |
dd498eff | 1677 | |
d900f712 DK |
1678 | return 0; |
1679 | } | |
1680 | ||
70a3341a | 1681 | static int omap_hsmmc_regs_open(struct inode *inode, struct file *file) |
d900f712 | 1682 | { |
70a3341a | 1683 | return single_open(file, omap_hsmmc_regs_show, inode->i_private); |
d900f712 DK |
1684 | } |
1685 | ||
1686 | static const struct file_operations mmc_regs_fops = { | |
70a3341a | 1687 | .open = omap_hsmmc_regs_open, |
d900f712 DK |
1688 | .read = seq_read, |
1689 | .llseek = seq_lseek, | |
1690 | .release = single_release, | |
1691 | }; | |
1692 | ||
70a3341a | 1693 | static void omap_hsmmc_debugfs(struct mmc_host *mmc) |
d900f712 DK |
1694 | { |
1695 | if (mmc->debugfs_root) | |
1696 | debugfs_create_file("regs", S_IRUSR, mmc->debugfs_root, | |
1697 | mmc, &mmc_regs_fops); | |
1698 | } | |
1699 | ||
1700 | #else | |
1701 | ||
70a3341a | 1702 | static void omap_hsmmc_debugfs(struct mmc_host *mmc) |
d900f712 DK |
1703 | { |
1704 | } | |
1705 | ||
1706 | #endif | |
1707 | ||
46856a68 | 1708 | #ifdef CONFIG_OF |
59445b10 NM |
1709 | static const struct omap_mmc_of_data omap3_pre_es3_mmc_of_data = { |
1710 | /* See 35xx errata 2.1.1.128 in SPRZ278F */ | |
1711 | .controller_flags = OMAP_HSMMC_BROKEN_MULTIBLOCK_READ, | |
1712 | }; | |
1713 | ||
1714 | static const struct omap_mmc_of_data omap4_mmc_of_data = { | |
1715 | .reg_offset = 0x100, | |
1716 | }; | |
46856a68 RN |
1717 | |
1718 | static const struct of_device_id omap_mmc_of_match[] = { | |
1719 | { | |
1720 | .compatible = "ti,omap2-hsmmc", | |
1721 | }, | |
59445b10 NM |
1722 | { |
1723 | .compatible = "ti,omap3-pre-es3-hsmmc", | |
1724 | .data = &omap3_pre_es3_mmc_of_data, | |
1725 | }, | |
46856a68 RN |
1726 | { |
1727 | .compatible = "ti,omap3-hsmmc", | |
1728 | }, | |
1729 | { | |
1730 | .compatible = "ti,omap4-hsmmc", | |
59445b10 | 1731 | .data = &omap4_mmc_of_data, |
46856a68 RN |
1732 | }, |
1733 | {}, | |
b6d085f6 | 1734 | }; |
46856a68 RN |
1735 | MODULE_DEVICE_TABLE(of, omap_mmc_of_match); |
1736 | ||
1737 | static struct omap_mmc_platform_data *of_get_hsmmc_pdata(struct device *dev) | |
1738 | { | |
1739 | struct omap_mmc_platform_data *pdata; | |
1740 | struct device_node *np = dev->of_node; | |
d8714e87 | 1741 | u32 bus_width, max_freq; |
dc642c28 JL |
1742 | int cd_gpio, wp_gpio; |
1743 | ||
1744 | cd_gpio = of_get_named_gpio(np, "cd-gpios", 0); | |
1745 | wp_gpio = of_get_named_gpio(np, "wp-gpios", 0); | |
1746 | if (cd_gpio == -EPROBE_DEFER || wp_gpio == -EPROBE_DEFER) | |
1747 | return ERR_PTR(-EPROBE_DEFER); | |
46856a68 RN |
1748 | |
1749 | pdata = devm_kzalloc(dev, sizeof(*pdata), GFP_KERNEL); | |
1750 | if (!pdata) | |
19df45bc | 1751 | return ERR_PTR(-ENOMEM); /* out of memory */ |
46856a68 RN |
1752 | |
1753 | if (of_find_property(np, "ti,dual-volt", NULL)) | |
1754 | pdata->controller_flags |= OMAP_HSMMC_SUPPORTS_DUAL_VOLT; | |
1755 | ||
1756 | /* This driver only supports 1 slot */ | |
1757 | pdata->nr_slots = 1; | |
dc642c28 JL |
1758 | pdata->slots[0].switch_pin = cd_gpio; |
1759 | pdata->slots[0].gpio_wp = wp_gpio; | |
46856a68 RN |
1760 | |
1761 | if (of_find_property(np, "ti,non-removable", NULL)) { | |
1762 | pdata->slots[0].nonremovable = true; | |
1763 | pdata->slots[0].no_regulator_off_init = true; | |
1764 | } | |
7f217794 | 1765 | of_property_read_u32(np, "bus-width", &bus_width); |
46856a68 RN |
1766 | if (bus_width == 4) |
1767 | pdata->slots[0].caps |= MMC_CAP_4_BIT_DATA; | |
1768 | else if (bus_width == 8) | |
1769 | pdata->slots[0].caps |= MMC_CAP_8_BIT_DATA; | |
1770 | ||
1771 | if (of_find_property(np, "ti,needs-special-reset", NULL)) | |
1772 | pdata->slots[0].features |= HSMMC_HAS_UPDATED_RESET; | |
1773 | ||
d8714e87 DM |
1774 | if (!of_property_read_u32(np, "max-frequency", &max_freq)) |
1775 | pdata->max_freq = max_freq; | |
1776 | ||
cd587096 HG |
1777 | if (of_find_property(np, "ti,needs-special-hs-handling", NULL)) |
1778 | pdata->slots[0].features |= HSMMC_HAS_HSPE_SUPPORT; | |
1779 | ||
c9ae64db DM |
1780 | if (of_find_property(np, "keep-power-in-suspend", NULL)) |
1781 | pdata->slots[0].pm_caps |= MMC_PM_KEEP_POWER; | |
1782 | ||
1783 | if (of_find_property(np, "enable-sdio-wakeup", NULL)) | |
1784 | pdata->slots[0].pm_caps |= MMC_PM_WAKE_SDIO_IRQ; | |
1785 | ||
46856a68 RN |
1786 | return pdata; |
1787 | } | |
1788 | #else | |
1789 | static inline struct omap_mmc_platform_data | |
1790 | *of_get_hsmmc_pdata(struct device *dev) | |
1791 | { | |
19df45bc | 1792 | return ERR_PTR(-EINVAL); |
46856a68 RN |
1793 | } |
1794 | #endif | |
1795 | ||
c3be1efd | 1796 | static int omap_hsmmc_probe(struct platform_device *pdev) |
a45c6cb8 MC |
1797 | { |
1798 | struct omap_mmc_platform_data *pdata = pdev->dev.platform_data; | |
1799 | struct mmc_host *mmc; | |
70a3341a | 1800 | struct omap_hsmmc_host *host = NULL; |
a45c6cb8 | 1801 | struct resource *res; |
db0fefc5 | 1802 | int ret, irq; |
46856a68 | 1803 | const struct of_device_id *match; |
26b88520 RK |
1804 | dma_cap_mask_t mask; |
1805 | unsigned tx_req, rx_req; | |
46b76035 | 1806 | struct pinctrl *pinctrl; |
59445b10 | 1807 | const struct omap_mmc_of_data *data; |
46856a68 RN |
1808 | |
1809 | match = of_match_device(of_match_ptr(omap_mmc_of_match), &pdev->dev); | |
1810 | if (match) { | |
1811 | pdata = of_get_hsmmc_pdata(&pdev->dev); | |
dc642c28 JL |
1812 | |
1813 | if (IS_ERR(pdata)) | |
1814 | return PTR_ERR(pdata); | |
1815 | ||
46856a68 | 1816 | if (match->data) { |
59445b10 NM |
1817 | data = match->data; |
1818 | pdata->reg_offset = data->reg_offset; | |
1819 | pdata->controller_flags |= data->controller_flags; | |
46856a68 RN |
1820 | } |
1821 | } | |
a45c6cb8 MC |
1822 | |
1823 | if (pdata == NULL) { | |
1824 | dev_err(&pdev->dev, "Platform Data is missing\n"); | |
1825 | return -ENXIO; | |
1826 | } | |
1827 | ||
1828 | if (pdata->nr_slots == 0) { | |
1829 | dev_err(&pdev->dev, "No Slots\n"); | |
1830 | return -ENXIO; | |
1831 | } | |
1832 | ||
1833 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1834 | irq = platform_get_irq(pdev, 0); | |
1835 | if (res == NULL || irq < 0) | |
1836 | return -ENXIO; | |
1837 | ||
984b203a | 1838 | res = request_mem_region(res->start, resource_size(res), pdev->name); |
a45c6cb8 MC |
1839 | if (res == NULL) |
1840 | return -EBUSY; | |
1841 | ||
db0fefc5 AH |
1842 | ret = omap_hsmmc_gpio_init(pdata); |
1843 | if (ret) | |
1844 | goto err; | |
1845 | ||
70a3341a | 1846 | mmc = mmc_alloc_host(sizeof(struct omap_hsmmc_host), &pdev->dev); |
a45c6cb8 MC |
1847 | if (!mmc) { |
1848 | ret = -ENOMEM; | |
db0fefc5 | 1849 | goto err_alloc; |
a45c6cb8 MC |
1850 | } |
1851 | ||
1852 | host = mmc_priv(mmc); | |
1853 | host->mmc = mmc; | |
1854 | host->pdata = pdata; | |
1855 | host->dev = &pdev->dev; | |
1856 | host->use_dma = 1; | |
a45c6cb8 MC |
1857 | host->dma_ch = -1; |
1858 | host->irq = irq; | |
a45c6cb8 | 1859 | host->slot_id = 0; |
fc307df8 | 1860 | host->mapbase = res->start + pdata->reg_offset; |
a45c6cb8 | 1861 | host->base = ioremap(host->mapbase, SZ_4K); |
6da20c89 | 1862 | host->power_mode = MMC_POWER_OFF; |
9782aff8 | 1863 | host->next_data.cookie = 1; |
e99448ff | 1864 | host->pbias_enabled = 0; |
a45c6cb8 MC |
1865 | |
1866 | platform_set_drvdata(pdev, host); | |
a45c6cb8 | 1867 | |
7a8c2cef | 1868 | mmc->ops = &omap_hsmmc_ops; |
dd498eff | 1869 | |
d418ed87 DM |
1870 | mmc->f_min = OMAP_MMC_MIN_CLOCK; |
1871 | ||
1872 | if (pdata->max_freq > 0) | |
1873 | mmc->f_max = pdata->max_freq; | |
1874 | else | |
1875 | mmc->f_max = OMAP_MMC_MAX_CLOCK; | |
a45c6cb8 | 1876 | |
4dffd7a2 | 1877 | spin_lock_init(&host->irq_lock); |
a45c6cb8 | 1878 | |
6f7607cc | 1879 | host->fclk = clk_get(&pdev->dev, "fck"); |
a45c6cb8 MC |
1880 | if (IS_ERR(host->fclk)) { |
1881 | ret = PTR_ERR(host->fclk); | |
1882 | host->fclk = NULL; | |
a45c6cb8 MC |
1883 | goto err1; |
1884 | } | |
1885 | ||
9b68256c PW |
1886 | if (host->pdata->controller_flags & OMAP_HSMMC_BROKEN_MULTIBLOCK_READ) { |
1887 | dev_info(&pdev->dev, "multiblock reads disabled due to 35xx erratum 2.1.1.128; MMC read performance may suffer\n"); | |
1888 | mmc->caps2 |= MMC_CAP2_NO_MULTI_READ; | |
1889 | } | |
dd498eff | 1890 | |
fa4aa2d4 B |
1891 | pm_runtime_enable(host->dev); |
1892 | pm_runtime_get_sync(host->dev); | |
1893 | pm_runtime_set_autosuspend_delay(host->dev, MMC_AUTOSUSPEND_DELAY); | |
1894 | pm_runtime_use_autosuspend(host->dev); | |
a45c6cb8 | 1895 | |
92a3aebf B |
1896 | omap_hsmmc_context_save(host); |
1897 | ||
cd03d9a8 RN |
1898 | host->dbclk = clk_get(&pdev->dev, "mmchsdb_fck"); |
1899 | /* | |
1900 | * MMC can still work without debounce clock. | |
1901 | */ | |
1902 | if (IS_ERR(host->dbclk)) { | |
cd03d9a8 | 1903 | host->dbclk = NULL; |
94c18149 | 1904 | } else if (clk_prepare_enable(host->dbclk) != 0) { |
cd03d9a8 RN |
1905 | dev_warn(mmc_dev(host->mmc), "Failed to enable debounce clk\n"); |
1906 | clk_put(host->dbclk); | |
1907 | host->dbclk = NULL; | |
2bec0893 | 1908 | } |
a45c6cb8 | 1909 | |
0ccd76d4 JY |
1910 | /* Since we do only SG emulation, we can have as many segs |
1911 | * as we want. */ | |
a36274e0 | 1912 | mmc->max_segs = 1024; |
0ccd76d4 | 1913 | |
a45c6cb8 MC |
1914 | mmc->max_blk_size = 512; /* Block Length at max can be 1024 */ |
1915 | mmc->max_blk_count = 0xFFFF; /* No. of Blocks is 16 bits */ | |
1916 | mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count; | |
1917 | mmc->max_seg_size = mmc->max_req_size; | |
1918 | ||
13189e78 | 1919 | mmc->caps |= MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED | |
93caf8e6 | 1920 | MMC_CAP_WAIT_WHILE_BUSY | MMC_CAP_ERASE; |
a45c6cb8 | 1921 | |
3a63833e SG |
1922 | mmc->caps |= mmc_slot(host).caps; |
1923 | if (mmc->caps & MMC_CAP_8_BIT_DATA) | |
a45c6cb8 MC |
1924 | mmc->caps |= MMC_CAP_4_BIT_DATA; |
1925 | ||
191d1f1d | 1926 | if (mmc_slot(host).nonremovable) |
23d99bb9 AH |
1927 | mmc->caps |= MMC_CAP_NONREMOVABLE; |
1928 | ||
6fdc75de EP |
1929 | mmc->pm_caps = mmc_slot(host).pm_caps; |
1930 | ||
70a3341a | 1931 | omap_hsmmc_conf_bus_power(host); |
a45c6cb8 | 1932 | |
4a29b559 SS |
1933 | if (!pdev->dev.of_node) { |
1934 | res = platform_get_resource_byname(pdev, IORESOURCE_DMA, "tx"); | |
1935 | if (!res) { | |
1936 | dev_err(mmc_dev(host->mmc), "cannot get DMA TX channel\n"); | |
1937 | ret = -ENXIO; | |
1938 | goto err_irq; | |
1939 | } | |
1940 | tx_req = res->start; | |
b7bf773b | 1941 | |
4a29b559 SS |
1942 | res = platform_get_resource_byname(pdev, IORESOURCE_DMA, "rx"); |
1943 | if (!res) { | |
1944 | dev_err(mmc_dev(host->mmc), "cannot get DMA RX channel\n"); | |
1945 | ret = -ENXIO; | |
1946 | goto err_irq; | |
1947 | } | |
1948 | rx_req = res->start; | |
f3e2f1dd | 1949 | } |
a45c6cb8 | 1950 | |
26b88520 RK |
1951 | dma_cap_zero(mask); |
1952 | dma_cap_set(DMA_SLAVE, mask); | |
1953 | ||
d272fbf0 MP |
1954 | host->rx_chan = |
1955 | dma_request_slave_channel_compat(mask, omap_dma_filter_fn, | |
1956 | &rx_req, &pdev->dev, "rx"); | |
1957 | ||
26b88520 RK |
1958 | if (!host->rx_chan) { |
1959 | dev_err(mmc_dev(host->mmc), "unable to obtain RX DMA engine channel %u\n", rx_req); | |
04e8c7bc | 1960 | ret = -ENXIO; |
26b88520 RK |
1961 | goto err_irq; |
1962 | } | |
1963 | ||
d272fbf0 MP |
1964 | host->tx_chan = |
1965 | dma_request_slave_channel_compat(mask, omap_dma_filter_fn, | |
1966 | &tx_req, &pdev->dev, "tx"); | |
1967 | ||
26b88520 RK |
1968 | if (!host->tx_chan) { |
1969 | dev_err(mmc_dev(host->mmc), "unable to obtain TX DMA engine channel %u\n", tx_req); | |
04e8c7bc | 1970 | ret = -ENXIO; |
26b88520 | 1971 | goto err_irq; |
c5c98927 | 1972 | } |
a45c6cb8 MC |
1973 | |
1974 | /* Request IRQ for MMC operations */ | |
d9618e9f | 1975 | ret = request_irq(host->irq, omap_hsmmc_irq, 0, |
a45c6cb8 MC |
1976 | mmc_hostname(mmc), host); |
1977 | if (ret) { | |
b1e056ae | 1978 | dev_err(mmc_dev(host->mmc), "Unable to grab HSMMC IRQ\n"); |
a45c6cb8 MC |
1979 | goto err_irq; |
1980 | } | |
1981 | ||
1982 | if (pdata->init != NULL) { | |
1983 | if (pdata->init(&pdev->dev) != 0) { | |
b1e056ae | 1984 | dev_err(mmc_dev(host->mmc), |
70a3341a | 1985 | "Unable to configure MMC IRQs\n"); |
a45c6cb8 MC |
1986 | goto err_irq_cd_init; |
1987 | } | |
1988 | } | |
db0fefc5 | 1989 | |
b702b106 | 1990 | if (omap_hsmmc_have_reg() && !mmc_slot(host).set_power) { |
db0fefc5 AH |
1991 | ret = omap_hsmmc_reg_get(host); |
1992 | if (ret) | |
1993 | goto err_reg; | |
1994 | host->use_reg = 1; | |
1995 | } | |
1996 | ||
b583f26d | 1997 | mmc->ocr_avail = mmc_slot(host).ocr_mask; |
a45c6cb8 MC |
1998 | |
1999 | /* Request IRQ for card detect */ | |
e1a55f5e | 2000 | if ((mmc_slot(host).card_detect_irq)) { |
7efab4f3 N |
2001 | ret = request_threaded_irq(mmc_slot(host).card_detect_irq, |
2002 | NULL, | |
2003 | omap_hsmmc_detect, | |
db35f83e | 2004 | IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING | IRQF_ONESHOT, |
7efab4f3 | 2005 | mmc_hostname(mmc), host); |
a45c6cb8 | 2006 | if (ret) { |
b1e056ae | 2007 | dev_err(mmc_dev(host->mmc), |
a45c6cb8 MC |
2008 | "Unable to grab MMC CD IRQ\n"); |
2009 | goto err_irq_cd; | |
2010 | } | |
72f2e2c7 | 2011 | pdata->suspend = omap_hsmmc_suspend_cdirq; |
2012 | pdata->resume = omap_hsmmc_resume_cdirq; | |
a45c6cb8 MC |
2013 | } |
2014 | ||
b417577d | 2015 | omap_hsmmc_disable_irq(host); |
a45c6cb8 | 2016 | |
46b76035 DM |
2017 | pinctrl = devm_pinctrl_get_select_default(&pdev->dev); |
2018 | if (IS_ERR(pinctrl)) | |
2019 | dev_warn(&pdev->dev, | |
2020 | "pins are not configured from the driver\n"); | |
2021 | ||
b62f6228 AH |
2022 | omap_hsmmc_protect_card(host); |
2023 | ||
a45c6cb8 MC |
2024 | mmc_add_host(mmc); |
2025 | ||
191d1f1d | 2026 | if (mmc_slot(host).name != NULL) { |
a45c6cb8 MC |
2027 | ret = device_create_file(&mmc->class_dev, &dev_attr_slot_name); |
2028 | if (ret < 0) | |
2029 | goto err_slot_name; | |
2030 | } | |
191d1f1d | 2031 | if (mmc_slot(host).card_detect_irq && mmc_slot(host).get_cover_state) { |
a45c6cb8 MC |
2032 | ret = device_create_file(&mmc->class_dev, |
2033 | &dev_attr_cover_switch); | |
2034 | if (ret < 0) | |
db0fefc5 | 2035 | goto err_slot_name; |
a45c6cb8 MC |
2036 | } |
2037 | ||
70a3341a | 2038 | omap_hsmmc_debugfs(mmc); |
fa4aa2d4 B |
2039 | pm_runtime_mark_last_busy(host->dev); |
2040 | pm_runtime_put_autosuspend(host->dev); | |
d900f712 | 2041 | |
a45c6cb8 MC |
2042 | return 0; |
2043 | ||
a45c6cb8 MC |
2044 | err_slot_name: |
2045 | mmc_remove_host(mmc); | |
a45c6cb8 | 2046 | free_irq(mmc_slot(host).card_detect_irq, host); |
db0fefc5 AH |
2047 | err_irq_cd: |
2048 | if (host->use_reg) | |
2049 | omap_hsmmc_reg_put(host); | |
2050 | err_reg: | |
2051 | if (host->pdata->cleanup) | |
2052 | host->pdata->cleanup(&pdev->dev); | |
a45c6cb8 MC |
2053 | err_irq_cd_init: |
2054 | free_irq(host->irq, host); | |
2055 | err_irq: | |
c5c98927 RK |
2056 | if (host->tx_chan) |
2057 | dma_release_channel(host->tx_chan); | |
2058 | if (host->rx_chan) | |
2059 | dma_release_channel(host->rx_chan); | |
d59d77ed | 2060 | pm_runtime_put_sync(host->dev); |
37f6190d | 2061 | pm_runtime_disable(host->dev); |
a45c6cb8 | 2062 | clk_put(host->fclk); |
cd03d9a8 | 2063 | if (host->dbclk) { |
94c18149 | 2064 | clk_disable_unprepare(host->dbclk); |
a45c6cb8 MC |
2065 | clk_put(host->dbclk); |
2066 | } | |
a45c6cb8 MC |
2067 | err1: |
2068 | iounmap(host->base); | |
db0fefc5 AH |
2069 | mmc_free_host(mmc); |
2070 | err_alloc: | |
2071 | omap_hsmmc_gpio_free(pdata); | |
a45c6cb8 | 2072 | err: |
48b332f9 RK |
2073 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
2074 | if (res) | |
2075 | release_mem_region(res->start, resource_size(res)); | |
a45c6cb8 MC |
2076 | return ret; |
2077 | } | |
2078 | ||
6e0ee714 | 2079 | static int omap_hsmmc_remove(struct platform_device *pdev) |
a45c6cb8 | 2080 | { |
70a3341a | 2081 | struct omap_hsmmc_host *host = platform_get_drvdata(pdev); |
a45c6cb8 MC |
2082 | struct resource *res; |
2083 | ||
927ce944 FB |
2084 | pm_runtime_get_sync(host->dev); |
2085 | mmc_remove_host(host->mmc); | |
2086 | if (host->use_reg) | |
2087 | omap_hsmmc_reg_put(host); | |
2088 | if (host->pdata->cleanup) | |
2089 | host->pdata->cleanup(&pdev->dev); | |
2090 | free_irq(host->irq, host); | |
2091 | if (mmc_slot(host).card_detect_irq) | |
2092 | free_irq(mmc_slot(host).card_detect_irq, host); | |
a45c6cb8 | 2093 | |
c5c98927 RK |
2094 | if (host->tx_chan) |
2095 | dma_release_channel(host->tx_chan); | |
2096 | if (host->rx_chan) | |
2097 | dma_release_channel(host->rx_chan); | |
2098 | ||
927ce944 FB |
2099 | pm_runtime_put_sync(host->dev); |
2100 | pm_runtime_disable(host->dev); | |
2101 | clk_put(host->fclk); | |
cd03d9a8 | 2102 | if (host->dbclk) { |
94c18149 | 2103 | clk_disable_unprepare(host->dbclk); |
927ce944 | 2104 | clk_put(host->dbclk); |
a45c6cb8 MC |
2105 | } |
2106 | ||
9ea28ecb | 2107 | omap_hsmmc_gpio_free(host->pdata); |
927ce944 | 2108 | iounmap(host->base); |
9d1f0286 | 2109 | mmc_free_host(host->mmc); |
927ce944 | 2110 | |
a45c6cb8 MC |
2111 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
2112 | if (res) | |
984b203a | 2113 | release_mem_region(res->start, resource_size(res)); |
a45c6cb8 MC |
2114 | |
2115 | return 0; | |
2116 | } | |
2117 | ||
2118 | #ifdef CONFIG_PM | |
a48ce884 FB |
2119 | static int omap_hsmmc_prepare(struct device *dev) |
2120 | { | |
2121 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); | |
2122 | ||
2123 | if (host->pdata->suspend) | |
2124 | return host->pdata->suspend(dev, host->slot_id); | |
2125 | ||
2126 | return 0; | |
2127 | } | |
2128 | ||
2129 | static void omap_hsmmc_complete(struct device *dev) | |
2130 | { | |
2131 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); | |
2132 | ||
2133 | if (host->pdata->resume) | |
2134 | host->pdata->resume(dev, host->slot_id); | |
2135 | ||
2136 | } | |
2137 | ||
a791daa1 | 2138 | static int omap_hsmmc_suspend(struct device *dev) |
a45c6cb8 | 2139 | { |
927ce944 | 2140 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
a45c6cb8 | 2141 | |
927ce944 | 2142 | if (!host) |
a45c6cb8 MC |
2143 | return 0; |
2144 | ||
927ce944 | 2145 | pm_runtime_get_sync(host->dev); |
31f9d463 | 2146 | |
927ce944 FB |
2147 | if (!(host->mmc->pm_flags & MMC_PM_KEEP_POWER)) { |
2148 | omap_hsmmc_disable_irq(host); | |
2149 | OMAP_HSMMC_WRITE(host->base, HCTL, | |
2150 | OMAP_HSMMC_READ(host->base, HCTL) & ~SDBP); | |
a45c6cb8 | 2151 | } |
927ce944 | 2152 | |
cd03d9a8 | 2153 | if (host->dbclk) |
94c18149 | 2154 | clk_disable_unprepare(host->dbclk); |
3932afd5 | 2155 | |
31f9d463 | 2156 | pm_runtime_put_sync(host->dev); |
3932afd5 | 2157 | return 0; |
a45c6cb8 MC |
2158 | } |
2159 | ||
2160 | /* Routine to resume the MMC device */ | |
a791daa1 | 2161 | static int omap_hsmmc_resume(struct device *dev) |
a45c6cb8 | 2162 | { |
927ce944 FB |
2163 | struct omap_hsmmc_host *host = dev_get_drvdata(dev); |
2164 | ||
2165 | if (!host) | |
2166 | return 0; | |
a45c6cb8 | 2167 | |
927ce944 | 2168 | pm_runtime_get_sync(host->dev); |
11dd62a7 | 2169 | |
cd03d9a8 | 2170 | if (host->dbclk) |
94c18149 | 2171 | clk_prepare_enable(host->dbclk); |
2bec0893 | 2172 | |
927ce944 FB |
2173 | if (!(host->mmc->pm_flags & MMC_PM_KEEP_POWER)) |
2174 | omap_hsmmc_conf_bus_power(host); | |
1b331e69 | 2175 | |
927ce944 | 2176 | omap_hsmmc_protect_card(host); |
b62f6228 | 2177 | |
927ce944 FB |
2178 | pm_runtime_mark_last_busy(host->dev); |
2179 | pm_runtime_put_autosuspend(host->dev); | |
3932afd5 | 2180 | return 0; |
a45c6cb8 MC |
2181 | } |
2182 | ||
2183 | #else | |
a48ce884 FB |
2184 | #define omap_hsmmc_prepare NULL |
2185 | #define omap_hsmmc_complete NULL | |
70a3341a | 2186 | #define omap_hsmmc_suspend NULL |
a48ce884 | 2187 | #define omap_hsmmc_resume NULL |
a45c6cb8 MC |
2188 | #endif |
2189 | ||
fa4aa2d4 B |
2190 | static int omap_hsmmc_runtime_suspend(struct device *dev) |
2191 | { | |
2192 | struct omap_hsmmc_host *host; | |
2193 | ||
2194 | host = platform_get_drvdata(to_platform_device(dev)); | |
2195 | omap_hsmmc_context_save(host); | |
927ce944 | 2196 | dev_dbg(dev, "disabled\n"); |
fa4aa2d4 B |
2197 | |
2198 | return 0; | |
2199 | } | |
2200 | ||
2201 | static int omap_hsmmc_runtime_resume(struct device *dev) | |
2202 | { | |
2203 | struct omap_hsmmc_host *host; | |
2204 | ||
2205 | host = platform_get_drvdata(to_platform_device(dev)); | |
2206 | omap_hsmmc_context_restore(host); | |
927ce944 | 2207 | dev_dbg(dev, "enabled\n"); |
fa4aa2d4 B |
2208 | |
2209 | return 0; | |
2210 | } | |
2211 | ||
a791daa1 | 2212 | static struct dev_pm_ops omap_hsmmc_dev_pm_ops = { |
70a3341a DK |
2213 | .suspend = omap_hsmmc_suspend, |
2214 | .resume = omap_hsmmc_resume, | |
a48ce884 FB |
2215 | .prepare = omap_hsmmc_prepare, |
2216 | .complete = omap_hsmmc_complete, | |
fa4aa2d4 B |
2217 | .runtime_suspend = omap_hsmmc_runtime_suspend, |
2218 | .runtime_resume = omap_hsmmc_runtime_resume, | |
a791daa1 KH |
2219 | }; |
2220 | ||
2221 | static struct platform_driver omap_hsmmc_driver = { | |
efa25fd3 | 2222 | .probe = omap_hsmmc_probe, |
0433c143 | 2223 | .remove = omap_hsmmc_remove, |
a45c6cb8 MC |
2224 | .driver = { |
2225 | .name = DRIVER_NAME, | |
2226 | .owner = THIS_MODULE, | |
a791daa1 | 2227 | .pm = &omap_hsmmc_dev_pm_ops, |
46856a68 | 2228 | .of_match_table = of_match_ptr(omap_mmc_of_match), |
a45c6cb8 MC |
2229 | }, |
2230 | }; | |
2231 | ||
b796450b | 2232 | module_platform_driver(omap_hsmmc_driver); |
a45c6cb8 MC |
2233 | MODULE_DESCRIPTION("OMAP High Speed Multimedia Card driver"); |
2234 | MODULE_LICENSE("GPL"); | |
2235 | MODULE_ALIAS("platform:" DRIVER_NAME); | |
2236 | MODULE_AUTHOR("Texas Instruments Inc"); |