]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/mmc/host/sdhci.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mmc: tmio: make a cast explicit
[mirror_ubuntu-artful-kernel.git] / drivers / mmc / host / sdhci.c
CommitLineData
d129bceb 1/*
70f10482 2 * linux/drivers/mmc/host/sdhci.c - Secure Digital Host Controller Interface driver
d129bceb 3 *
b69c9058 4 * Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.
d129bceb
PO		 5 *
6 * This program is free software; you can redistribute it and/or modify
643f720c
PO		 7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or (at
9 * your option) any later version.
84c46a53
PO		 10 *
11 * Thanks to the following companies for their support:
12 *
13 * - JMicron (hardware and technical support)
d129bceb
PO		 14 */
15
d129bceb
PO		 16#include <linux/delay.h>
17#include <linux/highmem.h>
b8c86fc5 18#include <linux/io.h>
88b47679 19#include <linux/module.h>
d129bceb 20#include <linux/dma-mapping.h>
5a0e3ad6 21#include <linux/slab.h>
11763609 22#include <linux/scatterlist.h>
9bea3c85 23#include <linux/regulator/consumer.h>
66fd8ad5 24#include <linux/pm_runtime.h>
d129bceb 25
2f730fec
PO		 26#include <linux/leds.h>
27
22113efd 28#include <linux/mmc/mmc.h>
d129bceb 29#include <linux/mmc/host.h>
473b095a 30#include <linux/mmc/card.h>
85cc1c33 31#include <linux/mmc/sdio.h>
bec9d4e5 32#include <linux/mmc/slot-gpio.h>
d129bceb 33
d129bceb
PO		 34#include "sdhci.h"
35
36#define DRIVER_NAME "sdhci"
d129bceb 37
d129bceb 38#define DBG(f, x...) \
c6563178 39 pr_debug(DRIVER_NAME " [%s()]: " f, __func__,## x)
d129bceb 40
b513ea25
AN		 41#define MAX_TUNING_LOOP 40
42
df673b22 43static unsigned int debug_quirks = 0;
66fd8ad5 44static unsigned int debug_quirks2;
67435274 45
d129bceb
PO		 46static void sdhci_finish_data(struct sdhci_host *);
47
d129bceb 48static void sdhci_finish_command(struct sdhci_host *);
069c9f14 49static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode);
52983382 50static void sdhci_enable_preset_value(struct sdhci_host *host, bool enable);
ded97e0b 51static int sdhci_get_cd(struct mmc_host *mmc);
d129bceb
PO		 52
53static void sdhci_dumpregs(struct sdhci_host *host)
54{
a3c76eb9 55 pr_debug(DRIVER_NAME ": =========== REGISTER DUMP (%s)===========\n",
412ab659 56 mmc_hostname(host->mmc));
d129bceb 57
a3c76eb9 58 pr_debug(DRIVER_NAME ": Sys addr: 0x%08x | Version: 0x%08x\n",
4e4141a5
AV		 59 sdhci_readl(host, SDHCI_DMA_ADDRESS),
60 sdhci_readw(host, SDHCI_HOST_VERSION));
a3c76eb9 61 pr_debug(DRIVER_NAME ": Blk size: 0x%08x | Blk cnt: 0x%08x\n",
4e4141a5
AV		 62 sdhci_readw(host, SDHCI_BLOCK_SIZE),
63 sdhci_readw(host, SDHCI_BLOCK_COUNT));
a3c76eb9 64 pr_debug(DRIVER_NAME ": Argument: 0x%08x | Trn mode: 0x%08x\n",
4e4141a5
AV		 65 sdhci_readl(host, SDHCI_ARGUMENT),
66 sdhci_readw(host, SDHCI_TRANSFER_MODE));
a3c76eb9 67 pr_debug(DRIVER_NAME ": Present: 0x%08x | Host ctl: 0x%08x\n",
4e4141a5
AV		 68 sdhci_readl(host, SDHCI_PRESENT_STATE),
69 sdhci_readb(host, SDHCI_HOST_CONTROL));
a3c76eb9 70 pr_debug(DRIVER_NAME ": Power: 0x%08x | Blk gap: 0x%08x\n",
4e4141a5
AV		 71 sdhci_readb(host, SDHCI_POWER_CONTROL),
72 sdhci_readb(host, SDHCI_BLOCK_GAP_CONTROL));
a3c76eb9 73 pr_debug(DRIVER_NAME ": Wake-up: 0x%08x | Clock: 0x%08x\n",
4e4141a5
AV		 74 sdhci_readb(host, SDHCI_WAKE_UP_CONTROL),
75 sdhci_readw(host, SDHCI_CLOCK_CONTROL));
a3c76eb9 76 pr_debug(DRIVER_NAME ": Timeout: 0x%08x | Int stat: 0x%08x\n",
4e4141a5
AV		 77 sdhci_readb(host, SDHCI_TIMEOUT_CONTROL),
78 sdhci_readl(host, SDHCI_INT_STATUS));
a3c76eb9 79 pr_debug(DRIVER_NAME ": Int enab: 0x%08x | Sig enab: 0x%08x\n",
4e4141a5
AV		 80 sdhci_readl(host, SDHCI_INT_ENABLE),
81 sdhci_readl(host, SDHCI_SIGNAL_ENABLE));
a3c76eb9 82 pr_debug(DRIVER_NAME ": AC12 err: 0x%08x | Slot int: 0x%08x\n",
4e4141a5
AV		 83 sdhci_readw(host, SDHCI_ACMD12_ERR),
84 sdhci_readw(host, SDHCI_SLOT_INT_STATUS));
a3c76eb9 85 pr_debug(DRIVER_NAME ": Caps: 0x%08x | Caps_1: 0x%08x\n",
4e4141a5 86 sdhci_readl(host, SDHCI_CAPABILITIES),
e8120ad1 87 sdhci_readl(host, SDHCI_CAPABILITIES_1));
a3c76eb9 88 pr_debug(DRIVER_NAME ": Cmd: 0x%08x | Max curr: 0x%08x\n",
e8120ad1 89 sdhci_readw(host, SDHCI_COMMAND),
4e4141a5 90 sdhci_readl(host, SDHCI_MAX_CURRENT));
a3c76eb9 91 pr_debug(DRIVER_NAME ": Host ctl2: 0x%08x\n",
f2119df6 92 sdhci_readw(host, SDHCI_HOST_CONTROL2));
d129bceb 93
e57a5f61
AH		 94 if (host->flags & SDHCI_USE_ADMA) {
95 if (host->flags & SDHCI_USE_64_BIT_DMA)
96 pr_debug(DRIVER_NAME ": ADMA Err: 0x%08x | ADMA Ptr: 0x%08x%08x\n",
97 readl(host->ioaddr + SDHCI_ADMA_ERROR),
98 readl(host->ioaddr + SDHCI_ADMA_ADDRESS_HI),
99 readl(host->ioaddr + SDHCI_ADMA_ADDRESS));
100 else
101 pr_debug(DRIVER_NAME ": ADMA Err: 0x%08x | ADMA Ptr: 0x%08x\n",
102 readl(host->ioaddr + SDHCI_ADMA_ERROR),
103 readl(host->ioaddr + SDHCI_ADMA_ADDRESS));
104 }
be3f4ae0 105
a3c76eb9 106 pr_debug(DRIVER_NAME ": ===========================================\n");
d129bceb
PO		 107}
108
109/*****************************************************************************\
110 * *
111 * Low level functions *
112 * *
113\*****************************************************************************/
114
7260cf5e
AV		 115static void sdhci_set_card_detection(struct sdhci_host *host, bool enable)
116{
5b4f1f6c 117 u32 present;
7260cf5e 118
c79396c1 119 if ((host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION) ||
87b87a3f 120 (host->mmc->caps & MMC_CAP_NONREMOVABLE))
66fd8ad5
AH		 121 return;
122
5b4f1f6c
RK		 123 if (enable) {
124 present = sdhci_readl(host, SDHCI_PRESENT_STATE) &
125 SDHCI_CARD_PRESENT;
d25928d1 126
5b4f1f6c
RK		 127 host->ier |= present ? SDHCI_INT_CARD_REMOVE :
128 SDHCI_INT_CARD_INSERT;
129 } else {
130 host->ier &= ~(SDHCI_INT_CARD_REMOVE | SDHCI_INT_CARD_INSERT);
131 }
b537f94c
RK		 132
133 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
134 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
7260cf5e
AV		 135}
136
137static void sdhci_enable_card_detection(struct sdhci_host *host)
138{
139 sdhci_set_card_detection(host, true);
140}
141
142static void sdhci_disable_card_detection(struct sdhci_host *host)
143{
144 sdhci_set_card_detection(host, false);
145}
146
02d0b685
UH		 147static void sdhci_runtime_pm_bus_on(struct sdhci_host *host)
148{
149 if (host->bus_on)
150 return;
151 host->bus_on = true;
152 pm_runtime_get_noresume(host->mmc->parent);
153}
154
155static void sdhci_runtime_pm_bus_off(struct sdhci_host *host)
156{
157 if (!host->bus_on)
158 return;
159 host->bus_on = false;
160 pm_runtime_put_noidle(host->mmc->parent);
161}
162
03231f9b 163void sdhci_reset(struct sdhci_host *host, u8 mask)
d129bceb 164{
e16514d8 165 unsigned long timeout;
393c1a34 166
4e4141a5 167 sdhci_writeb(host, mask, SDHCI_SOFTWARE_RESET);
d129bceb 168
f0710a55 169 if (mask & SDHCI_RESET_ALL) {
d129bceb 170 host->clock = 0;
f0710a55
AH		 171 /* Reset-all turns off SD Bus Power */
172 if (host->quirks2 & SDHCI_QUIRK2_CARD_ON_NEEDS_BUS_ON)
173 sdhci_runtime_pm_bus_off(host);
174 }
d129bceb 175
e16514d8
PO		 176 /* Wait max 100 ms */
177 timeout = 100;
178
179 /* hw clears the bit when it's done */
4e4141a5 180 while (sdhci_readb(host, SDHCI_SOFTWARE_RESET) & mask) {
e16514d8 181 if (timeout == 0) {
a3c76eb9 182 pr_err("%s: Reset 0x%x never completed.\n",
e16514d8
PO		 183 mmc_hostname(host->mmc), (int)mask);
184 sdhci_dumpregs(host);
185 return;
186 }
187 timeout--;
188 mdelay(1);
d129bceb 189 }
03231f9b
RK		 190}
191EXPORT_SYMBOL_GPL(sdhci_reset);
192
193static void sdhci_do_reset(struct sdhci_host *host, u8 mask)
194{
195 if (host->quirks & SDHCI_QUIRK_NO_CARD_NO_RESET) {
ded97e0b 196 if (!sdhci_get_cd(host->mmc))
03231f9b
RK		 197 return;
198 }
063a9dbb 199
03231f9b 200 host->ops->reset(host, mask);
393c1a34 201
da91a8f9
RK		 202 if (mask & SDHCI_RESET_ALL) {
203 if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
204 if (host->ops->enable_dma)
205 host->ops->enable_dma(host);
206 }
207
208 /* Resetting the controller clears many */
209 host->preset_enabled = false;
3abc1e80 210 }
d129bceb
PO		 211}
212
2f4cbb3d
NP		 213static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios);
214
215static void sdhci_init(struct sdhci_host *host, int soft)
d129bceb 216{
2f4cbb3d 217 if (soft)
03231f9b 218 sdhci_do_reset(host, SDHCI_RESET_CMD|SDHCI_RESET_DATA);
2f4cbb3d 219 else
03231f9b 220 sdhci_do_reset(host, SDHCI_RESET_ALL);
d129bceb 221
b537f94c
RK		 222 host->ier = SDHCI_INT_BUS_POWER | SDHCI_INT_DATA_END_BIT |
223 SDHCI_INT_DATA_CRC | SDHCI_INT_DATA_TIMEOUT |
224 SDHCI_INT_INDEX | SDHCI_INT_END_BIT | SDHCI_INT_CRC |
225 SDHCI_INT_TIMEOUT | SDHCI_INT_DATA_END |
226 SDHCI_INT_RESPONSE;
227
228 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
229 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
2f4cbb3d
NP		 230
231 if (soft) {
232 /* force clock reconfiguration */
233 host->clock = 0;
234 sdhci_set_ios(host->mmc, &host->mmc->ios);
235 }
7260cf5e 236}
d129bceb 237
7260cf5e
AV		 238static void sdhci_reinit(struct sdhci_host *host)
239{
2f4cbb3d 240 sdhci_init(host, 0);
7260cf5e 241 sdhci_enable_card_detection(host);
d129bceb
PO		 242}
243
061d17a6 244static void __sdhci_led_activate(struct sdhci_host *host)
d129bceb
PO		 245{
246 u8 ctrl;
247
4e4141a5 248 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
d129bceb 249 ctrl |= SDHCI_CTRL_LED;
4e4141a5 250 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
d129bceb
PO		 251}
252
061d17a6 253static void __sdhci_led_deactivate(struct sdhci_host *host)
d129bceb
PO		 254{
255 u8 ctrl;
256
4e4141a5 257 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
d129bceb 258 ctrl &= ~SDHCI_CTRL_LED;
4e4141a5 259 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
d129bceb
PO		 260}
261
4f78230f 262#if IS_REACHABLE(CONFIG_LEDS_CLASS)
2f730fec 263static void sdhci_led_control(struct led_classdev *led,
061d17a6 264 enum led_brightness brightness)
2f730fec
PO		 265{
266 struct sdhci_host *host = container_of(led, struct sdhci_host, led);
267 unsigned long flags;
268
269 spin_lock_irqsave(&host->lock, flags);
270
66fd8ad5
AH		 271 if (host->runtime_suspended)
272 goto out;
273
2f730fec 274 if (brightness == LED_OFF)
061d17a6 275 __sdhci_led_deactivate(host);
2f730fec 276 else
061d17a6 277 __sdhci_led_activate(host);
66fd8ad5 278out:
2f730fec
PO		 279 spin_unlock_irqrestore(&host->lock, flags);
280}
061d17a6
AH		 281
282static int sdhci_led_register(struct sdhci_host *host)
283{
284 struct mmc_host *mmc = host->mmc;
285
286 snprintf(host->led_name, sizeof(host->led_name),
287 "%s::", mmc_hostname(mmc));
288
289 host->led.name = host->led_name;
290 host->led.brightness = LED_OFF;
291 host->led.default_trigger = mmc_hostname(mmc);
292 host->led.brightness_set = sdhci_led_control;
293
294 return led_classdev_register(mmc_dev(mmc), &host->led);
295}
296
297static void sdhci_led_unregister(struct sdhci_host *host)
298{
299 led_classdev_unregister(&host->led);
300}
301
302static inline void sdhci_led_activate(struct sdhci_host *host)
303{
304}
305
306static inline void sdhci_led_deactivate(struct sdhci_host *host)
307{
308}
309
310#else
311
312static inline int sdhci_led_register(struct sdhci_host *host)
313{
314 return 0;
315}
316
317static inline void sdhci_led_unregister(struct sdhci_host *host)
318{
319}
320
321static inline void sdhci_led_activate(struct sdhci_host *host)
322{
323 __sdhci_led_activate(host);
324}
325
326static inline void sdhci_led_deactivate(struct sdhci_host *host)
327{
328 __sdhci_led_deactivate(host);
329}
330
2f730fec
PO		 331#endif
332
d129bceb
PO		 333/*****************************************************************************\
334 * *
335 * Core functions *
336 * *
337\*****************************************************************************/
338
a406f5a3 339static void sdhci_read_block_pio(struct sdhci_host *host)
d129bceb 340{
7659150c
PO		 341 unsigned long flags;
342 size_t blksize, len, chunk;
7244b85b 343 u32 uninitialized_var(scratch);
7659150c 344 u8 *buf;
d129bceb 345
a406f5a3 346 DBG("PIO reading\n");
d129bceb 347
a406f5a3 348 blksize = host->data->blksz;
7659150c 349 chunk = 0;
d129bceb 350
7659150c 351 local_irq_save(flags);
d129bceb 352
a406f5a3 353 while (blksize) {
bf3a35ac 354 BUG_ON(!sg_miter_next(&host->sg_miter));
d129bceb 355
7659150c 356 len = min(host->sg_miter.length, blksize);
d129bceb 357
7659150c
PO		 358 blksize -= len;
359 host->sg_miter.consumed = len;
14d836e7 360
7659150c 361 buf = host->sg_miter.addr;
d129bceb 362
7659150c
PO		 363 while (len) {
364 if (chunk == 0) {
4e4141a5 365 scratch = sdhci_readl(host, SDHCI_BUFFER);
7659150c 366 chunk = 4;
a406f5a3 367 }
7659150c
PO		 368
369 *buf = scratch & 0xFF;
370
371 buf++;
372 scratch >>= 8;
373 chunk--;
374 len--;
d129bceb 375 }
a406f5a3 376 }
7659150c
PO		 377
378 sg_miter_stop(&host->sg_miter);
379
380 local_irq_restore(flags);
a406f5a3 381}
d129bceb 382
a406f5a3
PO		 383static void sdhci_write_block_pio(struct sdhci_host *host)
384{
7659150c
PO		 385 unsigned long flags;
386 size_t blksize, len, chunk;
387 u32 scratch;
388 u8 *buf;
d129bceb 389
a406f5a3
PO		 390 DBG("PIO writing\n");
391
392 blksize = host->data->blksz;
7659150c
PO		 393 chunk = 0;
394 scratch = 0;
d129bceb 395
7659150c 396 local_irq_save(flags);
d129bceb 397
a406f5a3 398 while (blksize) {
bf3a35ac 399 BUG_ON(!sg_miter_next(&host->sg_miter));
a406f5a3 400
7659150c
PO		 401 len = min(host->sg_miter.length, blksize);
402
403 blksize -= len;
404 host->sg_miter.consumed = len;
405
406 buf = host->sg_miter.addr;
d129bceb 407
7659150c
PO		 408 while (len) {
409 scratch |= (u32)*buf << (chunk * 8);
410
411 buf++;
412 chunk++;
413 len--;
414
415 if ((chunk == 4) || ((len == 0) && (blksize == 0))) {
4e4141a5 416 sdhci_writel(host, scratch, SDHCI_BUFFER);
7659150c
PO		 417 chunk = 0;
418 scratch = 0;
d129bceb 419 }
d129bceb
PO		 420 }
421 }
7659150c
PO		 422
423 sg_miter_stop(&host->sg_miter);
424
425 local_irq_restore(flags);
a406f5a3
PO		 426}
427
428static void sdhci_transfer_pio(struct sdhci_host *host)
429{
430 u32 mask;
431
432 BUG_ON(!host->data);
433
7659150c 434 if (host->blocks == 0)
a406f5a3
PO		 435 return;
436
437 if (host->data->flags & MMC_DATA_READ)
438 mask = SDHCI_DATA_AVAILABLE;
439 else
440 mask = SDHCI_SPACE_AVAILABLE;
441
4a3cba32
PO		 442 /*
443 * Some controllers (JMicron JMB38x) mess up the buffer bits
444 * for transfers < 4 bytes. As long as it is just one block,
445 * we can ignore the bits.
446 */
447 if ((host->quirks & SDHCI_QUIRK_BROKEN_SMALL_PIO) &&
448 (host->data->blocks == 1))
449 mask = ~0;
450
4e4141a5 451 while (sdhci_readl(host, SDHCI_PRESENT_STATE) & mask) {
3e3bf207
AV		 452 if (host->quirks & SDHCI_QUIRK_PIO_NEEDS_DELAY)
453 udelay(100);
454
a406f5a3
PO		 455 if (host->data->flags & MMC_DATA_READ)
456 sdhci_read_block_pio(host);
457 else
458 sdhci_write_block_pio(host);
d129bceb 459
7659150c
PO		 460 host->blocks--;
461 if (host->blocks == 0)
a406f5a3 462 break;
a406f5a3 463 }
d129bceb 464
a406f5a3 465 DBG("PIO transfer complete.\n");
d129bceb
PO		 466}
467
48857d9b 468static int sdhci_pre_dma_transfer(struct sdhci_host *host,
c0999b72 469 struct mmc_data *data, int cookie)
48857d9b
RK		 470{
471 int sg_count;
472
94538e51
RK		 473 /*
474 * If the data buffers are already mapped, return the previous
475 * dma_map_sg() result.
476 */
477 if (data->host_cookie == COOKIE_PRE_MAPPED)
48857d9b 478 return data->sg_count;
48857d9b
RK		 479
480 sg_count = dma_map_sg(mmc_dev(host->mmc), data->sg, data->sg_len,
481 data->flags & MMC_DATA_WRITE ?
482 DMA_TO_DEVICE : DMA_FROM_DEVICE);
483
484 if (sg_count == 0)
485 return -ENOSPC;
486
487 data->sg_count = sg_count;
c0999b72 488 data->host_cookie = cookie;
48857d9b
RK		 489
490 return sg_count;
491}
492
2134a922
PO		 493static char *sdhci_kmap_atomic(struct scatterlist *sg, unsigned long *flags)
494{
495 local_irq_save(*flags);
482fce99 496 return kmap_atomic(sg_page(sg)) + sg->offset;
2134a922
PO		 497}
498
499static void sdhci_kunmap_atomic(void *buffer, unsigned long *flags)
500{
482fce99 501 kunmap_atomic(buffer);
2134a922
PO		 502 local_irq_restore(*flags);
503}
504
e57a5f61
AH		 505static void sdhci_adma_write_desc(struct sdhci_host *host, void *desc,
506 dma_addr_t addr, int len, unsigned cmd)
118cd17d 507{
e57a5f61 508 struct sdhci_adma2_64_desc *dma_desc = desc;
118cd17d 509
e57a5f61 510 /* 32-bit and 64-bit descriptors have these members in same position */
0545230f
AH		 511 dma_desc->cmd = cpu_to_le16(cmd);
512 dma_desc->len = cpu_to_le16(len);
e57a5f61
AH		 513 dma_desc->addr_lo = cpu_to_le32((u32)addr);
514
515 if (host->flags & SDHCI_USE_64_BIT_DMA)
516 dma_desc->addr_hi = cpu_to_le32((u64)addr >> 32);
118cd17d
BD		 517}
518
b5ffa674
AH		 519static void sdhci_adma_mark_end(void *desc)
520{
e57a5f61 521 struct sdhci_adma2_64_desc *dma_desc = desc;
b5ffa674 522
e57a5f61 523 /* 32-bit and 64-bit descriptors have 'cmd' in same position */
0545230f 524 dma_desc->cmd |= cpu_to_le16(ADMA2_END);
b5ffa674
AH		 525}
526
60c64762
RK		 527static void sdhci_adma_table_pre(struct sdhci_host *host,
528 struct mmc_data *data, int sg_count)
2134a922 529{
2134a922 530 struct scatterlist *sg;
2134a922 531 unsigned long flags;
acc3ad13
RK		 532 dma_addr_t addr, align_addr;
533 void *desc, *align;
534 char *buffer;
535 int len, offset, i;
2134a922
PO		 536
537 /*
538 * The spec does not specify endianness of descriptor table.
539 * We currently guess that it is LE.
540 */
541
60c64762 542 host->sg_count = sg_count;
2134a922 543
4efaa6fb 544 desc = host->adma_table;
2134a922
PO		 545 align = host->align_buffer;
546
547 align_addr = host->align_addr;
548
549 for_each_sg(data->sg, sg, host->sg_count, i) {
550 addr = sg_dma_address(sg);
551 len = sg_dma_len(sg);
552
553 /*
acc3ad13
RK		 554 * The SDHCI specification states that ADMA addresses must
555 * be 32-bit aligned. If they aren't, then we use a bounce
556 * buffer for the (up to three) bytes that screw up the
2134a922
PO		 557 * alignment.
558 */
04a5ae6f
AH		 559 offset = (SDHCI_ADMA2_ALIGN - (addr & SDHCI_ADMA2_MASK)) &
560 SDHCI_ADMA2_MASK;
2134a922
PO		 561 if (offset) {
562 if (data->flags & MMC_DATA_WRITE) {
563 buffer = sdhci_kmap_atomic(sg, &flags);
564 memcpy(align, buffer, offset);
565 sdhci_kunmap_atomic(buffer, &flags);
566 }
567
118cd17d 568 /* tran, valid */
e57a5f61 569 sdhci_adma_write_desc(host, desc, align_addr, offset,
739d46dc 570 ADMA2_TRAN_VALID);
2134a922
PO		 571
572 BUG_ON(offset > 65536);
573
04a5ae6f
AH		 574 align += SDHCI_ADMA2_ALIGN;
575 align_addr += SDHCI_ADMA2_ALIGN;
2134a922 576
76fe379a 577 desc += host->desc_sz;
2134a922
PO		 578
579 addr += offset;
580 len -= offset;
581 }
582
2134a922
PO		 583 BUG_ON(len > 65536);
584
347ea32d
AH		 585 if (len) {
586 /* tran, valid */
587 sdhci_adma_write_desc(host, desc, addr, len,
588 ADMA2_TRAN_VALID);
589 desc += host->desc_sz;
590 }
2134a922
PO		 591
592 /*
593 * If this triggers then we have a calculation bug
594 * somewhere. :/
595 */
76fe379a 596 WARN_ON((desc - host->adma_table) >= host->adma_table_sz);
2134a922
PO		 597 }
598
70764a90 599 if (host->quirks & SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC) {
acc3ad13 600 /* Mark the last descriptor as the terminating descriptor */
4efaa6fb 601 if (desc != host->adma_table) {
76fe379a 602 desc -= host->desc_sz;
b5ffa674 603 sdhci_adma_mark_end(desc);
70764a90
TA		 604 }
605 } else {
acc3ad13 606 /* Add a terminating entry - nop, end, valid */
e57a5f61 607 sdhci_adma_write_desc(host, desc, 0, 0, ADMA2_NOP_END_VALID);
70764a90 608 }
2134a922
PO		 609}
610
611static void sdhci_adma_table_post(struct sdhci_host *host,
612 struct mmc_data *data)
613{
2134a922
PO		 614 struct scatterlist *sg;
615 int i, size;
1c3d5f6d 616 void *align;
2134a922
PO		 617 char *buffer;
618 unsigned long flags;
619
47fa9613
RK		 620 if (data->flags & MMC_DATA_READ) {
621 bool has_unaligned = false;
de0b65a7 622
47fa9613
RK		 623 /* Do a quick scan of the SG list for any unaligned mappings */
624 for_each_sg(data->sg, sg, host->sg_count, i)
625 if (sg_dma_address(sg) & SDHCI_ADMA2_MASK) {
626 has_unaligned = true;
627 break;
628 }
2134a922 629
47fa9613
RK		 630 if (has_unaligned) {
631 dma_sync_sg_for_cpu(mmc_dev(host->mmc), data->sg,
f55c98f7 632 data->sg_len, DMA_FROM_DEVICE);
2134a922 633
47fa9613 634 align = host->align_buffer;
2134a922 635
47fa9613
RK		 636 for_each_sg(data->sg, sg, host->sg_count, i) {
637 if (sg_dma_address(sg) & SDHCI_ADMA2_MASK) {
638 size = SDHCI_ADMA2_ALIGN -
639 (sg_dma_address(sg) & SDHCI_ADMA2_MASK);
640
641 buffer = sdhci_kmap_atomic(sg, &flags);
642 memcpy(buffer, align, size);
643 sdhci_kunmap_atomic(buffer, &flags);
2134a922 644
47fa9613
RK		 645 align += SDHCI_ADMA2_ALIGN;
646 }
2134a922
PO		 647 }
648 }
649 }
2134a922
PO		 650}
651
a3c7778f 652static u8 sdhci_calc_timeout(struct sdhci_host *host, struct mmc_command *cmd)
d129bceb 653{
1c8cde92 654 u8 count;
a3c7778f 655 struct mmc_data *data = cmd->data;
1c8cde92 656 unsigned target_timeout, current_timeout;
d129bceb 657
ee53ab5d
PO		 658 /*
659 * If the host controller provides us with an incorrect timeout
660 * value, just skip the check and use 0xE. The hardware may take
661 * longer to time out, but that's much better than having a too-short
662 * timeout value.
663 */
11a2f1b7 664 if (host->quirks & SDHCI_QUIRK_BROKEN_TIMEOUT_VAL)
ee53ab5d 665 return 0xE;
e538fbe8 666
a3c7778f 667 /* Unspecified timeout, assume max */
1d4d7744 668 if (!data && !cmd->busy_timeout)
a3c7778f 669 return 0xE;
d129bceb 670
a3c7778f
AW		 671 /* timeout in us */
672 if (!data)
1d4d7744 673 target_timeout = cmd->busy_timeout * 1000;
78a2ca27 674 else {
fafcfda9 675 target_timeout = DIV_ROUND_UP(data->timeout_ns, 1000);
7f05538a
RK		 676 if (host->clock && data->timeout_clks) {
677 unsigned long long val;
678
679 /*
680 * data->timeout_clks is in units of clock cycles.
681 * host->clock is in Hz. target_timeout is in us.
682 * Hence, us = 1000000 * cycles / Hz. Round up.
683 */
684 val = 1000000 * data->timeout_clks;
685 if (do_div(val, host->clock))
686 target_timeout++;
687 target_timeout += val;
688 }
78a2ca27 689 }
81b39802 690
1c8cde92
PO		 691 /*
692 * Figure out needed cycles.
693 * We do this in steps in order to fit inside a 32 bit int.
694 * The first step is the minimum timeout, which will have a
695 * minimum resolution of 6 bits:
696 * (1) 2^13*1000 > 2^22,
697 * (2) host->timeout_clk < 2^16
698 * =>
699 * (1) / (2) > 2^6
700 */
701 count = 0;
702 current_timeout = (1 << 13) * 1000 / host->timeout_clk;
703 while (current_timeout < target_timeout) {
704 count++;
705 current_timeout <<= 1;
706 if (count >= 0xF)
707 break;
708 }
709
710 if (count >= 0xF) {
09eeff52
CB		 711 DBG("%s: Too large timeout 0x%x requested for CMD%d!\n",
712 mmc_hostname(host->mmc), count, cmd->opcode);
1c8cde92
PO		 713 count = 0xE;
714 }
715
ee53ab5d
PO		 716 return count;
717}
718
6aa943ab
AV		 719static void sdhci_set_transfer_irqs(struct sdhci_host *host)
720{
721 u32 pio_irqs = SDHCI_INT_DATA_AVAIL | SDHCI_INT_SPACE_AVAIL;
722 u32 dma_irqs = SDHCI_INT_DMA_END | SDHCI_INT_ADMA_ERROR;
723
724 if (host->flags & SDHCI_REQ_USE_DMA)
b537f94c 725 host->ier = (host->ier & ~pio_irqs) | dma_irqs;
6aa943ab 726 else
b537f94c
RK		 727 host->ier = (host->ier & ~dma_irqs) | pio_irqs;
728
729 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
730 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
6aa943ab
AV		 731}
732
b45e668a 733static void sdhci_set_timeout(struct sdhci_host *host, struct mmc_command *cmd)
ee53ab5d
PO		 734{
735 u8 count;
b45e668a
AD		 736
737 if (host->ops->set_timeout) {
738 host->ops->set_timeout(host, cmd);
739 } else {
740 count = sdhci_calc_timeout(host, cmd);
741 sdhci_writeb(host, count, SDHCI_TIMEOUT_CONTROL);
742 }
743}
744
745static void sdhci_prepare_data(struct sdhci_host *host, struct mmc_command *cmd)
746{
2134a922 747 u8 ctrl;
a3c7778f 748 struct mmc_data *data = cmd->data;
ee53ab5d
PO		 749
750 WARN_ON(host->data);
751
b45e668a
AD		 752 if (data || (cmd->flags & MMC_RSP_BUSY))
753 sdhci_set_timeout(host, cmd);
a3c7778f
AW		 754
755 if (!data)
ee53ab5d
PO		 756 return;
757
758 /* Sanity checks */
759 BUG_ON(data->blksz * data->blocks > 524288);
760 BUG_ON(data->blksz > host->mmc->max_blk_size);
761 BUG_ON(data->blocks > 65535);
762
763 host->data = data;
764 host->data_early = 0;
f6a03cbf 765 host->data->bytes_xfered = 0;
ee53ab5d 766
fce14421 767 if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
2134a922 768 struct scatterlist *sg;
df953925 769 unsigned int length_mask, offset_mask;
a0eaf0f9 770 int i;
2134a922 771
fce14421
RK		 772 host->flags |= SDHCI_REQ_USE_DMA;
773
774 /*
775 * FIXME: This doesn't account for merging when mapping the
776 * scatterlist.
777 *
778 * The assumption here being that alignment and lengths are
779 * the same after DMA mapping to device address space.
780 */
a0eaf0f9 781 length_mask = 0;
df953925 782 offset_mask = 0;
2134a922 783 if (host->flags & SDHCI_USE_ADMA) {
df953925 784 if (host->quirks & SDHCI_QUIRK_32BIT_ADMA_SIZE) {
a0eaf0f9 785 length_mask = 3;
df953925
RK		 786 /*
787 * As we use up to 3 byte chunks to work
788 * around alignment problems, we need to
789 * check the offset as well.
790 */
791 offset_mask = 3;
792 }
2134a922
PO		 793 } else {
794 if (host->quirks & SDHCI_QUIRK_32BIT_DMA_SIZE)
a0eaf0f9 795 length_mask = 3;
df953925
RK		 796 if (host->quirks & SDHCI_QUIRK_32BIT_DMA_ADDR)
797 offset_mask = 3;
2134a922
PO		 798 }
799
df953925 800 if (unlikely(length_mask | offset_mask)) {
2134a922 801 for_each_sg(data->sg, sg, data->sg_len, i) {
a0eaf0f9 802 if (sg->length & length_mask) {
2e4456f0 803 DBG("Reverting to PIO because of transfer size (%d)\n",
a0eaf0f9 804 sg->length);
2134a922
PO		 805 host->flags &= ~SDHCI_REQ_USE_DMA;
806 break;
807 }
a0eaf0f9 808 if (sg->offset & offset_mask) {
2e4456f0 809 DBG("Reverting to PIO because of bad alignment\n");
2134a922
PO		 810 host->flags &= ~SDHCI_REQ_USE_DMA;
811 break;
812 }
813 }
814 }
815 }
816
8f1934ce 817 if (host->flags & SDHCI_REQ_USE_DMA) {
c0999b72 818 int sg_cnt = sdhci_pre_dma_transfer(host, data, COOKIE_MAPPED);
60c64762
RK		 819
820 if (sg_cnt <= 0) {
821 /*
822 * This only happens when someone fed
823 * us an invalid request.
824 */
825 WARN_ON(1);
826 host->flags &= ~SDHCI_REQ_USE_DMA;
827 } else if (host->flags & SDHCI_USE_ADMA) {
828 sdhci_adma_table_pre(host, data, sg_cnt);
829
830 sdhci_writel(host, host->adma_addr, SDHCI_ADMA_ADDRESS);
831 if (host->flags & SDHCI_USE_64_BIT_DMA)
832 sdhci_writel(host,
833 (u64)host->adma_addr >> 32,
834 SDHCI_ADMA_ADDRESS_HI);
8f1934ce 835 } else {
60c64762
RK		 836 WARN_ON(sg_cnt != 1);
837 sdhci_writel(host, sg_dma_address(data->sg),
838 SDHCI_DMA_ADDRESS);
8f1934ce
PO		 839 }
840 }
841
2134a922
PO		 842 /*
843 * Always adjust the DMA selection as some controllers
844 * (e.g. JMicron) can't do PIO properly when the selection
845 * is ADMA.
846 */
847 if (host->version >= SDHCI_SPEC_200) {
4e4141a5 848 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
2134a922
PO		 849 ctrl &= ~SDHCI_CTRL_DMA_MASK;
850 if ((host->flags & SDHCI_REQ_USE_DMA) &&
e57a5f61
AH		 851 (host->flags & SDHCI_USE_ADMA)) {
852 if (host->flags & SDHCI_USE_64_BIT_DMA)
853 ctrl |= SDHCI_CTRL_ADMA64;
854 else
855 ctrl |= SDHCI_CTRL_ADMA32;
856 } else {
2134a922 857 ctrl |= SDHCI_CTRL_SDMA;
e57a5f61 858 }
4e4141a5 859 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
c9fddbc4
PO		 860 }
861
8f1934ce 862 if (!(host->flags & SDHCI_REQ_USE_DMA)) {
da60a91d
SAS		 863 int flags;
864
865 flags = SG_MITER_ATOMIC;
866 if (host->data->flags & MMC_DATA_READ)
867 flags |= SG_MITER_TO_SG;
868 else
869 flags |= SG_MITER_FROM_SG;
870 sg_miter_start(&host->sg_miter, data->sg, data->sg_len, flags);
7659150c 871 host->blocks = data->blocks;
d129bceb 872 }
c7fa9963 873
6aa943ab
AV		 874 sdhci_set_transfer_irqs(host);
875
f6a03cbf
MV		 876 /* Set the DMA boundary value and block size */
877 sdhci_writew(host, SDHCI_MAKE_BLKSZ(SDHCI_DEFAULT_BOUNDARY_ARG,
878 data->blksz), SDHCI_BLOCK_SIZE);
4e4141a5 879 sdhci_writew(host, data->blocks, SDHCI_BLOCK_COUNT);
c7fa9963
PO		 880}
881
882static void sdhci_set_transfer_mode(struct sdhci_host *host,
e89d456f 883 struct mmc_command *cmd)
c7fa9963 884{
d3fc5d71 885 u16 mode = 0;
e89d456f 886 struct mmc_data *data = cmd->data;
c7fa9963 887
2b558c13 888 if (data == NULL) {
9b8ffea6
VW		 889 if (host->quirks2 &
890 SDHCI_QUIRK2_CLEAR_TRANSFERMODE_REG_BEFORE_CMD) {
891 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE);
892 } else {
2b558c13 893 /* clear Auto CMD settings for no data CMDs */
9b8ffea6
VW		 894 mode = sdhci_readw(host, SDHCI_TRANSFER_MODE);
895 sdhci_writew(host, mode & ~(SDHCI_TRNS_AUTO_CMD12 |
2b558c13 896 SDHCI_TRNS_AUTO_CMD23), SDHCI_TRANSFER_MODE);
9b8ffea6 897 }
c7fa9963 898 return;
2b558c13 899 }
c7fa9963 900
e538fbe8
PO		 901 WARN_ON(!host->data);
902
d3fc5d71
VY		 903 if (!(host->quirks2 & SDHCI_QUIRK2_SUPPORT_SINGLE))
904 mode = SDHCI_TRNS_BLK_CNT_EN;
905
e89d456f 906 if (mmc_op_multi(cmd->opcode) || data->blocks > 1) {
d3fc5d71 907 mode = SDHCI_TRNS_BLK_CNT_EN | SDHCI_TRNS_MULTI;
e89d456f
AW		 908 /*
909 * If we are sending CMD23, CMD12 never gets sent
910 * on successful completion (so no Auto-CMD12).
911 */
85cc1c33
CD		 912 if (!host->mrq->sbc && (host->flags & SDHCI_AUTO_CMD12) &&
913 (cmd->opcode != SD_IO_RW_EXTENDED))
e89d456f 914 mode |= SDHCI_TRNS_AUTO_CMD12;
8edf6371
AW		 915 else if (host->mrq->sbc && (host->flags & SDHCI_AUTO_CMD23)) {
916 mode |= SDHCI_TRNS_AUTO_CMD23;
917 sdhci_writel(host, host->mrq->sbc->arg, SDHCI_ARGUMENT2);
918 }
c4512f79 919 }
8edf6371 920
c7fa9963
PO		 921 if (data->flags & MMC_DATA_READ)
922 mode |= SDHCI_TRNS_READ;
c9fddbc4 923 if (host->flags & SDHCI_REQ_USE_DMA)
c7fa9963
PO		 924 mode |= SDHCI_TRNS_DMA;
925
4e4141a5 926 sdhci_writew(host, mode, SDHCI_TRANSFER_MODE);
d129bceb
PO		 927}
928
929static void sdhci_finish_data(struct sdhci_host *host)
930{
931 struct mmc_data *data;
d129bceb
PO		 932
933 BUG_ON(!host->data);
934
935 data = host->data;
936 host->data = NULL;
937
add8913d
RK		 938 if ((host->flags & (SDHCI_REQ_USE_DMA | SDHCI_USE_ADMA)) ==
939 (SDHCI_REQ_USE_DMA | SDHCI_USE_ADMA))
940 sdhci_adma_table_post(host, data);
d129bceb
PO		 941
942 /*
c9b74c5b
PO		 943 * The specification states that the block count register must
944 * be updated, but it does not specify at what point in the
945 * data flow. That makes the register entirely useless to read
946 * back so we have to assume that nothing made it to the card
947 * in the event of an error.
d129bceb 948 */
c9b74c5b
PO		 949 if (data->error)
950 data->bytes_xfered = 0;
d129bceb 951 else
c9b74c5b 952 data->bytes_xfered = data->blksz * data->blocks;
d129bceb 953
e89d456f
AW		 954 /*
955 * Need to send CMD12 if -
956 * a) open-ended multiblock transfer (no CMD23)
957 * b) error in multiblock transfer
958 */
959 if (data->stop &&
960 (data->error ||
961 !host->mrq->sbc)) {
962
d129bceb
PO		 963 /*
964 * The controller needs a reset of internal state machines
965 * upon error conditions.
966 */
17b0429d 967 if (data->error) {
03231f9b
RK		 968 sdhci_do_reset(host, SDHCI_RESET_CMD);
969 sdhci_do_reset(host, SDHCI_RESET_DATA);
d129bceb
PO		 970 }
971
972 sdhci_send_command(host, data->stop);
973 } else
974 tasklet_schedule(&host->finish_tasklet);
975}
976
c0e55129 977void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd)
d129bceb
PO		 978{
979 int flags;
fd2208d7 980 u32 mask;
7cb2c76f 981 unsigned long timeout;
d129bceb
PO		 982
983 WARN_ON(host->cmd);
984
96776200
RK		 985 /* Initially, a command has no error */
986 cmd->error = 0;
987
d129bceb 988 /* Wait max 10 ms */
7cb2c76f 989 timeout = 10;
fd2208d7
PO		 990
991 mask = SDHCI_CMD_INHIBIT;
992 if ((cmd->data != NULL) || (cmd->flags & MMC_RSP_BUSY))
993 mask |= SDHCI_DATA_INHIBIT;
994
995 /* We shouldn't wait for data inihibit for stop commands, even
996 though they might use busy signaling */
997 if (host->mrq->data && (cmd == host->mrq->data->stop))
998 mask &= ~SDHCI_DATA_INHIBIT;
999
4e4141a5 1000 while (sdhci_readl(host, SDHCI_PRESENT_STATE) & mask) {
7cb2c76f 1001 if (timeout == 0) {
2e4456f0
MV		 1002 pr_err("%s: Controller never released inhibit bit(s).\n",
1003 mmc_hostname(host->mmc));
d129bceb 1004 sdhci_dumpregs(host);
17b0429d 1005 cmd->error = -EIO;
d129bceb
PO		 1006 tasklet_schedule(&host->finish_tasklet);
1007 return;
1008 }
7cb2c76f
PO		 1009 timeout--;
1010 mdelay(1);
1011 }
d129bceb 1012
3e1a6892 1013 timeout = jiffies;
1d4d7744
UH		 1014 if (!cmd->data && cmd->busy_timeout > 9000)
1015 timeout += DIV_ROUND_UP(cmd->busy_timeout, 1000) * HZ + HZ;
3e1a6892
AH		 1016 else
1017 timeout += 10 * HZ;
1018 mod_timer(&host->timer, timeout);
d129bceb
PO		 1019
1020 host->cmd = cmd;
e99783a4 1021 host->busy_handle = 0;
d129bceb 1022
a3c7778f 1023 sdhci_prepare_data(host, cmd);
d129bceb 1024
4e4141a5 1025 sdhci_writel(host, cmd->arg, SDHCI_ARGUMENT);
d129bceb 1026
e89d456f 1027 sdhci_set_transfer_mode(host, cmd);
c7fa9963 1028
d129bceb 1029 if ((cmd->flags & MMC_RSP_136) && (cmd->flags & MMC_RSP_BUSY)) {
a3c76eb9 1030 pr_err("%s: Unsupported response type!\n",
d129bceb 1031 mmc_hostname(host->mmc));
17b0429d 1032 cmd->error = -EINVAL;
d129bceb
PO		 1033 tasklet_schedule(&host->finish_tasklet);
1034 return;
1035 }
1036
1037 if (!(cmd->flags & MMC_RSP_PRESENT))
1038 flags = SDHCI_CMD_RESP_NONE;
1039 else if (cmd->flags & MMC_RSP_136)
1040 flags = SDHCI_CMD_RESP_LONG;
1041 else if (cmd->flags & MMC_RSP_BUSY)
1042 flags = SDHCI_CMD_RESP_SHORT_BUSY;
1043 else
1044 flags = SDHCI_CMD_RESP_SHORT;
1045
1046 if (cmd->flags & MMC_RSP_CRC)
1047 flags |= SDHCI_CMD_CRC;
1048 if (cmd->flags & MMC_RSP_OPCODE)
1049 flags |= SDHCI_CMD_INDEX;
b513ea25
AN		 1050
1051 /* CMD19 is special in that the Data Present Select should be set */
069c9f14
G		 1052 if (cmd->data || cmd->opcode == MMC_SEND_TUNING_BLOCK ||
1053 cmd->opcode == MMC_SEND_TUNING_BLOCK_HS200)
d129bceb
PO		 1054 flags |= SDHCI_CMD_DATA;
1055
4e4141a5 1056 sdhci_writew(host, SDHCI_MAKE_CMD(cmd->opcode, flags), SDHCI_COMMAND);
d129bceb 1057}
c0e55129 1058EXPORT_SYMBOL_GPL(sdhci_send_command);
d129bceb
PO		 1059
1060static void sdhci_finish_command(struct sdhci_host *host)
1061{
1062 int i;
1063
1064 BUG_ON(host->cmd == NULL);
1065
1066 if (host->cmd->flags & MMC_RSP_PRESENT) {
1067 if (host->cmd->flags & MMC_RSP_136) {
1068 /* CRC is stripped so we need to do some shifting. */
1069 for (i = 0;i < 4;i++) {
4e4141a5 1070 host->cmd->resp[i] = sdhci_readl(host,
d129bceb
PO		 1071 SDHCI_RESPONSE + (3-i)*4) << 8;
1072 if (i != 3)
1073 host->cmd->resp[i] |=
4e4141a5 1074 sdhci_readb(host,
d129bceb
PO		 1075 SDHCI_RESPONSE + (3-i)*4-1);
1076 }
1077 } else {
4e4141a5 1078 host->cmd->resp[0] = sdhci_readl(host, SDHCI_RESPONSE);
d129bceb
PO		 1079 }
1080 }
1081
e89d456f
AW		 1082 /* Finished CMD23, now send actual command. */
1083 if (host->cmd == host->mrq->sbc) {
1084 host->cmd = NULL;
1085 sdhci_send_command(host, host->mrq->cmd);
1086 } else {
e538fbe8 1087
e89d456f
AW		 1088 /* Processed actual command. */
1089 if (host->data && host->data_early)
1090 sdhci_finish_data(host);
d129bceb 1091
e89d456f
AW		 1092 if (!host->cmd->data)
1093 tasklet_schedule(&host->finish_tasklet);
1094
1095 host->cmd = NULL;
1096 }
d129bceb
PO		 1097}
1098
52983382
KL		 1099static u16 sdhci_get_preset_value(struct sdhci_host *host)
1100{
d975f121 1101 u16 preset = 0;
52983382 1102
d975f121
RK		 1103 switch (host->timing) {
1104 case MMC_TIMING_UHS_SDR12:
52983382
KL		 1105 preset = sdhci_readw(host, SDHCI_PRESET_FOR_SDR12);
1106 break;
d975f121 1107 case MMC_TIMING_UHS_SDR25:
52983382
KL		 1108 preset = sdhci_readw(host, SDHCI_PRESET_FOR_SDR25);
1109 break;
d975f121 1110 case MMC_TIMING_UHS_SDR50:
52983382
KL		 1111 preset = sdhci_readw(host, SDHCI_PRESET_FOR_SDR50);
1112 break;
d975f121
RK		 1113 case MMC_TIMING_UHS_SDR104:
1114 case MMC_TIMING_MMC_HS200:
52983382
KL		 1115 preset = sdhci_readw(host, SDHCI_PRESET_FOR_SDR104);
1116 break;
d975f121 1117 case MMC_TIMING_UHS_DDR50:
0dafa60e 1118 case MMC_TIMING_MMC_DDR52:
52983382
KL		 1119 preset = sdhci_readw(host, SDHCI_PRESET_FOR_DDR50);
1120 break;
e9fb05d5
AH		 1121 case MMC_TIMING_MMC_HS400:
1122 preset = sdhci_readw(host, SDHCI_PRESET_FOR_HS400);
1123 break;
52983382
KL		 1124 default:
1125 pr_warn("%s: Invalid UHS-I mode selected\n",
1126 mmc_hostname(host->mmc));
1127 preset = sdhci_readw(host, SDHCI_PRESET_FOR_SDR12);
1128 break;
1129 }
1130 return preset;
1131}
1132
fb9ee047
LD		 1133u16 sdhci_calc_clk(struct sdhci_host *host, unsigned int clock,
1134 unsigned int *actual_clock)
d129bceb 1135{
c3ed3877 1136 int div = 0; /* Initialized for compiler warning */
df16219f 1137 int real_div = div, clk_mul = 1;
c3ed3877 1138 u16 clk = 0;
5497159c 1139 bool switch_base_clk = false;
d129bceb 1140
85105c53 1141 if (host->version >= SDHCI_SPEC_300) {
da91a8f9 1142 if (host->preset_enabled) {
52983382
KL		 1143 u16 pre_val;
1144
1145 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
1146 pre_val = sdhci_get_preset_value(host);
1147 div = (pre_val & SDHCI_PRESET_SDCLK_FREQ_MASK)
1148 >> SDHCI_PRESET_SDCLK_FREQ_SHIFT;
1149 if (host->clk_mul &&
1150 (pre_val & SDHCI_PRESET_CLKGEN_SEL_MASK)) {
1151 clk = SDHCI_PROG_CLOCK_MODE;
1152 real_div = div + 1;
1153 clk_mul = host->clk_mul;
1154 } else {
1155 real_div = max_t(int, 1, div << 1);
1156 }
1157 goto clock_set;
1158 }
1159
c3ed3877
AN		 1160 /*
1161 * Check if the Host Controller supports Programmable Clock
1162 * Mode.
1163 */
1164 if (host->clk_mul) {
52983382
KL		 1165 for (div = 1; div <= 1024; div++) {
1166 if ((host->max_clk * host->clk_mul / div)
1167 <= clock)
1168 break;
1169 }
5497159c 1170 if ((host->max_clk * host->clk_mul / div) <= clock) {
1171 /*
1172 * Set Programmable Clock Mode in the Clock
1173 * Control register.
1174 */
1175 clk = SDHCI_PROG_CLOCK_MODE;
1176 real_div = div;
1177 clk_mul = host->clk_mul;
1178 div--;
1179 } else {
1180 /*
1181 * Divisor can be too small to reach clock
1182 * speed requirement. Then use the base clock.
1183 */
1184 switch_base_clk = true;
1185 }
1186 }
1187
1188 if (!host->clk_mul || switch_base_clk) {
c3ed3877
AN		 1189 /* Version 3.00 divisors must be a multiple of 2. */
1190 if (host->max_clk <= clock)
1191 div = 1;
1192 else {
1193 for (div = 2; div < SDHCI_MAX_DIV_SPEC_300;
1194 div += 2) {
1195 if ((host->max_clk / div) <= clock)
1196 break;
1197 }
85105c53 1198 }
df16219f 1199 real_div = div;
c3ed3877 1200 div >>= 1;
d1955c3a
SG		 1201 if ((host->quirks2 & SDHCI_QUIRK2_CLOCK_DIV_ZERO_BROKEN)
1202 && !div && host->max_clk <= 25000000)
1203 div = 1;
85105c53
ZG		 1204 }
1205 } else {
1206 /* Version 2.00 divisors must be a power of 2. */
0397526d 1207 for (div = 1; div < SDHCI_MAX_DIV_SPEC_200; div *= 2) {
85105c53
ZG		 1208 if ((host->max_clk / div) <= clock)
1209 break;
1210 }
df16219f 1211 real_div = div;
c3ed3877 1212 div >>= 1;
d129bceb 1213 }
d129bceb 1214
52983382 1215clock_set:
03d6f5ff 1216 if (real_div)
fb9ee047 1217 *actual_clock = (host->max_clk * clk_mul) / real_div;
c3ed3877 1218 clk |= (div & SDHCI_DIV_MASK) << SDHCI_DIVIDER_SHIFT;
85105c53
ZG		 1219 clk |= ((div & SDHCI_DIV_HI_MASK) >> SDHCI_DIV_MASK_LEN)
1220 << SDHCI_DIVIDER_HI_SHIFT;
fb9ee047
LD		 1221
1222 return clk;
1223}
1224EXPORT_SYMBOL_GPL(sdhci_calc_clk);
1225
1226void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)
1227{
1228 u16 clk;
1229 unsigned long timeout;
1230
1231 host->mmc->actual_clock = 0;
1232
1233 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
fb9ee047
LD		 1234
1235 if (clock == 0)
1236 return;
1237
1238 clk = sdhci_calc_clk(host, clock, &host->mmc->actual_clock);
1239
d129bceb 1240 clk |= SDHCI_CLOCK_INT_EN;
4e4141a5 1241 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
d129bceb 1242
27f6cb16
CB		 1243 /* Wait max 20 ms */
1244 timeout = 20;
4e4141a5 1245 while (!((clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL))
7cb2c76f
PO		 1246 & SDHCI_CLOCK_INT_STABLE)) {
1247 if (timeout == 0) {
2e4456f0
MV		 1248 pr_err("%s: Internal clock never stabilised.\n",
1249 mmc_hostname(host->mmc));
d129bceb
PO		 1250 sdhci_dumpregs(host);
1251 return;
1252 }
7cb2c76f
PO		 1253 timeout--;
1254 mdelay(1);
1255 }
d129bceb
PO		 1256
1257 clk |= SDHCI_CLOCK_CARD_EN;
4e4141a5 1258 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
d129bceb 1259}
1771059c 1260EXPORT_SYMBOL_GPL(sdhci_set_clock);
d129bceb 1261
1dceb041
AH		 1262static void sdhci_set_power_reg(struct sdhci_host *host, unsigned char mode,
1263 unsigned short vdd)
146ad66e 1264{
3a48edc4 1265 struct mmc_host *mmc = host->mmc;
1dceb041
AH		 1266
1267 spin_unlock_irq(&host->lock);
1268 mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, vdd);
1269 spin_lock_irq(&host->lock);
1270
1271 if (mode != MMC_POWER_OFF)
1272 sdhci_writeb(host, SDHCI_POWER_ON, SDHCI_POWER_CONTROL);
1273 else
1274 sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
1275}
1276
1277void sdhci_set_power(struct sdhci_host *host, unsigned char mode,
1278 unsigned short vdd)
1279{
8364248a 1280 u8 pwr = 0;
146ad66e 1281
24fbb3ca
RK		 1282 if (mode != MMC_POWER_OFF) {
1283 switch (1 << vdd) {
ae628903
PO		 1284 case MMC_VDD_165_195:
1285 pwr = SDHCI_POWER_180;
1286 break;
1287 case MMC_VDD_29_30:
1288 case MMC_VDD_30_31:
1289 pwr = SDHCI_POWER_300;
1290 break;
1291 case MMC_VDD_32_33:
1292 case MMC_VDD_33_34:
1293 pwr = SDHCI_POWER_330;
1294 break;
1295 default:
9d5de93f
AH		 1296 WARN(1, "%s: Invalid vdd %#x\n",
1297 mmc_hostname(host->mmc), vdd);
1298 break;
ae628903
PO		 1299 }
1300 }
1301
1302 if (host->pwr == pwr)
e921a8b6 1303 return;
146ad66e 1304
ae628903
PO		 1305 host->pwr = pwr;
1306
1307 if (pwr == 0) {
4e4141a5 1308 sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
f0710a55
AH		 1309 if (host->quirks2 & SDHCI_QUIRK2_CARD_ON_NEEDS_BUS_ON)
1310 sdhci_runtime_pm_bus_off(host);
e921a8b6
RK		 1311 } else {
1312 /*
1313 * Spec says that we should clear the power reg before setting
1314 * a new value. Some controllers don't seem to like this though.
1315 */
1316 if (!(host->quirks & SDHCI_QUIRK_SINGLE_POWER_WRITE))
1317 sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
146ad66e 1318
e921a8b6
RK		 1319 /*
1320 * At least the Marvell CaFe chip gets confused if we set the
1321 * voltage and set turn on power at the same time, so set the
1322 * voltage first.
1323 */
1324 if (host->quirks & SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER)
1325 sdhci_writeb(host, pwr, SDHCI_POWER_CONTROL);
e08c1694 1326
e921a8b6 1327 pwr |= SDHCI_POWER_ON;
146ad66e 1328
e921a8b6 1329 sdhci_writeb(host, pwr, SDHCI_POWER_CONTROL);
557b0697 1330
e921a8b6
RK		 1331 if (host->quirks2 & SDHCI_QUIRK2_CARD_ON_NEEDS_BUS_ON)
1332 sdhci_runtime_pm_bus_on(host);
f0710a55 1333
e921a8b6
RK		 1334 /*
1335 * Some controllers need an extra 10ms delay of 10ms before
1336 * they can apply clock after applying power
1337 */
1338 if (host->quirks & SDHCI_QUIRK_DELAY_AFTER_POWER)
1339 mdelay(10);
1340 }
1dceb041
AH		 1341}
1342EXPORT_SYMBOL_GPL(sdhci_set_power);
918f4cbd 1343
1dceb041
AH		 1344static void __sdhci_set_power(struct sdhci_host *host, unsigned char mode,
1345 unsigned short vdd)
1346{
1347 struct mmc_host *mmc = host->mmc;
1348
1349 if (host->ops->set_power)
1350 host->ops->set_power(host, mode, vdd);
1351 else if (!IS_ERR(mmc->supply.vmmc))
1352 sdhci_set_power_reg(host, mode, vdd);
1353 else
1354 sdhci_set_power(host, mode, vdd);
146ad66e
PO		 1355}
1356
d129bceb
PO		 1357/*****************************************************************************\
1358 * *
1359 * MMC callbacks *
1360 * *
1361\*****************************************************************************/
1362
1363static void sdhci_request(struct mmc_host *mmc, struct mmc_request *mrq)
1364{
1365 struct sdhci_host *host;
505a8680 1366 int present;
d129bceb
PO		 1367 unsigned long flags;
1368
1369 host = mmc_priv(mmc);
1370
04e079cf 1371 /* Firstly check card presence */
8d28b7a7 1372 present = mmc->ops->get_cd(mmc);
2836766a 1373
d129bceb
PO		 1374 spin_lock_irqsave(&host->lock, flags);
1375
1376 WARN_ON(host->mrq != NULL);
1377
061d17a6 1378 sdhci_led_activate(host);
e89d456f
AW		 1379
1380 /*
1381 * Ensure we don't send the STOP for non-SET_BLOCK_COUNTED
1382 * requests if Auto-CMD12 is enabled.
1383 */
1384 if (!mrq->sbc && (host->flags & SDHCI_AUTO_CMD12)) {
c4512f79
JH		 1385 if (mrq->stop) {
1386 mrq->data->stop = NULL;
1387 mrq->stop = NULL;
1388 }
1389 }
d129bceb
PO		 1390
1391 host->mrq = mrq;
1392
68d1fb7e 1393 if (!present || host->flags & SDHCI_DEVICE_DEAD) {
17b0429d 1394 host->mrq->cmd->error = -ENOMEDIUM;
d129bceb 1395 tasklet_schedule(&host->finish_tasklet);
cf2b5eea 1396 } else {
8edf6371 1397 if (mrq->sbc && !(host->flags & SDHCI_AUTO_CMD23))
e89d456f
AW		 1398 sdhci_send_command(host, mrq->sbc);
1399 else
1400 sdhci_send_command(host, mrq->cmd);
cf2b5eea 1401 }
d129bceb 1402
5f25a66f 1403 mmiowb();
d129bceb
PO		 1404 spin_unlock_irqrestore(&host->lock, flags);
1405}
1406
2317f56c
RK		 1407void sdhci_set_bus_width(struct sdhci_host *host, int width)
1408{
1409 u8 ctrl;
1410
1411 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
1412 if (width == MMC_BUS_WIDTH_8) {
1413 ctrl &= ~SDHCI_CTRL_4BITBUS;
1414 if (host->version >= SDHCI_SPEC_300)
1415 ctrl |= SDHCI_CTRL_8BITBUS;
1416 } else {
1417 if (host->version >= SDHCI_SPEC_300)
1418 ctrl &= ~SDHCI_CTRL_8BITBUS;
1419 if (width == MMC_BUS_WIDTH_4)
1420 ctrl |= SDHCI_CTRL_4BITBUS;
1421 else
1422 ctrl &= ~SDHCI_CTRL_4BITBUS;
1423 }
1424 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
1425}
1426EXPORT_SYMBOL_GPL(sdhci_set_bus_width);
1427
96d7b78c
RK		 1428void sdhci_set_uhs_signaling(struct sdhci_host *host, unsigned timing)
1429{
1430 u16 ctrl_2;
1431
1432 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
1433 /* Select Bus Speed Mode for host */
1434 ctrl_2 &= ~SDHCI_CTRL_UHS_MASK;
1435 if ((timing == MMC_TIMING_MMC_HS200) ||
1436 (timing == MMC_TIMING_UHS_SDR104))
1437 ctrl_2 |= SDHCI_CTRL_UHS_SDR104;
1438 else if (timing == MMC_TIMING_UHS_SDR12)
1439 ctrl_2 |= SDHCI_CTRL_UHS_SDR12;
1440 else if (timing == MMC_TIMING_UHS_SDR25)
1441 ctrl_2 |= SDHCI_CTRL_UHS_SDR25;
1442 else if (timing == MMC_TIMING_UHS_SDR50)
1443 ctrl_2 |= SDHCI_CTRL_UHS_SDR50;
1444 else if ((timing == MMC_TIMING_UHS_DDR50) ||
1445 (timing == MMC_TIMING_MMC_DDR52))
1446 ctrl_2 |= SDHCI_CTRL_UHS_DDR50;
e9fb05d5
AH		 1447 else if (timing == MMC_TIMING_MMC_HS400)
1448 ctrl_2 |= SDHCI_CTRL_HS400; /* Non-standard */
96d7b78c
RK		 1449 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2);
1450}
1451EXPORT_SYMBOL_GPL(sdhci_set_uhs_signaling);
1452
ded97e0b 1453static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
d129bceb 1454{
ded97e0b 1455 struct sdhci_host *host = mmc_priv(mmc);
d129bceb
PO		 1456 unsigned long flags;
1457 u8 ctrl;
1458
d129bceb
PO		 1459 spin_lock_irqsave(&host->lock, flags);
1460
ceb6143b
AH		 1461 if (host->flags & SDHCI_DEVICE_DEAD) {
1462 spin_unlock_irqrestore(&host->lock, flags);
3a48edc4
TK		 1463 if (!IS_ERR(mmc->supply.vmmc) &&
1464 ios->power_mode == MMC_POWER_OFF)
4e743f1f 1465 mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, 0);
ceb6143b
AH		 1466 return;
1467 }
1e72859e 1468
d129bceb
PO		 1469 /*
1470 * Reset the chip on each power off.
1471 * Should clear out any weird states.
1472 */
1473 if (ios->power_mode == MMC_POWER_OFF) {
4e4141a5 1474 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE);
7260cf5e 1475 sdhci_reinit(host);
d129bceb
PO		 1476 }
1477
52983382 1478 if (host->version >= SDHCI_SPEC_300 &&
372c4634
DA		 1479 (ios->power_mode == MMC_POWER_UP) &&
1480 !(host->quirks2 & SDHCI_QUIRK2_PRESET_VALUE_BROKEN))
52983382
KL		 1481 sdhci_enable_preset_value(host, false);
1482
373073ef 1483 if (!ios->clock || ios->clock != host->clock) {
1771059c 1484 host->ops->set_clock(host, ios->clock);
373073ef 1485 host->clock = ios->clock;
03d6f5ff
AD		 1486
1487 if (host->quirks & SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK &&
1488 host->clock) {
1489 host->timeout_clk = host->mmc->actual_clock ?
1490 host->mmc->actual_clock / 1000 :
1491 host->clock / 1000;
1492 host->mmc->max_busy_timeout =
1493 host->ops->get_max_timeout_count ?
1494 host->ops->get_max_timeout_count(host) :
1495 1 << 27;
1496 host->mmc->max_busy_timeout /= host->timeout_clk;
1497 }
373073ef 1498 }
d129bceb 1499
1dceb041 1500 __sdhci_set_power(host, ios->power_mode, ios->vdd);
d129bceb 1501
643a81ff
PR		 1502 if (host->ops->platform_send_init_74_clocks)
1503 host->ops->platform_send_init_74_clocks(host, ios->power_mode);
1504
2317f56c 1505 host->ops->set_bus_width(host, ios->bus_width);
ae6d6c92 1506
15ec4461 1507 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
cd9277c0 1508
3ab9c8da
PR		 1509 if ((ios->timing == MMC_TIMING_SD_HS ||
1510 ios->timing == MMC_TIMING_MMC_HS)
1511 && !(host->quirks & SDHCI_QUIRK_NO_HISPD_BIT))
cd9277c0
PO		 1512 ctrl |= SDHCI_CTRL_HISPD;
1513 else
1514 ctrl &= ~SDHCI_CTRL_HISPD;
1515
d6d50a15 1516 if (host->version >= SDHCI_SPEC_300) {
49c468fc 1517 u16 clk, ctrl_2;
49c468fc
AN		 1518
1519 /* In case of UHS-I modes, set High Speed Enable */
e9fb05d5
AH		 1520 if ((ios->timing == MMC_TIMING_MMC_HS400) ||
1521 (ios->timing == MMC_TIMING_MMC_HS200) ||
bb8175a8 1522 (ios->timing == MMC_TIMING_MMC_DDR52) ||
069c9f14 1523 (ios->timing == MMC_TIMING_UHS_SDR50) ||
49c468fc
AN		 1524 (ios->timing == MMC_TIMING_UHS_SDR104) ||
1525 (ios->timing == MMC_TIMING_UHS_DDR50) ||
dd8df17f 1526 (ios->timing == MMC_TIMING_UHS_SDR25))
49c468fc 1527 ctrl |= SDHCI_CTRL_HISPD;
d6d50a15 1528
da91a8f9 1529 if (!host->preset_enabled) {
758535c4 1530 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
d6d50a15
AN		 1531 /*
1532 * We only need to set Driver Strength if the
1533 * preset value enable is not set.
1534 */
da91a8f9 1535 ctrl_2 = sdhci_readw(host, SDHCI_HOST_CONTROL2);
d6d50a15
AN		 1536 ctrl_2 &= ~SDHCI_CTRL_DRV_TYPE_MASK;
1537 if (ios->drv_type == MMC_SET_DRIVER_TYPE_A)
1538 ctrl_2 |= SDHCI_CTRL_DRV_TYPE_A;
43e943a0
PG		 1539 else if (ios->drv_type == MMC_SET_DRIVER_TYPE_B)
1540 ctrl_2 |= SDHCI_CTRL_DRV_TYPE_B;
d6d50a15
AN		 1541 else if (ios->drv_type == MMC_SET_DRIVER_TYPE_C)
1542 ctrl_2 |= SDHCI_CTRL_DRV_TYPE_C;
43e943a0
PG		 1543 else if (ios->drv_type == MMC_SET_DRIVER_TYPE_D)
1544 ctrl_2 |= SDHCI_CTRL_DRV_TYPE_D;
1545 else {
2e4456f0
MV		 1546 pr_warn("%s: invalid driver type, default to driver type B\n",
1547 mmc_hostname(mmc));
43e943a0
PG		 1548 ctrl_2 |= SDHCI_CTRL_DRV_TYPE_B;
1549 }
d6d50a15
AN		 1550
1551 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2);
758535c4
AN		 1552 } else {
1553 /*
1554 * According to SDHC Spec v3.00, if the Preset Value
1555 * Enable in the Host Control 2 register is set, we
1556 * need to reset SD Clock Enable before changing High
1557 * Speed Enable to avoid generating clock gliches.
1558 */
758535c4
AN		 1559
1560 /* Reset SD Clock Enable */
1561 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
1562 clk &= ~SDHCI_CLOCK_CARD_EN;
1563 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
1564
1565 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
1566
1567 /* Re-enable SD Clock */
1771059c 1568 host->ops->set_clock(host, host->clock);
d6d50a15 1569 }
49c468fc 1570
49c468fc
AN		 1571 /* Reset SD Clock Enable */
1572 clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
1573 clk &= ~SDHCI_CLOCK_CARD_EN;
1574 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
1575
96d7b78c 1576 host->ops->set_uhs_signaling(host, ios->timing);
d975f121 1577 host->timing = ios->timing;
49c468fc 1578
52983382
KL		 1579 if (!(host->quirks2 & SDHCI_QUIRK2_PRESET_VALUE_BROKEN) &&
1580 ((ios->timing == MMC_TIMING_UHS_SDR12) ||
1581 (ios->timing == MMC_TIMING_UHS_SDR25) ||
1582 (ios->timing == MMC_TIMING_UHS_SDR50) ||
1583 (ios->timing == MMC_TIMING_UHS_SDR104) ||
0dafa60e
JZ		 1584 (ios->timing == MMC_TIMING_UHS_DDR50) ||
1585 (ios->timing == MMC_TIMING_MMC_DDR52))) {
52983382
KL		 1586 u16 preset;
1587
1588 sdhci_enable_preset_value(host, true);
1589 preset = sdhci_get_preset_value(host);
1590 ios->drv_type = (preset & SDHCI_PRESET_DRV_MASK)
1591 >> SDHCI_PRESET_DRV_SHIFT;
1592 }
1593
49c468fc 1594 /* Re-enable SD Clock */
1771059c 1595 host->ops->set_clock(host, host->clock);
758535c4
AN		 1596 } else
1597 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
d6d50a15 1598
b8352260
LD		 1599 /*
1600 * Some (ENE) controllers go apeshit on some ios operation,
1601 * signalling timeout and CRC errors even on CMD0. Resetting
1602 * it on each ios seems to solve the problem.
1603 */
c63705e1 1604 if (host->quirks & SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS)
03231f9b 1605 sdhci_do_reset(host, SDHCI_RESET_CMD | SDHCI_RESET_DATA);
b8352260 1606
5f25a66f 1607 mmiowb();
d129bceb
PO		 1608 spin_unlock_irqrestore(&host->lock, flags);
1609}
1610
ded97e0b 1611static int sdhci_get_cd(struct mmc_host *mmc)
66fd8ad5
AH		 1612{
1613 struct sdhci_host *host = mmc_priv(mmc);
ded97e0b 1614 int gpio_cd = mmc_gpio_get_cd(mmc);
94144a46
KL		 1615
1616 if (host->flags & SDHCI_DEVICE_DEAD)
1617 return 0;
1618
88af5655
II		 1619 /* If nonremovable, assume that the card is always present. */
1620 if (host->mmc->caps & MMC_CAP_NONREMOVABLE)
94144a46
KL		 1621 return 1;
1622
88af5655
II		 1623 /*
1624 * Try slot gpio detect, if defined it take precedence
1625 * over build in controller functionality
1626 */
287980e4 1627 if (gpio_cd >= 0)
94144a46
KL		 1628 return !!gpio_cd;
1629
88af5655
II		 1630 /* If polling, assume that the card is always present. */
1631 if (host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION)
1632 return 1;
1633
94144a46
KL		 1634 /* Host native card detect */
1635 return !!(sdhci_readl(host, SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT);
1636}
1637
66fd8ad5 1638static int sdhci_check_ro(struct sdhci_host *host)
d129bceb 1639{
d129bceb 1640 unsigned long flags;
2dfb579c 1641 int is_readonly;
d129bceb 1642
d129bceb
PO		 1643 spin_lock_irqsave(&host->lock, flags);
1644
1e72859e 1645 if (host->flags & SDHCI_DEVICE_DEAD)
2dfb579c
WS		 1646 is_readonly = 0;
1647 else if (host->ops->get_ro)
1648 is_readonly = host->ops->get_ro(host);
1e72859e 1649 else
2dfb579c
WS		 1650 is_readonly = !(sdhci_readl(host, SDHCI_PRESENT_STATE)
1651 & SDHCI_WRITE_PROTECT);
d129bceb
PO		 1652
1653 spin_unlock_irqrestore(&host->lock, flags);
1654
2dfb579c
WS		 1655 /* This quirk needs to be replaced by a callback-function later */
1656 return host->quirks & SDHCI_QUIRK_INVERTED_WRITE_PROTECT ?
1657 !is_readonly : is_readonly;
d129bceb
PO		 1658}
1659
82b0e23a
TI		 1660#define SAMPLE_COUNT 5
1661
ded97e0b 1662static int sdhci_get_ro(struct mmc_host *mmc)
82b0e23a 1663{
ded97e0b 1664 struct sdhci_host *host = mmc_priv(mmc);
82b0e23a
TI		 1665 int i, ro_count;
1666
82b0e23a 1667 if (!(host->quirks & SDHCI_QUIRK_UNSTABLE_RO_DETECT))
66fd8ad5 1668 return sdhci_check_ro(host);
82b0e23a
TI		 1669
1670 ro_count = 0;
1671 for (i = 0; i < SAMPLE_COUNT; i++) {
66fd8ad5 1672 if (sdhci_check_ro(host)) {
82b0e23a
TI		 1673 if (++ro_count > SAMPLE_COUNT / 2)
1674 return 1;
1675 }
1676 msleep(30);
1677 }
1678 return 0;
1679}
1680
20758b66
AH		 1681static void sdhci_hw_reset(struct mmc_host *mmc)
1682{
1683 struct sdhci_host *host = mmc_priv(mmc);
1684
1685 if (host->ops && host->ops->hw_reset)
1686 host->ops->hw_reset(host);
1687}
1688
66fd8ad5
AH		 1689static void sdhci_enable_sdio_irq_nolock(struct sdhci_host *host, int enable)
1690{
be138554 1691 if (!(host->flags & SDHCI_DEVICE_DEAD)) {
ef104333 1692 if (enable)
b537f94c 1693 host->ier |= SDHCI_INT_CARD_INT;
ef104333 1694 else
b537f94c
RK		 1695 host->ier &= ~SDHCI_INT_CARD_INT;
1696
1697 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
1698 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
ef104333
RK		 1699 mmiowb();
1700 }
66fd8ad5
AH		 1701}
1702
1703static void sdhci_enable_sdio_irq(struct mmc_host *mmc, int enable)
1704{
1705 struct sdhci_host *host = mmc_priv(mmc);
1706 unsigned long flags;
f75979b7 1707
66fd8ad5 1708 spin_lock_irqsave(&host->lock, flags);
ef104333
RK		 1709 if (enable)
1710 host->flags |= SDHCI_SDIO_IRQ_ENABLED;
1711 else
1712 host->flags &= ~SDHCI_SDIO_IRQ_ENABLED;
1713
66fd8ad5 1714 sdhci_enable_sdio_irq_nolock(host, enable);
f75979b7
PO		 1715 spin_unlock_irqrestore(&host->lock, flags);
1716}
1717
ded97e0b
DA		 1718static int sdhci_start_signal_voltage_switch(struct mmc_host *mmc,
1719 struct mmc_ios *ios)
f2119df6 1720{
ded97e0b 1721 struct sdhci_host *host = mmc_priv(mmc);
20b92a30 1722 u16 ctrl;
6231f3de 1723 int ret;
f2119df6 1724
20b92a30
KL		 1725 /*
1726 * Signal Voltage Switching is only applicable for Host Controllers
1727 * v3.00 and above.
1728 */
1729 if (host->version < SDHCI_SPEC_300)
1730 return 0;
6231f3de 1731
f2119df6 1732 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
f2119df6 1733
21f5998f 1734 switch (ios->signal_voltage) {
20b92a30
KL		 1735 case MMC_SIGNAL_VOLTAGE_330:
1736 /* Set 1.8V Signal Enable in the Host Control2 register to 0 */
1737 ctrl &= ~SDHCI_CTRL_VDD_180;
1738 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
f2119df6 1739
3a48edc4
TK		 1740 if (!IS_ERR(mmc->supply.vqmmc)) {
1741 ret = regulator_set_voltage(mmc->supply.vqmmc, 2700000,
1742 3600000);
20b92a30 1743 if (ret) {
6606110d
JP		 1744 pr_warn("%s: Switching to 3.3V signalling voltage failed\n",
1745 mmc_hostname(mmc));
20b92a30
KL		 1746 return -EIO;
1747 }
1748 }
1749 /* Wait for 5ms */
1750 usleep_range(5000, 5500);
f2119df6 1751
20b92a30
KL		 1752 /* 3.3V regulator output should be stable within 5 ms */
1753 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
1754 if (!(ctrl & SDHCI_CTRL_VDD_180))
1755 return 0;
6231f3de 1756
6606110d
JP		 1757 pr_warn("%s: 3.3V regulator output did not became stable\n",
1758 mmc_hostname(mmc));
20b92a30
KL		 1759
1760 return -EAGAIN;
1761 case MMC_SIGNAL_VOLTAGE_180:
3a48edc4
TK		 1762 if (!IS_ERR(mmc->supply.vqmmc)) {
1763 ret = regulator_set_voltage(mmc->supply.vqmmc,
20b92a30
KL		 1764 1700000, 1950000);
1765 if (ret) {
6606110d
JP		 1766 pr_warn("%s: Switching to 1.8V signalling voltage failed\n",
1767 mmc_hostname(mmc));
20b92a30
KL		 1768 return -EIO;
1769 }
1770 }
6231f3de 1771
6231f3de
PR		 1772 /*
1773 * Enable 1.8V Signal Enable in the Host Control2
1774 * register
1775 */
20b92a30
KL		 1776 ctrl |= SDHCI_CTRL_VDD_180;
1777 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
6231f3de 1778
9d967a61
VY		 1779 /* Some controller need to do more when switching */
1780 if (host->ops->voltage_switch)
1781 host->ops->voltage_switch(host);
1782
20b92a30
KL		 1783 /* 1.8V regulator output should be stable within 5 ms */
1784 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
1785 if (ctrl & SDHCI_CTRL_VDD_180)
1786 return 0;
f2119df6 1787
6606110d
JP		 1788 pr_warn("%s: 1.8V regulator output did not became stable\n",
1789 mmc_hostname(mmc));
f2119df6 1790
20b92a30
KL		 1791 return -EAGAIN;
1792 case MMC_SIGNAL_VOLTAGE_120:
3a48edc4
TK		 1793 if (!IS_ERR(mmc->supply.vqmmc)) {
1794 ret = regulator_set_voltage(mmc->supply.vqmmc, 1100000,
1795 1300000);
20b92a30 1796 if (ret) {
6606110d
JP		 1797 pr_warn("%s: Switching to 1.2V signalling voltage failed\n",
1798 mmc_hostname(mmc));
20b92a30 1799 return -EIO;
f2119df6
AN		 1800 }
1801 }
6231f3de 1802 return 0;
20b92a30 1803 default:
f2119df6
AN		 1804 /* No signal voltage switch required */
1805 return 0;
20b92a30 1806 }
f2119df6
AN		 1807}
1808
20b92a30
KL		 1809static int sdhci_card_busy(struct mmc_host *mmc)
1810{
1811 struct sdhci_host *host = mmc_priv(mmc);
1812 u32 present_state;
1813
20b92a30
KL		 1814 /* Check whether DAT[3:0] is 0000 */
1815 present_state = sdhci_readl(host, SDHCI_PRESENT_STATE);
20b92a30
KL		 1816
1817 return !(present_state & SDHCI_DATA_LVL_MASK);
1818}
1819
b5540ce1
AH		 1820static int sdhci_prepare_hs400_tuning(struct mmc_host *mmc, struct mmc_ios *ios)
1821{
1822 struct sdhci_host *host = mmc_priv(mmc);
1823 unsigned long flags;
1824
1825 spin_lock_irqsave(&host->lock, flags);
1826 host->flags |= SDHCI_HS400_TUNING;
1827 spin_unlock_irqrestore(&host->lock, flags);
1828
1829 return 0;
1830}
1831
069c9f14 1832static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode)
b513ea25 1833{
4b6f37d3 1834 struct sdhci_host *host = mmc_priv(mmc);
b513ea25 1835 u16 ctrl;
b513ea25 1836 int tuning_loop_counter = MAX_TUNING_LOOP;
b513ea25 1837 int err = 0;
2b35bd83 1838 unsigned long flags;
38e40bf5 1839 unsigned int tuning_count = 0;
b5540ce1 1840 bool hs400_tuning;
b513ea25 1841
2b35bd83 1842 spin_lock_irqsave(&host->lock, flags);
b513ea25 1843
b5540ce1
AH		 1844 hs400_tuning = host->flags & SDHCI_HS400_TUNING;
1845 host->flags &= ~SDHCI_HS400_TUNING;
1846
38e40bf5
AH		 1847 if (host->tuning_mode == SDHCI_TUNING_MODE_1)
1848 tuning_count = host->tuning_count;
1849
b513ea25 1850 /*
9faac7b9
WY		 1851 * The Host Controller needs tuning in case of SDR104 and DDR50
1852 * mode, and for SDR50 mode when Use Tuning for SDR50 is set in
1853 * the Capabilities register.
069c9f14
G		 1854 * If the Host Controller supports the HS200 mode then the
1855 * tuning function has to be executed.
b513ea25 1856 */
4b6f37d3 1857 switch (host->timing) {
b5540ce1 1858 /* HS400 tuning is done in HS200 mode */
e9fb05d5 1859 case MMC_TIMING_MMC_HS400:
b5540ce1
AH		 1860 err = -EINVAL;
1861 goto out_unlock;
1862
4b6f37d3 1863 case MMC_TIMING_MMC_HS200:
b5540ce1
AH		 1864 /*
1865 * Periodic re-tuning for HS400 is not expected to be needed, so
1866 * disable it here.
1867 */
1868 if (hs400_tuning)
1869 tuning_count = 0;
1870 break;
1871
4b6f37d3 1872 case MMC_TIMING_UHS_SDR104:
9faac7b9 1873 case MMC_TIMING_UHS_DDR50:
4b6f37d3
RK		 1874 break;
1875
1876 case MMC_TIMING_UHS_SDR50:
4228b213 1877 if (host->flags & SDHCI_SDR50_NEEDS_TUNING)
4b6f37d3
RK		 1878 break;
1879 /* FALLTHROUGH */
1880
1881 default:
d519c863 1882 goto out_unlock;
b513ea25
AN		 1883 }
1884
45251812 1885 if (host->ops->platform_execute_tuning) {
2b35bd83 1886 spin_unlock_irqrestore(&host->lock, flags);
45251812 1887 err = host->ops->platform_execute_tuning(host, opcode);
45251812
DA		 1888 return err;
1889 }
1890
4b6f37d3
RK		 1891 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
1892 ctrl |= SDHCI_CTRL_EXEC_TUNING;
67d0d04a
VY		 1893 if (host->quirks2 & SDHCI_QUIRK2_TUNING_WORK_AROUND)
1894 ctrl |= SDHCI_CTRL_TUNED_CLK;
b513ea25
AN		 1895 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
1896
1897 /*
1898 * As per the Host Controller spec v3.00, tuning command
1899 * generates Buffer Read Ready interrupt, so enable that.
1900 *
1901 * Note: The spec clearly says that when tuning sequence
1902 * is being performed, the controller does not generate
1903 * interrupts other than Buffer Read Ready interrupt. But
1904 * to make sure we don't hit a controller bug, we _only_
1905 * enable Buffer Read Ready interrupt here.
1906 */
b537f94c
RK		 1907 sdhci_writel(host, SDHCI_INT_DATA_AVAIL, SDHCI_INT_ENABLE);
1908 sdhci_writel(host, SDHCI_INT_DATA_AVAIL, SDHCI_SIGNAL_ENABLE);
b513ea25
AN		 1909
1910 /*
1911 * Issue CMD19 repeatedly till Execute Tuning is set to 0 or the number
1473bdd5 1912 * of loops reaches 40 times.
b513ea25 1913 */
b513ea25
AN		 1914 do {
1915 struct mmc_command cmd = {0};
66fd8ad5 1916 struct mmc_request mrq = {NULL};
b513ea25 1917
069c9f14 1918 cmd.opcode = opcode;
b513ea25
AN		 1919 cmd.arg = 0;
1920 cmd.flags = MMC_RSP_R1 | MMC_CMD_ADTC;
1921 cmd.retries = 0;
1922 cmd.data = NULL;
1923 cmd.error = 0;
1924
7ce45e95
AC		 1925 if (tuning_loop_counter-- == 0)
1926 break;
1927
b513ea25
AN		 1928 mrq.cmd = &cmd;
1929 host->mrq = &mrq;
1930
1931 /*
1932 * In response to CMD19, the card sends 64 bytes of tuning
1933 * block to the Host Controller. So we set the block size
1934 * to 64 here.
1935 */
069c9f14
G		 1936 if (cmd.opcode == MMC_SEND_TUNING_BLOCK_HS200) {
1937 if (mmc->ios.bus_width == MMC_BUS_WIDTH_8)
1938 sdhci_writew(host, SDHCI_MAKE_BLKSZ(7, 128),
1939 SDHCI_BLOCK_SIZE);
1940 else if (mmc->ios.bus_width == MMC_BUS_WIDTH_4)
1941 sdhci_writew(host, SDHCI_MAKE_BLKSZ(7, 64),
1942 SDHCI_BLOCK_SIZE);
1943 } else {
1944 sdhci_writew(host, SDHCI_MAKE_BLKSZ(7, 64),
1945 SDHCI_BLOCK_SIZE);
1946 }
b513ea25
AN		 1947
1948 /*
1949 * The tuning block is sent by the card to the host controller.
1950 * So we set the TRNS_READ bit in the Transfer Mode register.
1951 * This also takes care of setting DMA Enable and Multi Block
1952 * Select in the same register to 0.
1953 */
1954 sdhci_writew(host, SDHCI_TRNS_READ, SDHCI_TRANSFER_MODE);
1955
1956 sdhci_send_command(host, &cmd);
1957
1958 host->cmd = NULL;
1959 host->mrq = NULL;
1960
2b35bd83 1961 spin_unlock_irqrestore(&host->lock, flags);
b513ea25
AN		 1962 /* Wait for Buffer Read Ready interrupt */
1963 wait_event_interruptible_timeout(host->buf_ready_int,
1964 (host->tuning_done == 1),
1965 msecs_to_jiffies(50));
2b35bd83 1966 spin_lock_irqsave(&host->lock, flags);
b513ea25
AN		 1967
1968 if (!host->tuning_done) {
2e4456f0 1969 pr_info(DRIVER_NAME ": Timeout waiting for Buffer Read Ready interrupt during tuning procedure, falling back to fixed sampling clock\n");
b513ea25
AN		 1970 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
1971 ctrl &= ~SDHCI_CTRL_TUNED_CLK;
1972 ctrl &= ~SDHCI_CTRL_EXEC_TUNING;
1973 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
1974
1975 err = -EIO;
1976 goto out;
1977 }
1978
1979 host->tuning_done = 0;
1980
1981 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
197160d5
NS		 1982
1983 /* eMMC spec does not require a delay between tuning cycles */
1984 if (opcode == MMC_SEND_TUNING_BLOCK)
1985 mdelay(1);
b513ea25
AN		 1986 } while (ctrl & SDHCI_CTRL_EXEC_TUNING);
1987
1988 /*
1989 * The Host Driver has exhausted the maximum number of loops allowed,
1990 * so use fixed sampling frequency.
1991 */
7ce45e95 1992 if (tuning_loop_counter < 0) {
b513ea25
AN		 1993 ctrl &= ~SDHCI_CTRL_TUNED_CLK;
1994 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
7ce45e95
AC		 1995 }
1996 if (!(ctrl & SDHCI_CTRL_TUNED_CLK)) {
2e4456f0 1997 pr_info(DRIVER_NAME ": Tuning procedure failed, falling back to fixed sampling clock\n");
114f2bf6 1998 err = -EIO;
b513ea25
AN		 1999 }
2000
2001out:
38e40bf5 2002 if (tuning_count) {
66c39dfc
AH		 2003 /*
2004 * In case tuning fails, host controllers which support
2005 * re-tuning can try tuning again at a later time, when the
2006 * re-tuning timer expires. So for these controllers, we
2007 * return 0. Since there might be other controllers who do not
2008 * have this capability, we return error for them.
2009 */
2010 err = 0;
cf2b5eea
AN		 2011 }
2012
66c39dfc 2013 host->mmc->retune_period = err ? 0 : tuning_count;
cf2b5eea 2014
b537f94c
RK		 2015 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
2016 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
d519c863 2017out_unlock:
2b35bd83 2018 spin_unlock_irqrestore(&host->lock, flags);
b513ea25
AN		 2019 return err;
2020}
2021
cb849648
AH		 2022static int sdhci_select_drive_strength(struct mmc_card *card,
2023 unsigned int max_dtr, int host_drv,
2024 int card_drv, int *drv_type)
2025{
2026 struct sdhci_host *host = mmc_priv(card->host);
2027
2028 if (!host->ops->select_drive_strength)
2029 return 0;
2030
2031 return host->ops->select_drive_strength(host, card, max_dtr, host_drv,
2032 card_drv, drv_type);
2033}
52983382
KL		 2034
2035static void sdhci_enable_preset_value(struct sdhci_host *host, bool enable)
4d55c5a1 2036{
4d55c5a1
AN		 2037 /* Host Controller v3.00 defines preset value registers */
2038 if (host->version < SDHCI_SPEC_300)
2039 return;
2040
4d55c5a1
AN		 2041 /*
2042 * We only enable or disable Preset Value if they are not already
2043 * enabled or disabled respectively. Otherwise, we bail out.
2044 */
da91a8f9
RK		 2045 if (host->preset_enabled != enable) {
2046 u16 ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
2047
2048 if (enable)
2049 ctrl |= SDHCI_CTRL_PRESET_VAL_ENABLE;
2050 else
2051 ctrl &= ~SDHCI_CTRL_PRESET_VAL_ENABLE;
2052
4d55c5a1 2053 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
da91a8f9
RK		 2054
2055 if (enable)
2056 host->flags |= SDHCI_PV_ENABLED;
2057 else
2058 host->flags &= ~SDHCI_PV_ENABLED;
2059
2060 host->preset_enabled = enable;
4d55c5a1 2061 }
66fd8ad5
AH		 2062}
2063
348487cb
HC		 2064static void sdhci_post_req(struct mmc_host *mmc, struct mmc_request *mrq,
2065 int err)
2066{
2067 struct sdhci_host *host = mmc_priv(mmc);
2068 struct mmc_data *data = mrq->data;
2069
f48f039c 2070 if (data->host_cookie != COOKIE_UNMAPPED)
771a3dc2
RK		 2071 dma_unmap_sg(mmc_dev(host->mmc), data->sg, data->sg_len,
2072 data->flags & MMC_DATA_WRITE ?
2073 DMA_TO_DEVICE : DMA_FROM_DEVICE);
2074
2075 data->host_cookie = COOKIE_UNMAPPED;
348487cb
HC		 2076}
2077
348487cb
HC		 2078static void sdhci_pre_req(struct mmc_host *mmc, struct mmc_request *mrq,
2079 bool is_first_req)
2080{
2081 struct sdhci_host *host = mmc_priv(mmc);
2082
d31911b9 2083 mrq->data->host_cookie = COOKIE_UNMAPPED;
348487cb
HC		 2084
2085 if (host->flags & SDHCI_REQ_USE_DMA)
94538e51 2086 sdhci_pre_dma_transfer(host, mrq->data, COOKIE_PRE_MAPPED);
348487cb
HC		 2087}
2088
71e69211 2089static void sdhci_card_event(struct mmc_host *mmc)
d129bceb 2090{
71e69211 2091 struct sdhci_host *host = mmc_priv(mmc);
d129bceb 2092 unsigned long flags;
2836766a 2093 int present;
d129bceb 2094
722e1280
CD		 2095 /* First check if client has provided their own card event */
2096 if (host->ops->card_event)
2097 host->ops->card_event(host);
2098
ded97e0b 2099 present = sdhci_get_cd(host->mmc);
2836766a 2100
d129bceb
PO		 2101 spin_lock_irqsave(&host->lock, flags);
2102
66fd8ad5 2103 /* Check host->mrq first in case we are runtime suspended */
2836766a 2104 if (host->mrq && !present) {
a3c76eb9 2105 pr_err("%s: Card removed during transfer!\n",
66fd8ad5 2106 mmc_hostname(host->mmc));
a3c76eb9 2107 pr_err("%s: Resetting controller.\n",
66fd8ad5 2108 mmc_hostname(host->mmc));
d129bceb 2109
03231f9b
RK		 2110 sdhci_do_reset(host, SDHCI_RESET_CMD);
2111 sdhci_do_reset(host, SDHCI_RESET_DATA);
d129bceb 2112
66fd8ad5
AH		 2113 host->mrq->cmd->error = -ENOMEDIUM;
2114 tasklet_schedule(&host->finish_tasklet);
d129bceb
PO		 2115 }
2116
2117 spin_unlock_irqrestore(&host->lock, flags);
71e69211
GL		 2118}
2119
2120static const struct mmc_host_ops sdhci_ops = {
2121 .request = sdhci_request,
348487cb
HC		 2122 .post_req = sdhci_post_req,
2123 .pre_req = sdhci_pre_req,
71e69211 2124 .set_ios = sdhci_set_ios,
94144a46 2125 .get_cd = sdhci_get_cd,
71e69211
GL		 2126 .get_ro = sdhci_get_ro,
2127 .hw_reset = sdhci_hw_reset,
2128 .enable_sdio_irq = sdhci_enable_sdio_irq,
2129 .start_signal_voltage_switch = sdhci_start_signal_voltage_switch,
b5540ce1 2130 .prepare_hs400_tuning = sdhci_prepare_hs400_tuning,
71e69211 2131 .execute_tuning = sdhci_execute_tuning,
cb849648 2132 .select_drive_strength = sdhci_select_drive_strength,
71e69211 2133 .card_event = sdhci_card_event,
20b92a30 2134 .card_busy = sdhci_card_busy,
71e69211
GL		 2135};
2136
2137/*****************************************************************************\
2138 * *
2139 * Tasklets *
2140 * *
2141\*****************************************************************************/
2142
d129bceb
PO		 2143static void sdhci_tasklet_finish(unsigned long param)
2144{
2145 struct sdhci_host *host;
2146 unsigned long flags;
2147 struct mmc_request *mrq;
2148
2149 host = (struct sdhci_host*)param;
2150
66fd8ad5
AH		 2151 spin_lock_irqsave(&host->lock, flags);
2152
0c9c99a7
CB		 2153 /*
2154 * If this tasklet gets rescheduled while running, it will
2155 * be run again afterwards but without any active request.
2156 */
66fd8ad5
AH		 2157 if (!host->mrq) {
2158 spin_unlock_irqrestore(&host->lock, flags);
0c9c99a7 2159 return;
66fd8ad5 2160 }
d129bceb
PO		 2161
2162 del_timer(&host->timer);
2163
2164 mrq = host->mrq;
2165
054cedff
RK		 2166 /*
2167 * Always unmap the data buffers if they were mapped by
2168 * sdhci_prepare_data() whenever we finish with a request.
2169 * This avoids leaking DMA mappings on error.
2170 */
2171 if (host->flags & SDHCI_REQ_USE_DMA) {
2172 struct mmc_data *data = mrq->data;
2173
2174 if (data && data->host_cookie == COOKIE_MAPPED) {
2175 dma_unmap_sg(mmc_dev(host->mmc), data->sg, data->sg_len,
2176 (data->flags & MMC_DATA_READ) ?
2177 DMA_FROM_DEVICE : DMA_TO_DEVICE);
2178 data->host_cookie = COOKIE_UNMAPPED;
2179 }
2180 }
2181
d129bceb
PO		 2182 /*
2183 * The controller needs a reset of internal state machines
2184 * upon error conditions.
2185 */
1e72859e 2186 if (!(host->flags & SDHCI_DEVICE_DEAD) &&
b7b4d342 2187 ((mrq->cmd && mrq->cmd->error) ||
fce9d33f
AG		 2188 (mrq->sbc && mrq->sbc->error) ||
2189 (mrq->data && ((mrq->data->error && !mrq->data->stop) ||
2190 (mrq->data->stop && mrq->data->stop->error))) ||
2191 (host->quirks & SDHCI_QUIRK_RESET_AFTER_REQUEST))) {
645289dc
PO		 2192
2193 /* Some controllers need this kick or reset won't work here */
8213af3b 2194 if (host->quirks & SDHCI_QUIRK_CLOCK_BEFORE_RESET)
645289dc 2195 /* This is to force an update */
1771059c 2196 host->ops->set_clock(host, host->clock);
645289dc
PO		 2197
2198 /* Spec says we should do both at the same time, but Ricoh
2199 controllers do not like that. */
03231f9b
RK		 2200 sdhci_do_reset(host, SDHCI_RESET_CMD);
2201 sdhci_do_reset(host, SDHCI_RESET_DATA);
d129bceb
PO		 2202 }
2203
2204 host->mrq = NULL;
2205 host->cmd = NULL;
2206 host->data = NULL;
2207
061d17a6 2208 sdhci_led_deactivate(host);
d129bceb 2209
5f25a66f 2210 mmiowb();
d129bceb
PO		 2211 spin_unlock_irqrestore(&host->lock, flags);
2212
2213 mmc_request_done(host->mmc, mrq);
2214}
2215
2216static void sdhci_timeout_timer(unsigned long data)
2217{
2218 struct sdhci_host *host;
2219 unsigned long flags;
2220
2221 host = (struct sdhci_host*)data;
2222
2223 spin_lock_irqsave(&host->lock, flags);
2224
2225 if (host->mrq) {
2e4456f0
MV		 2226 pr_err("%s: Timeout waiting for hardware interrupt.\n",
2227 mmc_hostname(host->mmc));
d129bceb
PO		 2228 sdhci_dumpregs(host);
2229
2230 if (host->data) {
17b0429d 2231 host->data->error = -ETIMEDOUT;
d129bceb
PO		 2232 sdhci_finish_data(host);
2233 } else {
2234 if (host->cmd)
17b0429d 2235 host->cmd->error = -ETIMEDOUT;
d129bceb 2236 else
17b0429d 2237 host->mrq->cmd->error = -ETIMEDOUT;
d129bceb
PO		 2238
2239 tasklet_schedule(&host->finish_tasklet);
2240 }
2241 }
2242
5f25a66f 2243 mmiowb();
d129bceb
PO		 2244 spin_unlock_irqrestore(&host->lock, flags);
2245}
2246
2247/*****************************************************************************\
2248 * *
2249 * Interrupt handling *
2250 * *
2251\*****************************************************************************/
2252
61541397 2253static void sdhci_cmd_irq(struct sdhci_host *host, u32 intmask, u32 *mask)
d129bceb
PO		 2254{
2255 BUG_ON(intmask == 0);
2256
2257 if (!host->cmd) {
2e4456f0
MV		 2258 pr_err("%s: Got command interrupt 0x%08x even though no command operation was in progress.\n",
2259 mmc_hostname(host->mmc), (unsigned)intmask);
d129bceb
PO		 2260 sdhci_dumpregs(host);
2261 return;
2262 }
2263
ec014cba
RK		 2264 if (intmask & (SDHCI_INT_TIMEOUT | SDHCI_INT_CRC |
2265 SDHCI_INT_END_BIT | SDHCI_INT_INDEX)) {
2266 if (intmask & SDHCI_INT_TIMEOUT)
2267 host->cmd->error = -ETIMEDOUT;
2268 else
2269 host->cmd->error = -EILSEQ;
43b58b36 2270
71fcbda0
RK		 2271 /*
2272 * If this command initiates a data phase and a response
2273 * CRC error is signalled, the card can start transferring
2274 * data - the card may have received the command without
2275 * error. We must not terminate the mmc_request early.
2276 *
2277 * If the card did not receive the command or returned an
2278 * error which prevented it sending data, the data phase
2279 * will time out.
2280 */
2281 if (host->cmd->data &&
2282 (intmask & (SDHCI_INT_CRC | SDHCI_INT_TIMEOUT)) ==
2283 SDHCI_INT_CRC) {
2284 host->cmd = NULL;
2285 return;
2286 }
2287
d129bceb 2288 tasklet_schedule(&host->finish_tasklet);
e809517f
PO		 2289 return;
2290 }
2291
2292 /*
2293 * The host can send and interrupt when the busy state has
2294 * ended, allowing us to wait without wasting CPU cycles.
2295 * Unfortunately this is overloaded on the "data complete"
2296 * interrupt, so we need to take some care when handling
2297 * it.
2298 *
2299 * Note: The 1.0 specification is a bit ambiguous about this
2300 * feature so there might be some problems with older
2301 * controllers.
2302 */
2303 if (host->cmd->flags & MMC_RSP_BUSY) {
2304 if (host->cmd->data)
2e4456f0 2305 DBG("Cannot wait for busy signal when also doing a data transfer");
e99783a4
CM		 2306 else if (!(host->quirks & SDHCI_QUIRK_NO_BUSY_IRQ)
2307 && !host->busy_handle) {
2308 /* Mark that command complete before busy is ended */
2309 host->busy_handle = 1;
e809517f 2310 return;
e99783a4 2311 }
f945405c
BD		 2312
2313 /* The controller does not support the end-of-busy IRQ,
2314 * fall through and take the SDHCI_INT_RESPONSE */
61541397
AH		 2315 } else if ((host->quirks2 & SDHCI_QUIRK2_STOP_WITH_TC) &&
2316 host->cmd->opcode == MMC_STOP_TRANSMISSION && !host->data) {
2317 *mask &= ~SDHCI_INT_DATA_END;
e809517f
PO		 2318 }
2319
2320 if (intmask & SDHCI_INT_RESPONSE)
43b58b36 2321 sdhci_finish_command(host);
d129bceb
PO		 2322}
2323
0957c333 2324#ifdef CONFIG_MMC_DEBUG
08621b18 2325static void sdhci_adma_show_error(struct sdhci_host *host)
6882a8c0
BD		 2326{
2327 const char *name = mmc_hostname(host->mmc);
1c3d5f6d 2328 void *desc = host->adma_table;
6882a8c0
BD		 2329
2330 sdhci_dumpregs(host);
2331
2332 while (true) {
e57a5f61
AH		 2333 struct sdhci_adma2_64_desc *dma_desc = desc;
2334
2335 if (host->flags & SDHCI_USE_64_BIT_DMA)
2336 DBG("%s: %p: DMA 0x%08x%08x, LEN 0x%04x, Attr=0x%02x\n",
2337 name, desc, le32_to_cpu(dma_desc->addr_hi),
2338 le32_to_cpu(dma_desc->addr_lo),
2339 le16_to_cpu(dma_desc->len),
2340 le16_to_cpu(dma_desc->cmd));
2341 else
2342 DBG("%s: %p: DMA 0x%08x, LEN 0x%04x, Attr=0x%02x\n",
2343 name, desc, le32_to_cpu(dma_desc->addr_lo),
2344 le16_to_cpu(dma_desc->len),
2345 le16_to_cpu(dma_desc->cmd));
6882a8c0 2346
76fe379a 2347 desc += host->desc_sz;
6882a8c0 2348
0545230f 2349 if (dma_desc->cmd & cpu_to_le16(ADMA2_END))
6882a8c0
BD		 2350 break;
2351 }
2352}
2353#else
08621b18 2354static void sdhci_adma_show_error(struct sdhci_host *host) { }
6882a8c0
BD		 2355#endif
2356
d129bceb
PO		 2357static void sdhci_data_irq(struct sdhci_host *host, u32 intmask)
2358{
069c9f14 2359 u32 command;
d129bceb
PO		 2360 BUG_ON(intmask == 0);
2361
b513ea25
AN		 2362 /* CMD19 generates _only_ Buffer Read Ready interrupt */
2363 if (intmask & SDHCI_INT_DATA_AVAIL) {
069c9f14
G		 2364 command = SDHCI_GET_CMD(sdhci_readw(host, SDHCI_COMMAND));
2365 if (command == MMC_SEND_TUNING_BLOCK ||
2366 command == MMC_SEND_TUNING_BLOCK_HS200) {
b513ea25
AN		 2367 host->tuning_done = 1;
2368 wake_up(&host->buf_ready_int);
2369 return;
2370 }
2371 }
2372
d129bceb
PO		 2373 if (!host->data) {
2374 /*
e809517f
PO		 2375 * The "data complete" interrupt is also used to
2376 * indicate that a busy state has ended. See comment
2377 * above in sdhci_cmd_irq().
d129bceb 2378 */
e809517f 2379 if (host->cmd && (host->cmd->flags & MMC_RSP_BUSY)) {
c5abd5e8
MC		 2380 if (intmask & SDHCI_INT_DATA_TIMEOUT) {
2381 host->cmd->error = -ETIMEDOUT;
2382 tasklet_schedule(&host->finish_tasklet);
2383 return;
2384 }
e809517f 2385 if (intmask & SDHCI_INT_DATA_END) {
e99783a4
CM		 2386 /*
2387 * Some cards handle busy-end interrupt
2388 * before the command completed, so make
2389 * sure we do things in the proper order.
2390 */
2391 if (host->busy_handle)
2392 sdhci_finish_command(host);
2393 else
2394 host->busy_handle = 1;
e809517f
PO		 2395 return;
2396 }
2397 }
d129bceb 2398
2e4456f0
MV		 2399 pr_err("%s: Got data interrupt 0x%08x even though no data operation was in progress.\n",
2400 mmc_hostname(host->mmc), (unsigned)intmask);
d129bceb
PO		 2401 sdhci_dumpregs(host);
2402
2403 return;
2404 }
2405
2406 if (intmask & SDHCI_INT_DATA_TIMEOUT)
17b0429d 2407 host->data->error = -ETIMEDOUT;
22113efd
AL		 2408 else if (intmask & SDHCI_INT_DATA_END_BIT)
2409 host->data->error = -EILSEQ;
2410 else if ((intmask & SDHCI_INT_DATA_CRC) &&
2411 SDHCI_GET_CMD(sdhci_readw(host, SDHCI_COMMAND))
2412 != MMC_BUS_TEST_R)
17b0429d 2413 host->data->error = -EILSEQ;
6882a8c0 2414 else if (intmask & SDHCI_INT_ADMA_ERROR) {
a3c76eb9 2415 pr_err("%s: ADMA error\n", mmc_hostname(host->mmc));
08621b18 2416 sdhci_adma_show_error(host);
2134a922 2417 host->data->error = -EIO;
a4071fbb
HZ		 2418 if (host->ops->adma_workaround)
2419 host->ops->adma_workaround(host, intmask);
6882a8c0 2420 }
d129bceb 2421
17b0429d 2422 if (host->data->error)
d129bceb
PO		 2423 sdhci_finish_data(host);
2424 else {
a406f5a3 2425 if (intmask & (SDHCI_INT_DATA_AVAIL | SDHCI_INT_SPACE_AVAIL))
d129bceb
PO		 2426 sdhci_transfer_pio(host);
2427
6ba736a1
PO		 2428 /*
2429 * We currently don't do anything fancy with DMA
2430 * boundaries, but as we can't disable the feature
2431 * we need to at least restart the transfer.
f6a03cbf
MV		 2432 *
2433 * According to the spec sdhci_readl(host, SDHCI_DMA_ADDRESS)
2434 * should return a valid address to continue from, but as
2435 * some controllers are faulty, don't trust them.
6ba736a1 2436 */
f6a03cbf
MV		 2437 if (intmask & SDHCI_INT_DMA_END) {
2438 u32 dmastart, dmanow;
2439 dmastart = sg_dma_address(host->data->sg);
2440 dmanow = dmastart + host->data->bytes_xfered;
2441 /*
2442 * Force update to the next DMA block boundary.
2443 */
2444 dmanow = (dmanow &
2445 ~(SDHCI_DEFAULT_BOUNDARY_SIZE - 1)) +
2446 SDHCI_DEFAULT_BOUNDARY_SIZE;
2447 host->data->bytes_xfered = dmanow - dmastart;
2448 DBG("%s: DMA base 0x%08x, transferred 0x%06x bytes,"
2449 " next 0x%08x\n",
2450 mmc_hostname(host->mmc), dmastart,
2451 host->data->bytes_xfered, dmanow);
2452 sdhci_writel(host, dmanow, SDHCI_DMA_ADDRESS);
2453 }
6ba736a1 2454
e538fbe8
PO		 2455 if (intmask & SDHCI_INT_DATA_END) {
2456 if (host->cmd) {
2457 /*
2458 * Data managed to finish before the
2459 * command completed. Make sure we do
2460 * things in the proper order.
2461 */
2462 host->data_early = 1;
2463 } else {
2464 sdhci_finish_data(host);
2465 }
2466 }
d129bceb
PO		 2467 }
2468}
2469
7d12e780 2470static irqreturn_t sdhci_irq(int irq, void *dev_id)
d129bceb 2471{
781e989c 2472 irqreturn_t result = IRQ_NONE;
66fd8ad5 2473 struct sdhci_host *host = dev_id;
41005003 2474 u32 intmask, mask, unexpected = 0;
781e989c 2475 int max_loops = 16;
d129bceb
PO		 2476
2477 spin_lock(&host->lock);
2478
be138554 2479 if (host->runtime_suspended && !sdhci_sdio_irq_enabled(host)) {
66fd8ad5 2480 spin_unlock(&host->lock);
655bca76 2481 return IRQ_NONE;
66fd8ad5
AH		 2482 }
2483
4e4141a5 2484 intmask = sdhci_readl(host, SDHCI_INT_STATUS);
62df67a5 2485 if (!intmask || intmask == 0xffffffff) {
d129bceb
PO		 2486 result = IRQ_NONE;
2487 goto out;
2488 }
2489
41005003
RK		 2490 do {
2491 /* Clear selected interrupts. */
2492 mask = intmask & (SDHCI_INT_CMD_MASK | SDHCI_INT_DATA_MASK |
2493 SDHCI_INT_BUS_POWER);
2494 sdhci_writel(host, mask, SDHCI_INT_STATUS);
d129bceb 2495
41005003
RK		 2496 DBG("*** %s got interrupt: 0x%08x\n",
2497 mmc_hostname(host->mmc), intmask);
d129bceb 2498
41005003
RK		 2499 if (intmask & (SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE)) {
2500 u32 present = sdhci_readl(host, SDHCI_PRESENT_STATE) &
2501 SDHCI_CARD_PRESENT;
d129bceb 2502
41005003
RK		 2503 /*
2504 * There is a observation on i.mx esdhc. INSERT
2505 * bit will be immediately set again when it gets
2506 * cleared, if a card is inserted. We have to mask
2507 * the irq to prevent interrupt storm which will
2508 * freeze the system. And the REMOVE gets the
2509 * same situation.
2510 *
2511 * More testing are needed here to ensure it works
2512 * for other platforms though.
2513 */
b537f94c
RK		 2514 host->ier &= ~(SDHCI_INT_CARD_INSERT |
2515 SDHCI_INT_CARD_REMOVE);
2516 host->ier |= present ? SDHCI_INT_CARD_REMOVE :
2517 SDHCI_INT_CARD_INSERT;
2518 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
2519 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
41005003
RK		 2520
2521 sdhci_writel(host, intmask & (SDHCI_INT_CARD_INSERT |
2522 SDHCI_INT_CARD_REMOVE), SDHCI_INT_STATUS);
3560db8e
RK		 2523
2524 host->thread_isr |= intmask & (SDHCI_INT_CARD_INSERT |
2525 SDHCI_INT_CARD_REMOVE);
2526 result = IRQ_WAKE_THREAD;
41005003 2527 }
d129bceb 2528
41005003 2529 if (intmask & SDHCI_INT_CMD_MASK)
61541397
AH		 2530 sdhci_cmd_irq(host, intmask & SDHCI_INT_CMD_MASK,
2531 &intmask);
964f9ce2 2532
41005003
RK		 2533 if (intmask & SDHCI_INT_DATA_MASK)
2534 sdhci_data_irq(host, intmask & SDHCI_INT_DATA_MASK);
d129bceb 2535
41005003
RK		 2536 if (intmask & SDHCI_INT_BUS_POWER)
2537 pr_err("%s: Card is consuming too much power!\n",
2538 mmc_hostname(host->mmc));
3192a28f 2539
781e989c
RK		 2540 if (intmask & SDHCI_INT_CARD_INT) {
2541 sdhci_enable_sdio_irq_nolock(host, false);
2542 host->thread_isr |= SDHCI_INT_CARD_INT;
2543 result = IRQ_WAKE_THREAD;
2544 }
f75979b7 2545
41005003
RK		 2546 intmask &= ~(SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE |
2547 SDHCI_INT_CMD_MASK | SDHCI_INT_DATA_MASK |
2548 SDHCI_INT_ERROR | SDHCI_INT_BUS_POWER |
2549 SDHCI_INT_CARD_INT);
f75979b7 2550
41005003
RK		 2551 if (intmask) {
2552 unexpected |= intmask;
2553 sdhci_writel(host, intmask, SDHCI_INT_STATUS);
2554 }
d129bceb 2555
781e989c
RK		 2556 if (result == IRQ_NONE)
2557 result = IRQ_HANDLED;
d129bceb 2558
41005003 2559 intmask = sdhci_readl(host, SDHCI_INT_STATUS);
41005003 2560 } while (intmask && --max_loops);
d129bceb
PO		 2561out:
2562 spin_unlock(&host->lock);
2563
6379b237
AS		 2564 if (unexpected) {
2565 pr_err("%s: Unexpected interrupt 0x%08x.\n",
2566 mmc_hostname(host->mmc), unexpected);
2567 sdhci_dumpregs(host);
2568 }
f75979b7 2569
d129bceb
PO		 2570 return result;
2571}
2572
781e989c
RK		 2573static irqreturn_t sdhci_thread_irq(int irq, void *dev_id)
2574{
2575 struct sdhci_host *host = dev_id;
2576 unsigned long flags;
2577 u32 isr;
2578
2579 spin_lock_irqsave(&host->lock, flags);
2580 isr = host->thread_isr;
2581 host->thread_isr = 0;
2582 spin_unlock_irqrestore(&host->lock, flags);
2583
3560db8e
RK		 2584 if (isr & (SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE)) {
2585 sdhci_card_event(host->mmc);
2586 mmc_detect_change(host->mmc, msecs_to_jiffies(200));
2587 }
2588
781e989c
RK		 2589 if (isr & SDHCI_INT_CARD_INT) {
2590 sdio_run_irqs(host->mmc);
2591
2592 spin_lock_irqsave(&host->lock, flags);
2593 if (host->flags & SDHCI_SDIO_IRQ_ENABLED)
2594 sdhci_enable_sdio_irq_nolock(host, true);
2595 spin_unlock_irqrestore(&host->lock, flags);
2596 }
2597
2598 return isr ? IRQ_HANDLED : IRQ_NONE;
2599}
2600
d129bceb
PO		 2601/*****************************************************************************\
2602 * *
2603 * Suspend/resume *
2604 * *
2605\*****************************************************************************/
2606
2607#ifdef CONFIG_PM
84d62605
LD		 2608/*
2609 * To enable wakeup events, the corresponding events have to be enabled in
2610 * the Interrupt Status Enable register too. See 'Table 1-6: Wakeup Signal
2611 * Table' in the SD Host Controller Standard Specification.
2612 * It is useless to restore SDHCI_INT_ENABLE state in
2613 * sdhci_disable_irq_wakeups() since it will be set by
2614 * sdhci_enable_card_detection() or sdhci_init().
2615 */
ad080d79
KL		 2616void sdhci_enable_irq_wakeups(struct sdhci_host *host)
2617{
2618 u8 val;
2619 u8 mask = SDHCI_WAKE_ON_INSERT | SDHCI_WAKE_ON_REMOVE
2620 | SDHCI_WAKE_ON_INT;
84d62605
LD		 2621 u32 irq_val = SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE |
2622 SDHCI_INT_CARD_INT;
ad080d79
KL		 2623
2624 val = sdhci_readb(host, SDHCI_WAKE_UP_CONTROL);
2625 val |= mask ;
2626 /* Avoid fake wake up */
84d62605 2627 if (host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION) {
ad080d79 2628 val &= ~(SDHCI_WAKE_ON_INSERT | SDHCI_WAKE_ON_REMOVE);
84d62605
LD		 2629 irq_val &= ~(SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE);
2630 }
ad080d79 2631 sdhci_writeb(host, val, SDHCI_WAKE_UP_CONTROL);
84d62605 2632 sdhci_writel(host, irq_val, SDHCI_INT_ENABLE);
ad080d79
KL		 2633}
2634EXPORT_SYMBOL_GPL(sdhci_enable_irq_wakeups);
2635
0b10f478 2636static void sdhci_disable_irq_wakeups(struct sdhci_host *host)
ad080d79
KL		 2637{
2638 u8 val;
2639 u8 mask = SDHCI_WAKE_ON_INSERT | SDHCI_WAKE_ON_REMOVE
2640 | SDHCI_WAKE_ON_INT;
2641
2642 val = sdhci_readb(host, SDHCI_WAKE_UP_CONTROL);
2643 val &= ~mask;
2644 sdhci_writeb(host, val, SDHCI_WAKE_UP_CONTROL);
2645}
d129bceb 2646
29495aa0 2647int sdhci_suspend_host(struct sdhci_host *host)
d129bceb 2648{
7260cf5e
AV		 2649 sdhci_disable_card_detection(host);
2650
66c39dfc
AH		 2651 mmc_retune_timer_stop(host->mmc);
2652 mmc_retune_needed(host->mmc);
cf2b5eea 2653
ad080d79 2654 if (!device_may_wakeup(mmc_dev(host->mmc))) {
b537f94c
RK		 2655 host->ier = 0;
2656 sdhci_writel(host, 0, SDHCI_INT_ENABLE);
2657 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE);
ad080d79
KL		 2658 free_irq(host->irq, host);
2659 } else {
2660 sdhci_enable_irq_wakeups(host);
2661 enable_irq_wake(host->irq);
2662 }
4ee14ec6 2663 return 0;
d129bceb
PO		 2664}
2665
b8c86fc5 2666EXPORT_SYMBOL_GPL(sdhci_suspend_host);
d129bceb 2667
b8c86fc5
PO		 2668int sdhci_resume_host(struct sdhci_host *host)
2669{
4ee14ec6 2670 int ret = 0;
d129bceb 2671
a13abc7b 2672 if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
b8c86fc5
PO		 2673 if (host->ops->enable_dma)
2674 host->ops->enable_dma(host);
2675 }
d129bceb 2676
6308d290
AH		 2677 if ((host->mmc->pm_flags & MMC_PM_KEEP_POWER) &&
2678 (host->quirks2 & SDHCI_QUIRK2_HOST_OFF_CARD_ON)) {
2679 /* Card keeps power but host controller does not */
2680 sdhci_init(host, 0);
2681 host->pwr = 0;
2682 host->clock = 0;
ded97e0b 2683 sdhci_set_ios(host->mmc, &host->mmc->ios);
6308d290
AH		 2684 } else {
2685 sdhci_init(host, (host->mmc->pm_flags & MMC_PM_KEEP_POWER));
2686 mmiowb();
2687 }
b8c86fc5 2688
14a7b416
HC		 2689 if (!device_may_wakeup(mmc_dev(host->mmc))) {
2690 ret = request_threaded_irq(host->irq, sdhci_irq,
2691 sdhci_thread_irq, IRQF_SHARED,
2692 mmc_hostname(host->mmc), host);
2693 if (ret)
2694 return ret;
2695 } else {
2696 sdhci_disable_irq_wakeups(host);
2697 disable_irq_wake(host->irq);
2698 }
2699
7260cf5e
AV		 2700 sdhci_enable_card_detection(host);
2701
2f4cbb3d 2702 return ret;
d129bceb
PO		 2703}
2704
b8c86fc5 2705EXPORT_SYMBOL_GPL(sdhci_resume_host);
66fd8ad5 2706
66fd8ad5
AH		 2707int sdhci_runtime_suspend_host(struct sdhci_host *host)
2708{
2709 unsigned long flags;
66fd8ad5 2710
66c39dfc
AH		 2711 mmc_retune_timer_stop(host->mmc);
2712 mmc_retune_needed(host->mmc);
66fd8ad5
AH		 2713
2714 spin_lock_irqsave(&host->lock, flags);
b537f94c
RK		 2715 host->ier &= SDHCI_INT_CARD_INT;
2716 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
2717 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
66fd8ad5
AH		 2718 spin_unlock_irqrestore(&host->lock, flags);
2719
781e989c 2720 synchronize_hardirq(host->irq);
66fd8ad5
AH		 2721
2722 spin_lock_irqsave(&host->lock, flags);
2723 host->runtime_suspended = true;
2724 spin_unlock_irqrestore(&host->lock, flags);
2725
8a125bad 2726 return 0;
66fd8ad5
AH		 2727}
2728EXPORT_SYMBOL_GPL(sdhci_runtime_suspend_host);
2729
2730int sdhci_runtime_resume_host(struct sdhci_host *host)
2731{
2732 unsigned long flags;
8a125bad 2733 int host_flags = host->flags;
66fd8ad5
AH		 2734
2735 if (host_flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
2736 if (host->ops->enable_dma)
2737 host->ops->enable_dma(host);
2738 }
2739
2740 sdhci_init(host, 0);
2741
2742 /* Force clock and power re-program */
2743 host->pwr = 0;
2744 host->clock = 0;
ded97e0b
DA		 2745 sdhci_start_signal_voltage_switch(host->mmc, &host->mmc->ios);
2746 sdhci_set_ios(host->mmc, &host->mmc->ios);
66fd8ad5 2747
52983382
KL		 2748 if ((host_flags & SDHCI_PV_ENABLED) &&
2749 !(host->quirks2 & SDHCI_QUIRK2_PRESET_VALUE_BROKEN)) {
2750 spin_lock_irqsave(&host->lock, flags);
2751 sdhci_enable_preset_value(host, true);
2752 spin_unlock_irqrestore(&host->lock, flags);
2753 }
66fd8ad5 2754
66fd8ad5
AH		 2755 spin_lock_irqsave(&host->lock, flags);
2756
2757 host->runtime_suspended = false;
2758
2759 /* Enable SDIO IRQ */
ef104333 2760 if (host->flags & SDHCI_SDIO_IRQ_ENABLED)
66fd8ad5
AH		 2761 sdhci_enable_sdio_irq_nolock(host, true);
2762
2763 /* Enable Card Detection */
2764 sdhci_enable_card_detection(host);
2765
2766 spin_unlock_irqrestore(&host->lock, flags);
2767
8a125bad 2768 return 0;
66fd8ad5
AH		 2769}
2770EXPORT_SYMBOL_GPL(sdhci_runtime_resume_host);
2771
162d6f98 2772#endif /* CONFIG_PM */
66fd8ad5 2773
d129bceb
PO		 2774/*****************************************************************************\
2775 * *
b8c86fc5 2776 * Device allocation/registration *
d129bceb
PO		 2777 * *
2778\*****************************************************************************/
2779
b8c86fc5
PO		 2780struct sdhci_host *sdhci_alloc_host(struct device *dev,
2781 size_t priv_size)
d129bceb 2782{
d129bceb
PO		 2783 struct mmc_host *mmc;
2784 struct sdhci_host *host;
2785
b8c86fc5 2786 WARN_ON(dev == NULL);
d129bceb 2787
b8c86fc5 2788 mmc = mmc_alloc_host(sizeof(struct sdhci_host) + priv_size, dev);
d129bceb 2789 if (!mmc)
b8c86fc5 2790 return ERR_PTR(-ENOMEM);
d129bceb
PO		 2791
2792 host = mmc_priv(mmc);
2793 host->mmc = mmc;
bf60e592
AH		 2794 host->mmc_host_ops = sdhci_ops;
2795 mmc->ops = &host->mmc_host_ops;
d129bceb 2796
b8c86fc5
PO		 2797 return host;
2798}
8a4da143 2799
b8c86fc5 2800EXPORT_SYMBOL_GPL(sdhci_alloc_host);
d129bceb 2801
7b91369b
AC		 2802static int sdhci_set_dma_mask(struct sdhci_host *host)
2803{
2804 struct mmc_host *mmc = host->mmc;
2805 struct device *dev = mmc_dev(mmc);
2806 int ret = -EINVAL;
2807
2808 if (host->quirks2 & SDHCI_QUIRK2_BROKEN_64_BIT_DMA)
2809 host->flags &= ~SDHCI_USE_64_BIT_DMA;
2810
2811 /* Try 64-bit mask if hardware is capable of it */
2812 if (host->flags & SDHCI_USE_64_BIT_DMA) {
2813 ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(64));
2814 if (ret) {
2815 pr_warn("%s: Failed to set 64-bit DMA mask.\n",
2816 mmc_hostname(mmc));
2817 host->flags &= ~SDHCI_USE_64_BIT_DMA;
2818 }
2819 }
2820
2821 /* 32-bit mask as default & fallback */
2822 if (ret) {
2823 ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));
2824 if (ret)
2825 pr_warn("%s: Failed to set 32-bit DMA mask.\n",
2826 mmc_hostname(mmc));
2827 }
2828
2829 return ret;
2830}
2831
b8c86fc5
PO		 2832int sdhci_add_host(struct sdhci_host *host)
2833{
2834 struct mmc_host *mmc;
bd6a8c30 2835 u32 caps[2] = {0, 0};
f2119df6
AN		 2836 u32 max_current_caps;
2837 unsigned int ocr_avail;
f5fa92e5 2838 unsigned int override_timeout_clk;
59241757 2839 u32 max_clk;
b8c86fc5 2840 int ret;
d129bceb 2841
b8c86fc5
PO		 2842 WARN_ON(host == NULL);
2843 if (host == NULL)
2844 return -EINVAL;
d129bceb 2845
b8c86fc5 2846 mmc = host->mmc;
d129bceb 2847
b8c86fc5
PO		 2848 if (debug_quirks)
2849 host->quirks = debug_quirks;
66fd8ad5
AH		 2850 if (debug_quirks2)
2851 host->quirks2 = debug_quirks2;
d129bceb 2852
f5fa92e5
AH		 2853 override_timeout_clk = host->timeout_clk;
2854
03231f9b 2855 sdhci_do_reset(host, SDHCI_RESET_ALL);
d96649ed 2856
4e4141a5 2857 host->version = sdhci_readw(host, SDHCI_HOST_VERSION);
2134a922
PO		 2858 host->version = (host->version & SDHCI_SPEC_VER_MASK)
2859 >> SDHCI_SPEC_VER_SHIFT;
85105c53 2860 if (host->version > SDHCI_SPEC_300) {
2e4456f0
MV		 2861 pr_err("%s: Unknown controller version (%d). You may experience problems.\n",
2862 mmc_hostname(mmc), host->version);
4a965505
PO		 2863 }
2864
f2119df6 2865 caps[0] = (host->quirks & SDHCI_QUIRK_MISSING_CAPS) ? host->caps :
ccc92c23 2866 sdhci_readl(host, SDHCI_CAPABILITIES);
d129bceb 2867
bd6a8c30
PR		 2868 if (host->version >= SDHCI_SPEC_300)
2869 caps[1] = (host->quirks & SDHCI_QUIRK_MISSING_CAPS) ?
2870 host->caps1 :
2871 sdhci_readl(host, SDHCI_CAPABILITIES_1);
f2119df6 2872
b8c86fc5 2873 if (host->quirks & SDHCI_QUIRK_FORCE_DMA)
a13abc7b 2874 host->flags |= SDHCI_USE_SDMA;
f2119df6 2875 else if (!(caps[0] & SDHCI_CAN_DO_SDMA))
a13abc7b 2876 DBG("Controller doesn't have SDMA capability\n");
67435274 2877 else
a13abc7b 2878 host->flags |= SDHCI_USE_SDMA;
d129bceb 2879
b8c86fc5 2880 if ((host->quirks & SDHCI_QUIRK_BROKEN_DMA) &&
a13abc7b 2881 (host->flags & SDHCI_USE_SDMA)) {
cee687ce 2882 DBG("Disabling DMA as it is marked broken\n");
a13abc7b 2883 host->flags &= ~SDHCI_USE_SDMA;
7c168e3d
FT		 2884 }
2885
f2119df6
AN		 2886 if ((host->version >= SDHCI_SPEC_200) &&
2887 (caps[0] & SDHCI_CAN_DO_ADMA2))
a13abc7b 2888 host->flags |= SDHCI_USE_ADMA;
2134a922
PO		 2889
2890 if ((host->quirks & SDHCI_QUIRK_BROKEN_ADMA) &&
2891 (host->flags & SDHCI_USE_ADMA)) {
2892 DBG("Disabling ADMA as it is marked broken\n");
2893 host->flags &= ~SDHCI_USE_ADMA;
2894 }
2895
e57a5f61
AH		 2896 /*
2897 * It is assumed that a 64-bit capable device has set a 64-bit DMA mask
2898 * and *must* do 64-bit DMA. A driver has the opportunity to change
2899 * that during the first call to ->enable_dma(). Similarly
2900 * SDHCI_QUIRK2_BROKEN_64_BIT_DMA must be left to the drivers to
2901 * implement.
2902 */
5eaa7476 2903 if (caps[0] & SDHCI_CAN_64BIT)
e57a5f61
AH		 2904 host->flags |= SDHCI_USE_64_BIT_DMA;
2905
a13abc7b 2906 if (host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA)) {
7b91369b
AC		 2907 ret = sdhci_set_dma_mask(host);
2908
2909 if (!ret && host->ops->enable_dma)
2910 ret = host->ops->enable_dma(host);
2911
2912 if (ret) {
2913 pr_warn("%s: No suitable DMA available - falling back to PIO\n",
2914 mmc_hostname(mmc));
2915 host->flags &= ~(SDHCI_USE_SDMA | SDHCI_USE_ADMA);
2916
2917 ret = 0;
d129bceb
PO		 2918 }
2919 }
2920
e57a5f61
AH		 2921 /* SDMA does not support 64-bit DMA */
2922 if (host->flags & SDHCI_USE_64_BIT_DMA)
2923 host->flags &= ~SDHCI_USE_SDMA;
2924
2134a922 2925 if (host->flags & SDHCI_USE_ADMA) {
e66e61cb
RK		 2926 dma_addr_t dma;
2927 void *buf;
2928
2134a922 2929 /*
76fe379a
AH		 2930 * The DMA descriptor table size is calculated as the maximum
2931 * number of segments times 2, to allow for an alignment
2932 * descriptor for each segment, plus 1 for a nop end descriptor,
2933 * all multipled by the descriptor size.
2134a922 2934 */
e57a5f61
AH		 2935 if (host->flags & SDHCI_USE_64_BIT_DMA) {
2936 host->adma_table_sz = (SDHCI_MAX_SEGS * 2 + 1) *
2937 SDHCI_ADMA2_64_DESC_SZ;
e57a5f61 2938 host->desc_sz = SDHCI_ADMA2_64_DESC_SZ;
e57a5f61
AH		 2939 } else {
2940 host->adma_table_sz = (SDHCI_MAX_SEGS * 2 + 1) *
2941 SDHCI_ADMA2_32_DESC_SZ;
e57a5f61 2942 host->desc_sz = SDHCI_ADMA2_32_DESC_SZ;
e57a5f61 2943 }
e66e61cb 2944
04a5ae6f 2945 host->align_buffer_sz = SDHCI_MAX_SEGS * SDHCI_ADMA2_ALIGN;
e66e61cb
RK		 2946 buf = dma_alloc_coherent(mmc_dev(mmc), host->align_buffer_sz +
2947 host->adma_table_sz, &dma, GFP_KERNEL);
2948 if (!buf) {
6606110d 2949 pr_warn("%s: Unable to allocate ADMA buffers - falling back to standard DMA\n",
2134a922
PO		 2950 mmc_hostname(mmc));
2951 host->flags &= ~SDHCI_USE_ADMA;
e66e61cb
RK		 2952 } else if ((dma + host->align_buffer_sz) &
2953 (SDHCI_ADMA2_DESC_ALIGN - 1)) {
6606110d
JP		 2954 pr_warn("%s: unable to allocate aligned ADMA descriptor\n",
2955 mmc_hostname(mmc));
d1e49f77 2956 host->flags &= ~SDHCI_USE_ADMA;
e66e61cb
RK		 2957 dma_free_coherent(mmc_dev(mmc), host->align_buffer_sz +
2958 host->adma_table_sz, buf, dma);
2959 } else {
2960 host->align_buffer = buf;
2961 host->align_addr = dma;
edd63fcc 2962
e66e61cb
RK		 2963 host->adma_table = buf + host->align_buffer_sz;
2964 host->adma_addr = dma + host->align_buffer_sz;
2965 }
2134a922
PO		 2966 }
2967
7659150c
PO		 2968 /*
2969 * If we use DMA, then it's up to the caller to set the DMA
2970 * mask, but PIO does not need the hw shim so we set a new
2971 * mask here in that case.
2972 */
a13abc7b 2973 if (!(host->flags & (SDHCI_USE_SDMA | SDHCI_USE_ADMA))) {
7659150c 2974 host->dma_mask = DMA_BIT_MASK(64);
4e743f1f 2975 mmc_dev(mmc)->dma_mask = &host->dma_mask;
7659150c 2976 }
d129bceb 2977
c4687d5f 2978 if (host->version >= SDHCI_SPEC_300)
f2119df6 2979 host->max_clk = (caps[0] & SDHCI_CLOCK_V3_BASE_MASK)
c4687d5f
ZG		 2980 >> SDHCI_CLOCK_BASE_SHIFT;
2981 else
f2119df6 2982 host->max_clk = (caps[0] & SDHCI_CLOCK_BASE_MASK)
c4687d5f
ZG		 2983 >> SDHCI_CLOCK_BASE_SHIFT;
2984
4240ff0a 2985 host->max_clk *= 1000000;
f27f47ef
AV		 2986 if (host->max_clk == 0 || host->quirks &
2987 SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN) {
4240ff0a 2988 if (!host->ops->get_max_clock) {
2e4456f0
MV		 2989 pr_err("%s: Hardware doesn't specify base clock frequency.\n",
2990 mmc_hostname(mmc));
eb5c20de
AH		 2991 ret = -ENODEV;
2992 goto undma;
4240ff0a
BD		 2993 }
2994 host->max_clk = host->ops->get_max_clock(host);
8ef1a143 2995 }
d129bceb 2996
c3ed3877
AN		 2997 /*
2998 * In case of Host Controller v3.00, find out whether clock
2999 * multiplier is supported.
3000 */
3001 host->clk_mul = (caps[1] & SDHCI_CLOCK_MUL_MASK) >>
3002 SDHCI_CLOCK_MUL_SHIFT;
3003
3004 /*
3005 * In case the value in Clock Multiplier is 0, then programmable
3006 * clock mode is not supported, otherwise the actual clock
3007 * multiplier is one more than the value of Clock Multiplier
3008 * in the Capabilities Register.
3009 */
3010 if (host->clk_mul)
3011 host->clk_mul += 1;
3012
d129bceb
PO		 3013 /*
3014 * Set host parameters.
3015 */
59241757
DA		 3016 max_clk = host->max_clk;
3017
ce5f036b 3018 if (host->ops->get_min_clock)
a9e58f25 3019 mmc->f_min = host->ops->get_min_clock(host);
c3ed3877
AN		 3020 else if (host->version >= SDHCI_SPEC_300) {
3021 if (host->clk_mul) {
3022 mmc->f_min = (host->max_clk * host->clk_mul) / 1024;
59241757 3023 max_clk = host->max_clk * host->clk_mul;
c3ed3877
AN		 3024 } else
3025 mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_300;
3026 } else
0397526d 3027 mmc->f_min = host->max_clk / SDHCI_MAX_DIV_SPEC_200;
15ec4461 3028
d310ae49 3029 if (!mmc->f_max || mmc->f_max > max_clk)
59241757
DA		 3030 mmc->f_max = max_clk;
3031
28aab053
AD		 3032 if (!(host->quirks & SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK)) {
3033 host->timeout_clk = (caps[0] & SDHCI_TIMEOUT_CLK_MASK) >>
3034 SDHCI_TIMEOUT_CLK_SHIFT;
3035 if (host->timeout_clk == 0) {
3036 if (host->ops->get_timeout_clock) {
3037 host->timeout_clk =
3038 host->ops->get_timeout_clock(host);
3039 } else {
3040 pr_err("%s: Hardware doesn't specify timeout clock frequency.\n",
3041 mmc_hostname(mmc));
eb5c20de
AH		 3042 ret = -ENODEV;
3043 goto undma;
28aab053 3044 }
272308ca 3045 }
272308ca 3046
28aab053
AD		 3047 if (caps[0] & SDHCI_TIMEOUT_CLK_UNIT)
3048 host->timeout_clk *= 1000;
272308ca 3049
99513624
AH		 3050 if (override_timeout_clk)
3051 host->timeout_clk = override_timeout_clk;
3052
28aab053 3053 mmc->max_busy_timeout = host->ops->get_max_timeout_count ?
a6ff5aeb 3054 host->ops->get_max_timeout_count(host) : 1 << 27;
28aab053
AD		 3055 mmc->max_busy_timeout /= host->timeout_clk;
3056 }
58d1246d 3057
e89d456f 3058 mmc->caps |= MMC_CAP_SDIO_IRQ | MMC_CAP_ERASE | MMC_CAP_CMD23;
781e989c 3059 mmc->caps2 |= MMC_CAP2_SDIO_IRQ_NOTHREAD;
e89d456f
AW		 3060
3061 if (host->quirks & SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12)
3062 host->flags |= SDHCI_AUTO_CMD12;
5fe23c7f 3063
8edf6371 3064 /* Auto-CMD23 stuff only works in ADMA or PIO. */
4f3d3e9b 3065 if ((host->version >= SDHCI_SPEC_300) &&
8edf6371 3066 ((host->flags & SDHCI_USE_ADMA) ||
3bfa6f03
SB		 3067 !(host->flags & SDHCI_USE_SDMA)) &&
3068 !(host->quirks2 & SDHCI_QUIRK2_ACMD23_BROKEN)) {
8edf6371
AW		 3069 host->flags |= SDHCI_AUTO_CMD23;
3070 DBG("%s: Auto-CMD23 available\n", mmc_hostname(mmc));
3071 } else {
3072 DBG("%s: Auto-CMD23 unavailable\n", mmc_hostname(mmc));
3073 }
3074
15ec4461
PR		 3075 /*
3076 * A controller may support 8-bit width, but the board itself
3077 * might not have the pins brought out. Boards that support
3078 * 8-bit width must set "mmc->caps |= MMC_CAP_8_BIT_DATA;" in
3079 * their platform code before calling sdhci_add_host(), and we
3080 * won't assume 8-bit width for hosts without that CAP.
3081 */
5fe23c7f 3082 if (!(host->quirks & SDHCI_QUIRK_FORCE_1_BIT_DATA))
15ec4461 3083 mmc->caps |= MMC_CAP_4_BIT_DATA;
d129bceb 3084
63ef5d8c
JH		 3085 if (host->quirks2 & SDHCI_QUIRK2_HOST_NO_CMD23)
3086 mmc->caps &= ~MMC_CAP_CMD23;
3087
f2119df6 3088 if (caps[0] & SDHCI_CAN_DO_HISPD)
a29e7e18 3089 mmc->caps |= MMC_CAP_SD_HIGHSPEED | MMC_CAP_MMC_HIGHSPEED;
cd9277c0 3090
176d1ed4 3091 if ((host->quirks & SDHCI_QUIRK_BROKEN_CARD_DETECTION) &&
c31d22eb 3092 !(mmc->caps & MMC_CAP_NONREMOVABLE) &&
287980e4 3093 mmc_gpio_get_cd(host->mmc) < 0)
68d1fb7e
AV		 3094 mmc->caps |= MMC_CAP_NEEDS_POLL;
3095
3a48edc4 3096 /* If there are external regulators, get them */
eb5c20de
AH		 3097 ret = mmc_regulator_get_supply(mmc);
3098 if (ret == -EPROBE_DEFER)
3099 goto undma;
3a48edc4 3100
6231f3de 3101 /* If vqmmc regulator and no 1.8V signalling, then there's no UHS */
3a48edc4
TK		 3102 if (!IS_ERR(mmc->supply.vqmmc)) {
3103 ret = regulator_enable(mmc->supply.vqmmc);
3104 if (!regulator_is_supported_voltage(mmc->supply.vqmmc, 1700000,
3105 1950000))
8363c374
KL		 3106 caps[1] &= ~(SDHCI_SUPPORT_SDR104 |
3107 SDHCI_SUPPORT_SDR50 |
3108 SDHCI_SUPPORT_DDR50);
a3361aba
CB		 3109 if (ret) {
3110 pr_warn("%s: Failed to enable vqmmc regulator: %d\n",
3111 mmc_hostname(mmc), ret);
4bb74313 3112 mmc->supply.vqmmc = ERR_PTR(-EINVAL);
a3361aba 3113 }
8363c374 3114 }
6231f3de 3115
6a66180a
DD		 3116 if (host->quirks2 & SDHCI_QUIRK2_NO_1_8_V)
3117 caps[1] &= ~(SDHCI_SUPPORT_SDR104 | SDHCI_SUPPORT_SDR50 |
3118 SDHCI_SUPPORT_DDR50);
3119
4188bba0
AC		 3120 /* Any UHS-I mode in caps implies SDR12 and SDR25 support. */
3121 if (caps[1] & (SDHCI_SUPPORT_SDR104 | SDHCI_SUPPORT_SDR50 |
3122 SDHCI_SUPPORT_DDR50))
f2119df6
AN		 3123 mmc->caps |= MMC_CAP_UHS_SDR12 | MMC_CAP_UHS_SDR25;
3124
3125 /* SDR104 supports also implies SDR50 support */
156e14b1 3126 if (caps[1] & SDHCI_SUPPORT_SDR104) {
f2119df6 3127 mmc->caps |= MMC_CAP_UHS_SDR104 | MMC_CAP_UHS_SDR50;
156e14b1
GC		 3128 /* SD3.0: SDR104 is supported so (for eMMC) the caps2
3129 * field can be promoted to support HS200.
3130 */
549c0b18 3131 if (!(host->quirks2 & SDHCI_QUIRK2_BROKEN_HS200))
13868bf2 3132 mmc->caps2 |= MMC_CAP2_HS200;
156e14b1 3133 } else if (caps[1] & SDHCI_SUPPORT_SDR50)
f2119df6
AN		 3134 mmc->caps |= MMC_CAP_UHS_SDR50;
3135
e9fb05d5
AH		 3136 if (host->quirks2 & SDHCI_QUIRK2_CAPS_BIT63_FOR_HS400 &&
3137 (caps[1] & SDHCI_SUPPORT_HS400))
3138 mmc->caps2 |= MMC_CAP2_HS400;
3139
549c0b18
AH		 3140 if ((mmc->caps2 & MMC_CAP2_HSX00_1_2V) &&
3141 (IS_ERR(mmc->supply.vqmmc) ||
3142 !regulator_is_supported_voltage(mmc->supply.vqmmc, 1100000,
3143 1300000)))
3144 mmc->caps2 &= ~MMC_CAP2_HSX00_1_2V;
3145
9107ebbf
MC		 3146 if ((caps[1] & SDHCI_SUPPORT_DDR50) &&
3147 !(host->quirks2 & SDHCI_QUIRK2_BROKEN_DDR50))
f2119df6
AN		 3148 mmc->caps |= MMC_CAP_UHS_DDR50;
3149
069c9f14 3150 /* Does the host need tuning for SDR50? */
b513ea25
AN		 3151 if (caps[1] & SDHCI_USE_SDR50_TUNING)
3152 host->flags |= SDHCI_SDR50_NEEDS_TUNING;
3153
d6d50a15
AN		 3154 /* Driver Type(s) (A, C, D) supported by the host */
3155 if (caps[1] & SDHCI_DRIVER_TYPE_A)
3156 mmc->caps |= MMC_CAP_DRIVER_TYPE_A;
3157 if (caps[1] & SDHCI_DRIVER_TYPE_C)
3158 mmc->caps |= MMC_CAP_DRIVER_TYPE_C;
3159 if (caps[1] & SDHCI_DRIVER_TYPE_D)
3160 mmc->caps |= MMC_CAP_DRIVER_TYPE_D;
3161
cf2b5eea
AN		 3162 /* Initial value for re-tuning timer count */
3163 host->tuning_count = (caps[1] & SDHCI_RETUNING_TIMER_COUNT_MASK) >>
3164 SDHCI_RETUNING_TIMER_COUNT_SHIFT;
3165
3166 /*
3167 * In case Re-tuning Timer is not disabled, the actual value of
3168 * re-tuning timer will be 2 ^ (n - 1).
3169 */
3170 if (host->tuning_count)
3171 host->tuning_count = 1 << (host->tuning_count - 1);
3172
3173 /* Re-tuning mode supported by the Host Controller */
3174 host->tuning_mode = (caps[1] & SDHCI_RETUNING_MODE_MASK) >>
3175 SDHCI_RETUNING_MODE_SHIFT;
3176
8f230f45 3177 ocr_avail = 0;
bad37e1a 3178
f2119df6
AN		 3179 /*
3180 * According to SD Host Controller spec v3.00, if the Host System
3181 * can afford more than 150mA, Host Driver should set XPC to 1. Also
3182 * the value is meaningful only if Voltage Support in the Capabilities
3183 * register is set. The actual current value is 4 times the register
3184 * value.
3185 */
3186 max_current_caps = sdhci_readl(host, SDHCI_MAX_CURRENT);
3a48edc4 3187 if (!max_current_caps && !IS_ERR(mmc->supply.vmmc)) {
ae906037 3188 int curr = regulator_get_current_limit(mmc->supply.vmmc);
bad37e1a
PR		 3189 if (curr > 0) {
3190
3191 /* convert to SDHCI_MAX_CURRENT format */
3192 curr = curr/1000; /* convert to mA */
3193 curr = curr/SDHCI_MAX_CURRENT_MULTIPLIER;
3194
3195 curr = min_t(u32, curr, SDHCI_MAX_CURRENT_LIMIT);
3196 max_current_caps =
3197 (curr << SDHCI_MAX_CURRENT_330_SHIFT) |
3198 (curr << SDHCI_MAX_CURRENT_300_SHIFT) |
3199 (curr << SDHCI_MAX_CURRENT_180_SHIFT);
3200 }
3201 }
f2119df6
AN		 3202
3203 if (caps[0] & SDHCI_CAN_VDD_330) {
8f230f45 3204 ocr_avail |= MMC_VDD_32_33 | MMC_VDD_33_34;
f2119df6 3205
55c4665e 3206 mmc->max_current_330 = ((max_current_caps &
f2119df6
AN		 3207 SDHCI_MAX_CURRENT_330_MASK) >>
3208 SDHCI_MAX_CURRENT_330_SHIFT) *
3209 SDHCI_MAX_CURRENT_MULTIPLIER;
f2119df6
AN		 3210 }
3211 if (caps[0] & SDHCI_CAN_VDD_300) {
8f230f45 3212 ocr_avail |= MMC_VDD_29_30 | MMC_VDD_30_31;
f2119df6 3213
55c4665e 3214 mmc->max_current_300 = ((max_current_caps &
f2119df6
AN		 3215 SDHCI_MAX_CURRENT_300_MASK) >>
3216 SDHCI_MAX_CURRENT_300_SHIFT) *
3217 SDHCI_MAX_CURRENT_MULTIPLIER;
f2119df6
AN		 3218 }
3219 if (caps[0] & SDHCI_CAN_VDD_180) {
8f230f45
TI		 3220 ocr_avail |= MMC_VDD_165_195;
3221
55c4665e 3222 mmc->max_current_180 = ((max_current_caps &
f2119df6
AN		 3223 SDHCI_MAX_CURRENT_180_MASK) >>
3224 SDHCI_MAX_CURRENT_180_SHIFT) *
3225 SDHCI_MAX_CURRENT_MULTIPLIER;
f2119df6
AN		 3226 }
3227
5fd26c7e
UH		 3228 /* If OCR set by host, use it instead. */
3229 if (host->ocr_mask)
3230 ocr_avail = host->ocr_mask;
3231
3232 /* If OCR set by external regulators, give it highest prio. */
3a48edc4 3233 if (mmc->ocr_avail)
52221610 3234 ocr_avail = mmc->ocr_avail;
3a48edc4 3235
8f230f45
TI		 3236 mmc->ocr_avail = ocr_avail;
3237 mmc->ocr_avail_sdio = ocr_avail;
3238 if (host->ocr_avail_sdio)
3239 mmc->ocr_avail_sdio &= host->ocr_avail_sdio;
3240 mmc->ocr_avail_sd = ocr_avail;
3241 if (host->ocr_avail_sd)
3242 mmc->ocr_avail_sd &= host->ocr_avail_sd;
3243 else /* normal SD controllers don't support 1.8V */
3244 mmc->ocr_avail_sd &= ~MMC_VDD_165_195;
3245 mmc->ocr_avail_mmc = ocr_avail;
3246 if (host->ocr_avail_mmc)
3247 mmc->ocr_avail_mmc &= host->ocr_avail_mmc;
146ad66e
PO		 3248
3249 if (mmc->ocr_avail == 0) {
2e4456f0
MV		 3250 pr_err("%s: Hardware doesn't report any support voltages.\n",
3251 mmc_hostname(mmc));
eb5c20de
AH		 3252 ret = -ENODEV;
3253 goto unreg;
146ad66e
PO		 3254 }
3255
d129bceb
PO		 3256 spin_lock_init(&host->lock);
3257
3258 /*
2134a922
PO		 3259 * Maximum number of segments. Depends on if the hardware
3260 * can do scatter/gather or not.
d129bceb 3261 */
2134a922 3262 if (host->flags & SDHCI_USE_ADMA)
4fb213f8 3263 mmc->max_segs = SDHCI_MAX_SEGS;
a13abc7b 3264 else if (host->flags & SDHCI_USE_SDMA)
a36274e0 3265 mmc->max_segs = 1;
2134a922 3266 else /* PIO */
4fb213f8 3267 mmc->max_segs = SDHCI_MAX_SEGS;
d129bceb
PO		 3268
3269 /*
ac00531d
AH		 3270 * Maximum number of sectors in one transfer. Limited by SDMA boundary
3271 * size (512KiB). Note some tuning modes impose a 4MiB limit, but this
3272 * is less anyway.
d129bceb 3273 */
55db890a 3274 mmc->max_req_size = 524288;
d129bceb
PO		 3275
3276 /*
3277 * Maximum segment size. Could be one segment with the maximum number
2134a922
PO		 3278 * of bytes. When doing hardware scatter/gather, each entry cannot
3279 * be larger than 64 KiB though.
d129bceb 3280 */
30652aa3
OJ		 3281 if (host->flags & SDHCI_USE_ADMA) {
3282 if (host->quirks & SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC)
3283 mmc->max_seg_size = 65535;
3284 else
3285 mmc->max_seg_size = 65536;
3286 } else {
2134a922 3287 mmc->max_seg_size = mmc->max_req_size;
30652aa3 3288 }
d129bceb 3289
fe4a3c7a
PO		 3290 /*
3291 * Maximum block size. This varies from controller to controller and
3292 * is specified in the capabilities register.
3293 */
0633f654
AV		 3294 if (host->quirks & SDHCI_QUIRK_FORCE_BLK_SZ_2048) {
3295 mmc->max_blk_size = 2;
3296 } else {
f2119df6 3297 mmc->max_blk_size = (caps[0] & SDHCI_MAX_BLOCK_MASK) >>
0633f654
AV		 3298 SDHCI_MAX_BLOCK_SHIFT;
3299 if (mmc->max_blk_size >= 3) {
6606110d
JP		 3300 pr_warn("%s: Invalid maximum block size, assuming 512 bytes\n",
3301 mmc_hostname(mmc));
0633f654
AV		 3302 mmc->max_blk_size = 0;
3303 }
3304 }
3305
3306 mmc->max_blk_size = 512 << mmc->max_blk_size;
fe4a3c7a 3307
55db890a
PO		 3308 /*
3309 * Maximum block count.
3310 */
1388eefd 3311 mmc->max_blk_count = (host->quirks & SDHCI_QUIRK_NO_MULTIBLOCK) ? 1 : 65535;
55db890a 3312
d129bceb
PO		 3313 /*
3314 * Init tasklets.
3315 */
d129bceb
PO		 3316 tasklet_init(&host->finish_tasklet,
3317 sdhci_tasklet_finish, (unsigned long)host);
3318
e4cad1b5 3319 setup_timer(&host->timer, sdhci_timeout_timer, (unsigned long)host);
d129bceb 3320
250fb7b4 3321 init_waitqueue_head(&host->buf_ready_int);
b513ea25 3322
2af502ca
SG		 3323 sdhci_init(host, 0);
3324
781e989c
RK		 3325 ret = request_threaded_irq(host->irq, sdhci_irq, sdhci_thread_irq,
3326 IRQF_SHARED, mmc_hostname(mmc), host);
0fc81ee3
MB		 3327 if (ret) {
3328 pr_err("%s: Failed to request IRQ %d: %d\n",
3329 mmc_hostname(mmc), host->irq, ret);
8ef1a143 3330 goto untasklet;
0fc81ee3 3331 }
d129bceb 3332
d129bceb
PO		 3333#ifdef CONFIG_MMC_DEBUG
3334 sdhci_dumpregs(host);
3335#endif
3336
061d17a6 3337 ret = sdhci_led_register(host);
0fc81ee3
MB		 3338 if (ret) {
3339 pr_err("%s: Failed to register LED device: %d\n",
3340 mmc_hostname(mmc), ret);
eb5c20de 3341 goto unirq;
0fc81ee3 3342 }
2f730fec 3343
5f25a66f
PO		 3344 mmiowb();
3345
eb5c20de
AH		 3346 ret = mmc_add_host(mmc);
3347 if (ret)
3348 goto unled;
d129bceb 3349
a3c76eb9 3350 pr_info("%s: SDHCI controller on %s [%s] using %s\n",
d1b26863 3351 mmc_hostname(mmc), host->hw_name, dev_name(mmc_dev(mmc)),
e57a5f61
AH		 3352 (host->flags & SDHCI_USE_ADMA) ?
3353 (host->flags & SDHCI_USE_64_BIT_DMA) ? "ADMA 64-bit" : "ADMA" :
a13abc7b 3354 (host->flags & SDHCI_USE_SDMA) ? "DMA" : "PIO");
d129bceb 3355
7260cf5e
AV		 3356 sdhci_enable_card_detection(host);
3357
d129bceb
PO		 3358 return 0;
3359
eb5c20de 3360unled:
061d17a6 3361 sdhci_led_unregister(host);
eb5c20de 3362unirq:
03231f9b 3363 sdhci_do_reset(host, SDHCI_RESET_ALL);
b537f94c
RK		 3364 sdhci_writel(host, 0, SDHCI_INT_ENABLE);
3365 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE);
2f730fec 3366 free_irq(host->irq, host);
8ef1a143 3367untasklet:
d129bceb 3368 tasklet_kill(&host->finish_tasklet);
eb5c20de
AH		 3369unreg:
3370 if (!IS_ERR(mmc->supply.vqmmc))
3371 regulator_disable(mmc->supply.vqmmc);
3372undma:
3373 if (host->align_buffer)
3374 dma_free_coherent(mmc_dev(mmc), host->align_buffer_sz +
3375 host->adma_table_sz, host->align_buffer,
3376 host->align_addr);
3377 host->adma_table = NULL;
3378 host->align_buffer = NULL;
d129bceb
PO		 3379
3380 return ret;
3381}
3382
b8c86fc5 3383EXPORT_SYMBOL_GPL(sdhci_add_host);
d129bceb 3384
1e72859e 3385void sdhci_remove_host(struct sdhci_host *host, int dead)
b8c86fc5 3386{
3a48edc4 3387 struct mmc_host *mmc = host->mmc;
1e72859e
PO		 3388 unsigned long flags;
3389
3390 if (dead) {
3391 spin_lock_irqsave(&host->lock, flags);
3392
3393 host->flags |= SDHCI_DEVICE_DEAD;
3394
3395 if (host->mrq) {
a3c76eb9 3396 pr_err("%s: Controller removed during "
4e743f1f 3397 " transfer!\n", mmc_hostname(mmc));
1e72859e
PO		 3398
3399 host->mrq->cmd->error = -ENOMEDIUM;
3400 tasklet_schedule(&host->finish_tasklet);
3401 }
3402
3403 spin_unlock_irqrestore(&host->lock, flags);
3404 }
3405
7260cf5e
AV		 3406 sdhci_disable_card_detection(host);
3407
4e743f1f 3408 mmc_remove_host(mmc);
d129bceb 3409
061d17a6 3410 sdhci_led_unregister(host);
2f730fec 3411
1e72859e 3412 if (!dead)
03231f9b 3413 sdhci_do_reset(host, SDHCI_RESET_ALL);
d129bceb 3414
b537f94c
RK		 3415 sdhci_writel(host, 0, SDHCI_INT_ENABLE);
3416 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE);
d129bceb
PO		 3417 free_irq(host->irq, host);
3418
3419 del_timer_sync(&host->timer);
3420
d129bceb 3421 tasklet_kill(&host->finish_tasklet);
2134a922 3422
3a48edc4
TK		 3423 if (!IS_ERR(mmc->supply.vqmmc))
3424 regulator_disable(mmc->supply.vqmmc);
6231f3de 3425
edd63fcc 3426 if (host->align_buffer)
e66e61cb
RK		 3427 dma_free_coherent(mmc_dev(mmc), host->align_buffer_sz +
3428 host->adma_table_sz, host->align_buffer,
3429 host->align_addr);
2134a922 3430
4efaa6fb 3431 host->adma_table = NULL;
2134a922 3432 host->align_buffer = NULL;
d129bceb
PO		 3433}
3434
b8c86fc5 3435EXPORT_SYMBOL_GPL(sdhci_remove_host);
d129bceb 3436
b8c86fc5 3437void sdhci_free_host(struct sdhci_host *host)
d129bceb 3438{
b8c86fc5 3439 mmc_free_host(host->mmc);
d129bceb
PO		 3440}
3441
b8c86fc5 3442EXPORT_SYMBOL_GPL(sdhci_free_host);
d129bceb
PO		 3443
3444/*****************************************************************************\
3445 * *
3446 * Driver init/exit *
3447 * *
3448\*****************************************************************************/
3449
3450static int __init sdhci_drv_init(void)
3451{
a3c76eb9 3452 pr_info(DRIVER_NAME
52fbf9c9 3453 ": Secure Digital Host Controller Interface driver\n");
a3c76eb9 3454 pr_info(DRIVER_NAME ": Copyright(c) Pierre Ossman\n");
d129bceb 3455
b8c86fc5 3456 return 0;
d129bceb
PO		 3457}
3458
3459static void __exit sdhci_drv_exit(void)
3460{
d129bceb
PO		 3461}
3462
3463module_init(sdhci_drv_init);
3464module_exit(sdhci_drv_exit);
3465
df673b22 3466module_param(debug_quirks, uint, 0444);
66fd8ad5 3467module_param(debug_quirks2, uint, 0444);
67435274 3468
32710e8f 3469MODULE_AUTHOR("Pierre Ossman <pierre@ossman.eu>");
b8c86fc5 3470MODULE_DESCRIPTION("Secure Digital Host Controller Interface core driver");
d129bceb 3471MODULE_LICENSE("GPL");
67435274 3472
df673b22 3473MODULE_PARM_DESC(debug_quirks, "Force certain quirks.");
66fd8ad5 3474MODULE_PARM_DESC(debug_quirks2, "Force certain other quirks.");
Ubuntu Artful kernel mirror