]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* linux/drivers/mtd/nand/s3c2410.c |
2 | * | |
a4f957f1 | 3 | * Copyright (c) 2004,2005 Simtec Electronics |
fdf2fd52 BD |
4 | * http://www.simtec.co.uk/products/SWLINUX/ |
5 | * Ben Dooks <ben@simtec.co.uk> | |
1da177e4 | 6 | * |
a4f957f1 | 7 | * Samsung S3C2410/S3C240 NAND driver |
1da177e4 LT |
8 | * |
9 | * Changelog: | |
10 | * 21-Sep-2004 BJD Initial version | |
11 | * 23-Sep-2004 BJD Mulitple device support | |
12 | * 28-Sep-2004 BJD Fixed ECC placement for Hardware mode | |
13 | * 12-Oct-2004 BJD Fixed errors in use of platform data | |
3e4ef3bb BD |
14 | * 18-Feb-2005 BJD Fix sparse errors |
15 | * 14-Mar-2005 BJD Applied tglx's code reduction patch | |
a4f957f1 BD |
16 | * 02-May-2005 BJD Fixed s3c2440 support |
17 | * 02-May-2005 BJD Reduced hwcontrol decode | |
18 | * 20-Jun-2005 BJD Updated s3c2440 support, fixed timing bug | |
fb8d82a8 | 19 | * 08-Jul-2005 BJD Fix OOPS when no platform data supplied |
cfd320fb | 20 | * 20-Oct-2005 BJD Fix timing calculation bug |
d1fef3c5 | 21 | * 14-Jan-2006 BJD Allow clock to be stopped when idle |
1da177e4 | 22 | * |
d1fef3c5 | 23 | * $Id: s3c2410.c,v 1.23 2006/04/01 18:06:29 bjd Exp $ |
1da177e4 LT |
24 | * |
25 | * This program is free software; you can redistribute it and/or modify | |
26 | * it under the terms of the GNU General Public License as published by | |
27 | * the Free Software Foundation; either version 2 of the License, or | |
28 | * (at your option) any later version. | |
29 | * | |
30 | * This program is distributed in the hope that it will be useful, | |
31 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
32 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
33 | * GNU General Public License for more details. | |
34 | * | |
35 | * You should have received a copy of the GNU General Public License | |
36 | * along with this program; if not, write to the Free Software | |
37 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
38 | */ | |
39 | ||
1da177e4 LT |
40 | #ifdef CONFIG_MTD_NAND_S3C2410_DEBUG |
41 | #define DEBUG | |
42 | #endif | |
43 | ||
44 | #include <linux/module.h> | |
45 | #include <linux/types.h> | |
46 | #include <linux/init.h> | |
47 | #include <linux/kernel.h> | |
48 | #include <linux/string.h> | |
49 | #include <linux/ioport.h> | |
d052d1be | 50 | #include <linux/platform_device.h> |
1da177e4 LT |
51 | #include <linux/delay.h> |
52 | #include <linux/err.h> | |
4e57b681 | 53 | #include <linux/slab.h> |
f8ce2547 | 54 | #include <linux/clk.h> |
1da177e4 LT |
55 | |
56 | #include <linux/mtd/mtd.h> | |
57 | #include <linux/mtd/nand.h> | |
58 | #include <linux/mtd/nand_ecc.h> | |
59 | #include <linux/mtd/partitions.h> | |
60 | ||
61 | #include <asm/io.h> | |
1da177e4 LT |
62 | |
63 | #include <asm/arch/regs-nand.h> | |
64 | #include <asm/arch/nand.h> | |
65 | ||
1da177e4 LT |
66 | #ifdef CONFIG_MTD_NAND_S3C2410_HWECC |
67 | static int hardware_ecc = 1; | |
68 | #else | |
69 | static int hardware_ecc = 0; | |
70 | #endif | |
71 | ||
d1fef3c5 BD |
72 | #ifdef CONFIG_MTD_NAND_S3C2410_CLKSTOP |
73 | static int clock_stop = 1; | |
74 | #else | |
75 | static const int clock_stop = 0; | |
76 | #endif | |
77 | ||
78 | ||
1da177e4 LT |
79 | /* new oob placement block for use with hardware ecc generation |
80 | */ | |
81 | ||
5bd34c09 | 82 | static struct nand_ecclayout nand_hw_eccoob = { |
e0c7d767 DW |
83 | .eccbytes = 3, |
84 | .eccpos = {0, 1, 2}, | |
85 | .oobfree = {{8, 8}} | |
1da177e4 LT |
86 | }; |
87 | ||
88 | /* controller and mtd information */ | |
89 | ||
90 | struct s3c2410_nand_info; | |
91 | ||
92 | struct s3c2410_nand_mtd { | |
93 | struct mtd_info mtd; | |
94 | struct nand_chip chip; | |
95 | struct s3c2410_nand_set *set; | |
96 | struct s3c2410_nand_info *info; | |
97 | int scan_res; | |
98 | }; | |
99 | ||
2c06a082 BD |
100 | enum s3c_cpu_type { |
101 | TYPE_S3C2410, | |
102 | TYPE_S3C2412, | |
103 | TYPE_S3C2440, | |
104 | }; | |
105 | ||
1da177e4 LT |
106 | /* overview of the s3c2410 nand state */ |
107 | ||
108 | struct s3c2410_nand_info { | |
109 | /* mtd info */ | |
110 | struct nand_hw_control controller; | |
111 | struct s3c2410_nand_mtd *mtds; | |
112 | struct s3c2410_platform_nand *platform; | |
113 | ||
114 | /* device info */ | |
115 | struct device *device; | |
116 | struct resource *area; | |
117 | struct clk *clk; | |
fdf2fd52 | 118 | void __iomem *regs; |
2c06a082 BD |
119 | void __iomem *sel_reg; |
120 | int sel_bit; | |
1da177e4 | 121 | int mtd_count; |
a4f957f1 | 122 | |
2c06a082 | 123 | enum s3c_cpu_type cpu_type; |
1da177e4 LT |
124 | }; |
125 | ||
126 | /* conversion functions */ | |
127 | ||
128 | static struct s3c2410_nand_mtd *s3c2410_nand_mtd_toours(struct mtd_info *mtd) | |
129 | { | |
130 | return container_of(mtd, struct s3c2410_nand_mtd, mtd); | |
131 | } | |
132 | ||
133 | static struct s3c2410_nand_info *s3c2410_nand_mtd_toinfo(struct mtd_info *mtd) | |
134 | { | |
135 | return s3c2410_nand_mtd_toours(mtd)->info; | |
136 | } | |
137 | ||
3ae5eaec | 138 | static struct s3c2410_nand_info *to_nand_info(struct platform_device *dev) |
1da177e4 | 139 | { |
3ae5eaec | 140 | return platform_get_drvdata(dev); |
1da177e4 LT |
141 | } |
142 | ||
3ae5eaec | 143 | static struct s3c2410_platform_nand *to_nand_plat(struct platform_device *dev) |
1da177e4 | 144 | { |
3ae5eaec | 145 | return dev->dev.platform_data; |
1da177e4 LT |
146 | } |
147 | ||
d1fef3c5 BD |
148 | static inline int allow_clk_stop(struct s3c2410_nand_info *info) |
149 | { | |
150 | return clock_stop; | |
151 | } | |
152 | ||
1da177e4 LT |
153 | /* timing calculations */ |
154 | ||
cfd320fb | 155 | #define NS_IN_KHZ 1000000 |
1da177e4 | 156 | |
2c06a082 | 157 | static int s3c_nand_calc_rate(int wanted, unsigned long clk, int max) |
1da177e4 LT |
158 | { |
159 | int result; | |
160 | ||
cfd320fb | 161 | result = (wanted * clk) / NS_IN_KHZ; |
1da177e4 LT |
162 | result++; |
163 | ||
164 | pr_debug("result %d from %ld, %d\n", result, clk, wanted); | |
165 | ||
166 | if (result > max) { | |
e0c7d767 | 167 | printk("%d ns is too big for current clock rate %ld\n", wanted, clk); |
1da177e4 LT |
168 | return -1; |
169 | } | |
170 | ||
171 | if (result < 1) | |
172 | result = 1; | |
173 | ||
174 | return result; | |
175 | } | |
176 | ||
cfd320fb | 177 | #define to_ns(ticks,clk) (((ticks) * NS_IN_KHZ) / (unsigned int)(clk)) |
1da177e4 LT |
178 | |
179 | /* controller setup */ | |
180 | ||
2c06a082 BD |
181 | static int s3c2410_nand_inithw(struct s3c2410_nand_info *info, |
182 | struct platform_device *pdev) | |
1da177e4 | 183 | { |
3ae5eaec | 184 | struct s3c2410_platform_nand *plat = to_nand_plat(pdev); |
1da177e4 | 185 | unsigned long clkrate = clk_get_rate(info->clk); |
2c06a082 | 186 | int tacls_max = (info->cpu_type == TYPE_S3C2412) ? 8 : 4; |
cfd320fb | 187 | int tacls, twrph0, twrph1; |
2c06a082 | 188 | unsigned long cfg = 0; |
1da177e4 LT |
189 | |
190 | /* calculate the timing information for the controller */ | |
191 | ||
cfd320fb BD |
192 | clkrate /= 1000; /* turn clock into kHz for ease of use */ |
193 | ||
1da177e4 | 194 | if (plat != NULL) { |
2c06a082 BD |
195 | tacls = s3c_nand_calc_rate(plat->tacls, clkrate, tacls_max); |
196 | twrph0 = s3c_nand_calc_rate(plat->twrph0, clkrate, 8); | |
197 | twrph1 = s3c_nand_calc_rate(plat->twrph1, clkrate, 8); | |
1da177e4 LT |
198 | } else { |
199 | /* default timings */ | |
2c06a082 | 200 | tacls = tacls_max; |
1da177e4 LT |
201 | twrph0 = 8; |
202 | twrph1 = 8; | |
203 | } | |
61b03bd7 | 204 | |
1da177e4 | 205 | if (tacls < 0 || twrph0 < 0 || twrph1 < 0) { |
99974c62 | 206 | dev_err(info->device, "cannot get suitable timings\n"); |
1da177e4 LT |
207 | return -EINVAL; |
208 | } | |
209 | ||
99974c62 | 210 | dev_info(info->device, "Tacls=%d, %dns Twrph0=%d %dns, Twrph1=%d %dns\n", |
e0c7d767 | 211 | tacls, to_ns(tacls, clkrate), twrph0, to_ns(twrph0, clkrate), twrph1, to_ns(twrph1, clkrate)); |
1da177e4 | 212 | |
2c06a082 BD |
213 | switch (info->cpu_type) { |
214 | case TYPE_S3C2410: | |
e0c7d767 DW |
215 | cfg = S3C2410_NFCONF_EN; |
216 | cfg |= S3C2410_NFCONF_TACLS(tacls - 1); | |
217 | cfg |= S3C2410_NFCONF_TWRPH0(twrph0 - 1); | |
218 | cfg |= S3C2410_NFCONF_TWRPH1(twrph1 - 1); | |
2c06a082 BD |
219 | break; |
220 | ||
221 | case TYPE_S3C2440: | |
222 | case TYPE_S3C2412: | |
e0c7d767 DW |
223 | cfg = S3C2440_NFCONF_TACLS(tacls - 1); |
224 | cfg |= S3C2440_NFCONF_TWRPH0(twrph0 - 1); | |
225 | cfg |= S3C2440_NFCONF_TWRPH1(twrph1 - 1); | |
d1fef3c5 BD |
226 | |
227 | /* enable the controller and de-assert nFCE */ | |
228 | ||
2c06a082 | 229 | writel(S3C2440_NFCONT_ENABLE, info->regs + S3C2440_NFCONT); |
a4f957f1 | 230 | } |
1da177e4 | 231 | |
99974c62 | 232 | dev_dbg(info->device, "NF_CONF is 0x%lx\n", cfg); |
1da177e4 LT |
233 | |
234 | writel(cfg, info->regs + S3C2410_NFCONF); | |
235 | return 0; | |
236 | } | |
237 | ||
238 | /* select chip */ | |
239 | ||
240 | static void s3c2410_nand_select_chip(struct mtd_info *mtd, int chip) | |
241 | { | |
242 | struct s3c2410_nand_info *info; | |
61b03bd7 | 243 | struct s3c2410_nand_mtd *nmtd; |
1da177e4 LT |
244 | struct nand_chip *this = mtd->priv; |
245 | unsigned long cur; | |
246 | ||
247 | nmtd = this->priv; | |
248 | info = nmtd->info; | |
249 | ||
d1fef3c5 BD |
250 | if (chip != -1 && allow_clk_stop(info)) |
251 | clk_enable(info->clk); | |
252 | ||
2c06a082 | 253 | cur = readl(info->sel_reg); |
1da177e4 LT |
254 | |
255 | if (chip == -1) { | |
2c06a082 | 256 | cur |= info->sel_bit; |
1da177e4 | 257 | } else { |
fb8d82a8 | 258 | if (nmtd->set != NULL && chip > nmtd->set->nr_chips) { |
99974c62 | 259 | dev_err(info->device, "invalid chip %d\n", chip); |
1da177e4 LT |
260 | return; |
261 | } | |
262 | ||
263 | if (info->platform != NULL) { | |
264 | if (info->platform->select_chip != NULL) | |
e0c7d767 | 265 | (info->platform->select_chip) (nmtd->set, chip); |
1da177e4 LT |
266 | } |
267 | ||
2c06a082 | 268 | cur &= ~info->sel_bit; |
1da177e4 LT |
269 | } |
270 | ||
2c06a082 | 271 | writel(cur, info->sel_reg); |
d1fef3c5 BD |
272 | |
273 | if (chip == -1 && allow_clk_stop(info)) | |
274 | clk_disable(info->clk); | |
1da177e4 LT |
275 | } |
276 | ||
ad3b5fb7 | 277 | /* s3c2410_nand_hwcontrol |
a4f957f1 | 278 | * |
ad3b5fb7 | 279 | * Issue command and address cycles to the chip |
a4f957f1 | 280 | */ |
1da177e4 | 281 | |
7abd3ef9 | 282 | static void s3c2410_nand_hwcontrol(struct mtd_info *mtd, int cmd, |
f9068876 | 283 | unsigned int ctrl) |
1da177e4 LT |
284 | { |
285 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
ad3b5fb7 | 286 | |
7abd3ef9 TG |
287 | if (cmd == NAND_CMD_NONE) |
288 | return; | |
289 | ||
f9068876 | 290 | if (ctrl & NAND_CLE) |
7abd3ef9 TG |
291 | writeb(cmd, info->regs + S3C2410_NFCMD); |
292 | else | |
293 | writeb(cmd, info->regs + S3C2410_NFADDR); | |
a4f957f1 BD |
294 | } |
295 | ||
296 | /* command and control functions */ | |
297 | ||
f9068876 DW |
298 | static void s3c2440_nand_hwcontrol(struct mtd_info *mtd, int cmd, |
299 | unsigned int ctrl) | |
a4f957f1 BD |
300 | { |
301 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
1da177e4 | 302 | |
7abd3ef9 TG |
303 | if (cmd == NAND_CMD_NONE) |
304 | return; | |
305 | ||
f9068876 | 306 | if (ctrl & NAND_CLE) |
7abd3ef9 TG |
307 | writeb(cmd, info->regs + S3C2440_NFCMD); |
308 | else | |
309 | writeb(cmd, info->regs + S3C2440_NFADDR); | |
1da177e4 LT |
310 | } |
311 | ||
1da177e4 LT |
312 | /* s3c2410_nand_devready() |
313 | * | |
314 | * returns 0 if the nand is busy, 1 if it is ready | |
315 | */ | |
316 | ||
317 | static int s3c2410_nand_devready(struct mtd_info *mtd) | |
318 | { | |
319 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
1da177e4 LT |
320 | return readb(info->regs + S3C2410_NFSTAT) & S3C2410_NFSTAT_BUSY; |
321 | } | |
322 | ||
2c06a082 BD |
323 | static int s3c2440_nand_devready(struct mtd_info *mtd) |
324 | { | |
325 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
326 | return readb(info->regs + S3C2440_NFSTAT) & S3C2440_NFSTAT_READY; | |
327 | } | |
328 | ||
329 | static int s3c2412_nand_devready(struct mtd_info *mtd) | |
330 | { | |
331 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
332 | return readb(info->regs + S3C2412_NFSTAT) & S3C2412_NFSTAT_READY; | |
333 | } | |
334 | ||
1da177e4 LT |
335 | /* ECC handling functions */ |
336 | ||
2c06a082 BD |
337 | static int s3c2410_nand_correct_data(struct mtd_info *mtd, u_char *dat, |
338 | u_char *read_ecc, u_char *calc_ecc) | |
1da177e4 | 339 | { |
e0c7d767 | 340 | pr_debug("s3c2410_nand_correct_data(%p,%p,%p,%p)\n", mtd, dat, read_ecc, calc_ecc); |
1da177e4 LT |
341 | |
342 | pr_debug("eccs: read %02x,%02x,%02x vs calc %02x,%02x,%02x\n", | |
e0c7d767 | 343 | read_ecc[0], read_ecc[1], read_ecc[2], calc_ecc[0], calc_ecc[1], calc_ecc[2]); |
1da177e4 | 344 | |
e0c7d767 | 345 | if (read_ecc[0] == calc_ecc[0] && read_ecc[1] == calc_ecc[1] && read_ecc[2] == calc_ecc[2]) |
1da177e4 LT |
346 | return 0; |
347 | ||
348 | /* we curently have no method for correcting the error */ | |
349 | ||
350 | return -1; | |
351 | } | |
352 | ||
a4f957f1 BD |
353 | /* ECC functions |
354 | * | |
355 | * These allow the s3c2410 and s3c2440 to use the controller's ECC | |
356 | * generator block to ECC the data as it passes through] | |
357 | */ | |
358 | ||
1da177e4 LT |
359 | static void s3c2410_nand_enable_hwecc(struct mtd_info *mtd, int mode) |
360 | { | |
361 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
362 | unsigned long ctrl; | |
363 | ||
364 | ctrl = readl(info->regs + S3C2410_NFCONF); | |
365 | ctrl |= S3C2410_NFCONF_INITECC; | |
366 | writel(ctrl, info->regs + S3C2410_NFCONF); | |
367 | } | |
368 | ||
a4f957f1 BD |
369 | static void s3c2440_nand_enable_hwecc(struct mtd_info *mtd, int mode) |
370 | { | |
371 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
372 | unsigned long ctrl; | |
373 | ||
374 | ctrl = readl(info->regs + S3C2440_NFCONT); | |
375 | writel(ctrl | S3C2440_NFCONT_INITECC, info->regs + S3C2440_NFCONT); | |
376 | } | |
377 | ||
e0c7d767 | 378 | static int s3c2410_nand_calculate_ecc(struct mtd_info *mtd, const u_char *dat, u_char *ecc_code) |
1da177e4 LT |
379 | { |
380 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
381 | ||
382 | ecc_code[0] = readb(info->regs + S3C2410_NFECC + 0); | |
383 | ecc_code[1] = readb(info->regs + S3C2410_NFECC + 1); | |
384 | ecc_code[2] = readb(info->regs + S3C2410_NFECC + 2); | |
385 | ||
e0c7d767 | 386 | pr_debug("calculate_ecc: returning ecc %02x,%02x,%02x\n", ecc_code[0], ecc_code[1], ecc_code[2]); |
1da177e4 LT |
387 | |
388 | return 0; | |
389 | } | |
390 | ||
e0c7d767 | 391 | static int s3c2440_nand_calculate_ecc(struct mtd_info *mtd, const u_char *dat, u_char *ecc_code) |
a4f957f1 BD |
392 | { |
393 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
394 | unsigned long ecc = readl(info->regs + S3C2440_NFMECC0); | |
395 | ||
396 | ecc_code[0] = ecc; | |
397 | ecc_code[1] = ecc >> 8; | |
398 | ecc_code[2] = ecc >> 16; | |
399 | ||
e0c7d767 | 400 | pr_debug("calculate_ecc: returning ecc %02x,%02x,%02x\n", ecc_code[0], ecc_code[1], ecc_code[2]); |
a4f957f1 BD |
401 | |
402 | return 0; | |
403 | } | |
404 | ||
a4f957f1 BD |
405 | /* over-ride the standard functions for a little more speed. We can |
406 | * use read/write block to move the data buffers to/from the controller | |
407 | */ | |
1da177e4 LT |
408 | |
409 | static void s3c2410_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len) | |
410 | { | |
411 | struct nand_chip *this = mtd->priv; | |
412 | readsb(this->IO_ADDR_R, buf, len); | |
413 | } | |
414 | ||
e0c7d767 | 415 | static void s3c2410_nand_write_buf(struct mtd_info *mtd, const u_char *buf, int len) |
1da177e4 LT |
416 | { |
417 | struct nand_chip *this = mtd->priv; | |
418 | writesb(this->IO_ADDR_W, buf, len); | |
419 | } | |
420 | ||
421 | /* device management functions */ | |
422 | ||
3ae5eaec | 423 | static int s3c2410_nand_remove(struct platform_device *pdev) |
1da177e4 | 424 | { |
3ae5eaec | 425 | struct s3c2410_nand_info *info = to_nand_info(pdev); |
1da177e4 | 426 | |
3ae5eaec | 427 | platform_set_drvdata(pdev, NULL); |
1da177e4 | 428 | |
61b03bd7 | 429 | if (info == NULL) |
1da177e4 LT |
430 | return 0; |
431 | ||
432 | /* first thing we need to do is release all our mtds | |
433 | * and their partitions, then go through freeing the | |
61b03bd7 | 434 | * resources used |
1da177e4 | 435 | */ |
61b03bd7 | 436 | |
1da177e4 LT |
437 | if (info->mtds != NULL) { |
438 | struct s3c2410_nand_mtd *ptr = info->mtds; | |
439 | int mtdno; | |
440 | ||
441 | for (mtdno = 0; mtdno < info->mtd_count; mtdno++, ptr++) { | |
442 | pr_debug("releasing mtd %d (%p)\n", mtdno, ptr); | |
443 | nand_release(&ptr->mtd); | |
444 | } | |
445 | ||
446 | kfree(info->mtds); | |
447 | } | |
448 | ||
449 | /* free the common resources */ | |
450 | ||
451 | if (info->clk != NULL && !IS_ERR(info->clk)) { | |
d1fef3c5 BD |
452 | if (!allow_clk_stop(info)) |
453 | clk_disable(info->clk); | |
1da177e4 LT |
454 | clk_put(info->clk); |
455 | } | |
456 | ||
457 | if (info->regs != NULL) { | |
458 | iounmap(info->regs); | |
459 | info->regs = NULL; | |
460 | } | |
461 | ||
462 | if (info->area != NULL) { | |
463 | release_resource(info->area); | |
464 | kfree(info->area); | |
465 | info->area = NULL; | |
466 | } | |
467 | ||
468 | kfree(info); | |
469 | ||
470 | return 0; | |
471 | } | |
472 | ||
473 | #ifdef CONFIG_MTD_PARTITIONS | |
474 | static int s3c2410_nand_add_partition(struct s3c2410_nand_info *info, | |
475 | struct s3c2410_nand_mtd *mtd, | |
476 | struct s3c2410_nand_set *set) | |
477 | { | |
478 | if (set == NULL) | |
479 | return add_mtd_device(&mtd->mtd); | |
480 | ||
481 | if (set->nr_partitions > 0 && set->partitions != NULL) { | |
e0c7d767 | 482 | return add_mtd_partitions(&mtd->mtd, set->partitions, set->nr_partitions); |
1da177e4 LT |
483 | } |
484 | ||
485 | return add_mtd_device(&mtd->mtd); | |
486 | } | |
487 | #else | |
488 | static int s3c2410_nand_add_partition(struct s3c2410_nand_info *info, | |
489 | struct s3c2410_nand_mtd *mtd, | |
490 | struct s3c2410_nand_set *set) | |
491 | { | |
492 | return add_mtd_device(&mtd->mtd); | |
493 | } | |
494 | #endif | |
495 | ||
496 | /* s3c2410_nand_init_chip | |
497 | * | |
61b03bd7 | 498 | * init a single instance of an chip |
1da177e4 LT |
499 | */ |
500 | ||
501 | static void s3c2410_nand_init_chip(struct s3c2410_nand_info *info, | |
502 | struct s3c2410_nand_mtd *nmtd, | |
503 | struct s3c2410_nand_set *set) | |
504 | { | |
505 | struct nand_chip *chip = &nmtd->chip; | |
2c06a082 | 506 | void __iomem *regs = info->regs; |
1da177e4 | 507 | |
1da177e4 LT |
508 | chip->write_buf = s3c2410_nand_write_buf; |
509 | chip->read_buf = s3c2410_nand_read_buf; | |
510 | chip->select_chip = s3c2410_nand_select_chip; | |
511 | chip->chip_delay = 50; | |
512 | chip->priv = nmtd; | |
513 | chip->options = 0; | |
514 | chip->controller = &info->controller; | |
515 | ||
2c06a082 BD |
516 | switch (info->cpu_type) { |
517 | case TYPE_S3C2410: | |
518 | chip->IO_ADDR_W = regs + S3C2410_NFDATA; | |
519 | info->sel_reg = regs + S3C2410_NFCONF; | |
520 | info->sel_bit = S3C2410_NFCONF_nFCE; | |
521 | chip->cmd_ctrl = s3c2410_nand_hwcontrol; | |
522 | chip->dev_ready = s3c2410_nand_devready; | |
523 | break; | |
524 | ||
525 | case TYPE_S3C2440: | |
526 | chip->IO_ADDR_W = regs + S3C2440_NFDATA; | |
527 | info->sel_reg = regs + S3C2440_NFCONT; | |
528 | info->sel_bit = S3C2440_NFCONT_nFCE; | |
529 | chip->cmd_ctrl = s3c2440_nand_hwcontrol; | |
530 | chip->dev_ready = s3c2440_nand_devready; | |
531 | break; | |
532 | ||
533 | case TYPE_S3C2412: | |
534 | chip->IO_ADDR_W = regs + S3C2440_NFDATA; | |
535 | info->sel_reg = regs + S3C2440_NFCONT; | |
536 | info->sel_bit = S3C2412_NFCONT_nFCE0; | |
537 | chip->cmd_ctrl = s3c2440_nand_hwcontrol; | |
538 | chip->dev_ready = s3c2412_nand_devready; | |
539 | ||
540 | if (readl(regs + S3C2410_NFCONF) & S3C2412_NFCONF_NANDBOOT) | |
541 | dev_info(info->device, "System booted from NAND\n"); | |
542 | ||
543 | break; | |
544 | } | |
545 | ||
546 | chip->IO_ADDR_R = chip->IO_ADDR_W; | |
a4f957f1 | 547 | |
1da177e4 LT |
548 | nmtd->info = info; |
549 | nmtd->mtd.priv = chip; | |
552d9205 | 550 | nmtd->mtd.owner = THIS_MODULE; |
1da177e4 LT |
551 | nmtd->set = set; |
552 | ||
553 | if (hardware_ecc) { | |
6dfc6d25 | 554 | chip->ecc.calculate = s3c2410_nand_calculate_ecc; |
2c06a082 | 555 | chip->ecc.correct = s3c2410_nand_correct_data; |
6dfc6d25 TG |
556 | chip->ecc.mode = NAND_ECC_HW; |
557 | chip->ecc.size = 512; | |
558 | chip->ecc.bytes = 3; | |
5bd34c09 | 559 | chip->ecc.layout = &nand_hw_eccoob; |
a4f957f1 | 560 | |
2c06a082 BD |
561 | switch (info->cpu_type) { |
562 | case TYPE_S3C2410: | |
563 | chip->ecc.hwctl = s3c2410_nand_enable_hwecc; | |
564 | chip->ecc.calculate = s3c2410_nand_calculate_ecc; | |
565 | break; | |
566 | ||
567 | case TYPE_S3C2412: | |
568 | case TYPE_S3C2440: | |
569 | chip->ecc.hwctl = s3c2440_nand_enable_hwecc; | |
570 | chip->ecc.calculate = s3c2440_nand_calculate_ecc; | |
571 | break; | |
572 | ||
a4f957f1 | 573 | } |
1da177e4 | 574 | } else { |
6dfc6d25 | 575 | chip->ecc.mode = NAND_ECC_SOFT; |
1da177e4 LT |
576 | } |
577 | } | |
578 | ||
579 | /* s3c2410_nand_probe | |
580 | * | |
581 | * called by device layer when it finds a device matching | |
582 | * one our driver can handled. This code checks to see if | |
583 | * it can allocate all necessary resources then calls the | |
584 | * nand layer to look for devices | |
585 | */ | |
586 | ||
2c06a082 BD |
587 | static int s3c24xx_nand_probe(struct platform_device *pdev, |
588 | enum s3c_cpu_type cpu_type) | |
1da177e4 | 589 | { |
3ae5eaec | 590 | struct s3c2410_platform_nand *plat = to_nand_plat(pdev); |
1da177e4 LT |
591 | struct s3c2410_nand_info *info; |
592 | struct s3c2410_nand_mtd *nmtd; | |
593 | struct s3c2410_nand_set *sets; | |
594 | struct resource *res; | |
595 | int err = 0; | |
596 | int size; | |
597 | int nr_sets; | |
598 | int setno; | |
599 | ||
3ae5eaec | 600 | pr_debug("s3c2410_nand_probe(%p)\n", pdev); |
1da177e4 LT |
601 | |
602 | info = kmalloc(sizeof(*info), GFP_KERNEL); | |
603 | if (info == NULL) { | |
3ae5eaec | 604 | dev_err(&pdev->dev, "no memory for flash info\n"); |
1da177e4 LT |
605 | err = -ENOMEM; |
606 | goto exit_error; | |
607 | } | |
608 | ||
609 | memzero(info, sizeof(*info)); | |
3ae5eaec | 610 | platform_set_drvdata(pdev, info); |
1da177e4 LT |
611 | |
612 | spin_lock_init(&info->controller.lock); | |
a4f957f1 | 613 | init_waitqueue_head(&info->controller.wq); |
1da177e4 LT |
614 | |
615 | /* get the clock source and enable it */ | |
616 | ||
3ae5eaec | 617 | info->clk = clk_get(&pdev->dev, "nand"); |
1da177e4 | 618 | if (IS_ERR(info->clk)) { |
3ae5eaec | 619 | dev_err(&pdev->dev, "failed to get clock"); |
1da177e4 LT |
620 | err = -ENOENT; |
621 | goto exit_error; | |
622 | } | |
623 | ||
1da177e4 LT |
624 | clk_enable(info->clk); |
625 | ||
626 | /* allocate and map the resource */ | |
627 | ||
a4f957f1 BD |
628 | /* currently we assume we have the one resource */ |
629 | res = pdev->resource; | |
1da177e4 LT |
630 | size = res->end - res->start + 1; |
631 | ||
632 | info->area = request_mem_region(res->start, size, pdev->name); | |
633 | ||
634 | if (info->area == NULL) { | |
3ae5eaec | 635 | dev_err(&pdev->dev, "cannot reserve register region\n"); |
1da177e4 LT |
636 | err = -ENOENT; |
637 | goto exit_error; | |
638 | } | |
639 | ||
3ae5eaec | 640 | info->device = &pdev->dev; |
a4f957f1 BD |
641 | info->platform = plat; |
642 | info->regs = ioremap(res->start, size); | |
2c06a082 | 643 | info->cpu_type = cpu_type; |
1da177e4 LT |
644 | |
645 | if (info->regs == NULL) { | |
3ae5eaec | 646 | dev_err(&pdev->dev, "cannot reserve register region\n"); |
1da177e4 LT |
647 | err = -EIO; |
648 | goto exit_error; | |
61b03bd7 | 649 | } |
1da177e4 | 650 | |
3ae5eaec | 651 | dev_dbg(&pdev->dev, "mapped registers at %p\n", info->regs); |
1da177e4 LT |
652 | |
653 | /* initialise the hardware */ | |
654 | ||
3ae5eaec | 655 | err = s3c2410_nand_inithw(info, pdev); |
1da177e4 LT |
656 | if (err != 0) |
657 | goto exit_error; | |
658 | ||
659 | sets = (plat != NULL) ? plat->sets : NULL; | |
660 | nr_sets = (plat != NULL) ? plat->nr_sets : 1; | |
661 | ||
662 | info->mtd_count = nr_sets; | |
663 | ||
664 | /* allocate our information */ | |
665 | ||
666 | size = nr_sets * sizeof(*info->mtds); | |
667 | info->mtds = kmalloc(size, GFP_KERNEL); | |
668 | if (info->mtds == NULL) { | |
3ae5eaec | 669 | dev_err(&pdev->dev, "failed to allocate mtd storage\n"); |
1da177e4 LT |
670 | err = -ENOMEM; |
671 | goto exit_error; | |
672 | } | |
673 | ||
674 | memzero(info->mtds, size); | |
675 | ||
676 | /* initialise all possible chips */ | |
677 | ||
678 | nmtd = info->mtds; | |
679 | ||
680 | for (setno = 0; setno < nr_sets; setno++, nmtd++) { | |
e0c7d767 | 681 | pr_debug("initialising set %d (%p, info %p)\n", setno, nmtd, info); |
61b03bd7 | 682 | |
1da177e4 LT |
683 | s3c2410_nand_init_chip(info, nmtd, sets); |
684 | ||
e0c7d767 | 685 | nmtd->scan_res = nand_scan(&nmtd->mtd, (sets) ? sets->nr_chips : 1); |
1da177e4 LT |
686 | |
687 | if (nmtd->scan_res == 0) { | |
688 | s3c2410_nand_add_partition(info, nmtd, sets); | |
689 | } | |
690 | ||
691 | if (sets != NULL) | |
692 | sets++; | |
693 | } | |
61b03bd7 | 694 | |
d1fef3c5 BD |
695 | if (allow_clk_stop(info)) { |
696 | dev_info(&pdev->dev, "clock idle support enabled\n"); | |
697 | clk_disable(info->clk); | |
698 | } | |
699 | ||
1da177e4 LT |
700 | pr_debug("initialised ok\n"); |
701 | return 0; | |
702 | ||
703 | exit_error: | |
3ae5eaec | 704 | s3c2410_nand_remove(pdev); |
1da177e4 LT |
705 | |
706 | if (err == 0) | |
707 | err = -EINVAL; | |
708 | return err; | |
709 | } | |
710 | ||
d1fef3c5 BD |
711 | /* PM Support */ |
712 | #ifdef CONFIG_PM | |
713 | ||
714 | static int s3c24xx_nand_suspend(struct platform_device *dev, pm_message_t pm) | |
715 | { | |
716 | struct s3c2410_nand_info *info = platform_get_drvdata(dev); | |
717 | ||
718 | if (info) { | |
719 | if (!allow_clk_stop(info)) | |
720 | clk_disable(info->clk); | |
721 | } | |
722 | ||
723 | return 0; | |
724 | } | |
725 | ||
726 | static int s3c24xx_nand_resume(struct platform_device *dev) | |
727 | { | |
728 | struct s3c2410_nand_info *info = platform_get_drvdata(dev); | |
729 | ||
730 | if (info) { | |
731 | clk_enable(info->clk); | |
732 | s3c2410_nand_inithw(info, dev); | |
733 | ||
734 | if (allow_clk_stop(info)) | |
735 | clk_disable(info->clk); | |
736 | } | |
737 | ||
738 | return 0; | |
739 | } | |
740 | ||
741 | #else | |
742 | #define s3c24xx_nand_suspend NULL | |
743 | #define s3c24xx_nand_resume NULL | |
744 | #endif | |
745 | ||
a4f957f1 BD |
746 | /* driver device registration */ |
747 | ||
3ae5eaec | 748 | static int s3c2410_nand_probe(struct platform_device *dev) |
a4f957f1 | 749 | { |
2c06a082 | 750 | return s3c24xx_nand_probe(dev, TYPE_S3C2410); |
a4f957f1 BD |
751 | } |
752 | ||
3ae5eaec | 753 | static int s3c2440_nand_probe(struct platform_device *dev) |
a4f957f1 | 754 | { |
2c06a082 BD |
755 | return s3c24xx_nand_probe(dev, TYPE_S3C2440); |
756 | } | |
757 | ||
758 | static int s3c2412_nand_probe(struct platform_device *dev) | |
759 | { | |
760 | return s3c24xx_nand_probe(dev, TYPE_S3C2412); | |
a4f957f1 BD |
761 | } |
762 | ||
3ae5eaec | 763 | static struct platform_driver s3c2410_nand_driver = { |
1da177e4 LT |
764 | .probe = s3c2410_nand_probe, |
765 | .remove = s3c2410_nand_remove, | |
d1fef3c5 BD |
766 | .suspend = s3c24xx_nand_suspend, |
767 | .resume = s3c24xx_nand_resume, | |
3ae5eaec RK |
768 | .driver = { |
769 | .name = "s3c2410-nand", | |
770 | .owner = THIS_MODULE, | |
771 | }, | |
1da177e4 LT |
772 | }; |
773 | ||
3ae5eaec | 774 | static struct platform_driver s3c2440_nand_driver = { |
a4f957f1 BD |
775 | .probe = s3c2440_nand_probe, |
776 | .remove = s3c2410_nand_remove, | |
d1fef3c5 BD |
777 | .suspend = s3c24xx_nand_suspend, |
778 | .resume = s3c24xx_nand_resume, | |
3ae5eaec RK |
779 | .driver = { |
780 | .name = "s3c2440-nand", | |
781 | .owner = THIS_MODULE, | |
782 | }, | |
a4f957f1 BD |
783 | }; |
784 | ||
2c06a082 BD |
785 | static struct platform_driver s3c2412_nand_driver = { |
786 | .probe = s3c2412_nand_probe, | |
787 | .remove = s3c2410_nand_remove, | |
788 | .suspend = s3c24xx_nand_suspend, | |
789 | .resume = s3c24xx_nand_resume, | |
790 | .driver = { | |
791 | .name = "s3c2412-nand", | |
792 | .owner = THIS_MODULE, | |
793 | }, | |
794 | }; | |
795 | ||
1da177e4 LT |
796 | static int __init s3c2410_nand_init(void) |
797 | { | |
a4f957f1 BD |
798 | printk("S3C24XX NAND Driver, (c) 2004 Simtec Electronics\n"); |
799 | ||
2c06a082 | 800 | platform_driver_register(&s3c2412_nand_driver); |
3ae5eaec RK |
801 | platform_driver_register(&s3c2440_nand_driver); |
802 | return platform_driver_register(&s3c2410_nand_driver); | |
1da177e4 LT |
803 | } |
804 | ||
805 | static void __exit s3c2410_nand_exit(void) | |
806 | { | |
2c06a082 | 807 | platform_driver_unregister(&s3c2412_nand_driver); |
3ae5eaec RK |
808 | platform_driver_unregister(&s3c2440_nand_driver); |
809 | platform_driver_unregister(&s3c2410_nand_driver); | |
1da177e4 LT |
810 | } |
811 | ||
812 | module_init(s3c2410_nand_init); | |
813 | module_exit(s3c2410_nand_exit); | |
814 | ||
815 | MODULE_LICENSE("GPL"); | |
816 | MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>"); | |
a4f957f1 | 817 | MODULE_DESCRIPTION("S3C24XX MTD NAND driver"); |