]>
Commit | Line | Data |
---|---|---|
9f6c9258 DK |
1 | /* bnx2x_cmn.c: Broadcom Everest network driver. |
2 | * | |
5de92408 | 3 | * Copyright (c) 2007-2011 Broadcom Corporation |
9f6c9258 DK |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * Maintained by: Eilon Greenstein <eilong@broadcom.com> | |
10 | * Written by: Eliezer Tamir | |
11 | * Based on code from Michael Chan's bnx2 driver | |
12 | * UDP CSUM errata workaround by Arik Gendelman | |
13 | * Slowpath and fastpath rework by Vladislav Zolotarov | |
14 | * Statistics and Link management by Yitchak Gertner | |
15 | * | |
16 | */ | |
17 | ||
f1deab50 JP |
18 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
19 | ||
9f6c9258 | 20 | #include <linux/etherdevice.h> |
9bcc0893 | 21 | #include <linux/if_vlan.h> |
a6b7a407 | 22 | #include <linux/interrupt.h> |
9f6c9258 | 23 | #include <linux/ip.h> |
f2e0899f | 24 | #include <net/ipv6.h> |
7f3e01fe | 25 | #include <net/ip6_checksum.h> |
6891dd25 | 26 | #include <linux/firmware.h> |
c0cba59e | 27 | #include <linux/prefetch.h> |
9f6c9258 | 28 | #include "bnx2x_cmn.h" |
523224a3 | 29 | #include "bnx2x_init.h" |
042181f5 | 30 | #include "bnx2x_sp.h" |
523224a3 | 31 | |
619c5cb6 | 32 | |
9f6c9258 | 33 | |
b3b83c3f DK |
34 | /** |
35 | * bnx2x_bz_fp - zero content of the fastpath structure. | |
36 | * | |
37 | * @bp: driver handle | |
38 | * @index: fastpath index to be zeroed | |
39 | * | |
40 | * Makes sure the contents of the bp->fp[index].napi is kept | |
41 | * intact. | |
42 | */ | |
43 | static inline void bnx2x_bz_fp(struct bnx2x *bp, int index) | |
44 | { | |
45 | struct bnx2x_fastpath *fp = &bp->fp[index]; | |
46 | struct napi_struct orig_napi = fp->napi; | |
47 | /* bzero bnx2x_fastpath contents */ | |
48 | memset(fp, 0, sizeof(*fp)); | |
49 | ||
50 | /* Restore the NAPI object as it has been already initialized */ | |
51 | fp->napi = orig_napi; | |
6383c0b3 AE |
52 | |
53 | fp->bp = bp; | |
54 | fp->index = index; | |
55 | if (IS_ETH_FP(fp)) | |
56 | fp->max_cos = bp->max_cos; | |
57 | else | |
58 | /* Special queues support only one CoS */ | |
59 | fp->max_cos = 1; | |
60 | ||
61 | /* | |
62 | * set the tpa flag for each queue. The tpa flag determines the queue | |
63 | * minimal size so it must be set prior to queue memory allocation | |
64 | */ | |
65 | fp->disable_tpa = ((bp->flags & TPA_ENABLE_FLAG) == 0); | |
66 | ||
67 | #ifdef BCM_CNIC | |
45d3539a VZ |
68 | /* We don't want TPA on an FCoE L2 ring */ |
69 | if (IS_FCOE_FP(fp)) | |
70 | fp->disable_tpa = 1; | |
6383c0b3 | 71 | #endif |
b3b83c3f DK |
72 | } |
73 | ||
74 | /** | |
75 | * bnx2x_move_fp - move content of the fastpath structure. | |
76 | * | |
77 | * @bp: driver handle | |
78 | * @from: source FP index | |
79 | * @to: destination FP index | |
80 | * | |
81 | * Makes sure the contents of the bp->fp[to].napi is kept | |
72754080 AE |
82 | * intact. This is done by first copying the napi struct from |
83 | * the target to the source, and then mem copying the entire | |
84 | * source onto the target | |
b3b83c3f DK |
85 | */ |
86 | static inline void bnx2x_move_fp(struct bnx2x *bp, int from, int to) | |
87 | { | |
88 | struct bnx2x_fastpath *from_fp = &bp->fp[from]; | |
89 | struct bnx2x_fastpath *to_fp = &bp->fp[to]; | |
72754080 AE |
90 | |
91 | /* Copy the NAPI object as it has been already initialized */ | |
92 | from_fp->napi = to_fp->napi; | |
93 | ||
b3b83c3f DK |
94 | /* Move bnx2x_fastpath contents */ |
95 | memcpy(to_fp, from_fp, sizeof(*to_fp)); | |
96 | to_fp->index = to; | |
b3b83c3f DK |
97 | } |
98 | ||
619c5cb6 VZ |
99 | int load_count[2][3] = { {0} }; /* per-path: 0-common, 1-port0, 2-port1 */ |
100 | ||
9f6c9258 DK |
101 | /* free skb in the packet ring at pos idx |
102 | * return idx of last bd freed | |
103 | */ | |
6383c0b3 | 104 | static u16 bnx2x_free_tx_pkt(struct bnx2x *bp, struct bnx2x_fp_txdata *txdata, |
2df1a70a TH |
105 | u16 idx, unsigned int *pkts_compl, |
106 | unsigned int *bytes_compl) | |
9f6c9258 | 107 | { |
6383c0b3 | 108 | struct sw_tx_bd *tx_buf = &txdata->tx_buf_ring[idx]; |
9f6c9258 DK |
109 | struct eth_tx_start_bd *tx_start_bd; |
110 | struct eth_tx_bd *tx_data_bd; | |
111 | struct sk_buff *skb = tx_buf->skb; | |
112 | u16 bd_idx = TX_BD(tx_buf->first_bd), new_cons; | |
113 | int nbd; | |
114 | ||
115 | /* prefetch skb end pointer to speedup dev_kfree_skb() */ | |
116 | prefetch(&skb->end); | |
117 | ||
619c5cb6 | 118 | DP(BNX2X_MSG_FP, "fp[%d]: pkt_idx %d buff @(%p)->skb %p\n", |
6383c0b3 | 119 | txdata->txq_index, idx, tx_buf, skb); |
9f6c9258 DK |
120 | |
121 | /* unmap first bd */ | |
122 | DP(BNX2X_MSG_OFF, "free bd_idx %d\n", bd_idx); | |
6383c0b3 | 123 | tx_start_bd = &txdata->tx_desc_ring[bd_idx].start_bd; |
9f6c9258 | 124 | dma_unmap_single(&bp->pdev->dev, BD_UNMAP_ADDR(tx_start_bd), |
4bca60f4 | 125 | BD_UNMAP_LEN(tx_start_bd), DMA_TO_DEVICE); |
9f6c9258 | 126 | |
619c5cb6 | 127 | |
9f6c9258 DK |
128 | nbd = le16_to_cpu(tx_start_bd->nbd) - 1; |
129 | #ifdef BNX2X_STOP_ON_ERROR | |
130 | if ((nbd - 1) > (MAX_SKB_FRAGS + 2)) { | |
131 | BNX2X_ERR("BAD nbd!\n"); | |
132 | bnx2x_panic(); | |
133 | } | |
134 | #endif | |
135 | new_cons = nbd + tx_buf->first_bd; | |
136 | ||
137 | /* Get the next bd */ | |
138 | bd_idx = TX_BD(NEXT_TX_IDX(bd_idx)); | |
139 | ||
140 | /* Skip a parse bd... */ | |
141 | --nbd; | |
142 | bd_idx = TX_BD(NEXT_TX_IDX(bd_idx)); | |
143 | ||
144 | /* ...and the TSO split header bd since they have no mapping */ | |
145 | if (tx_buf->flags & BNX2X_TSO_SPLIT_BD) { | |
146 | --nbd; | |
147 | bd_idx = TX_BD(NEXT_TX_IDX(bd_idx)); | |
148 | } | |
149 | ||
150 | /* now free frags */ | |
151 | while (nbd > 0) { | |
152 | ||
153 | DP(BNX2X_MSG_OFF, "free frag bd_idx %d\n", bd_idx); | |
6383c0b3 | 154 | tx_data_bd = &txdata->tx_desc_ring[bd_idx].reg_bd; |
9f6c9258 DK |
155 | dma_unmap_page(&bp->pdev->dev, BD_UNMAP_ADDR(tx_data_bd), |
156 | BD_UNMAP_LEN(tx_data_bd), DMA_TO_DEVICE); | |
157 | if (--nbd) | |
158 | bd_idx = TX_BD(NEXT_TX_IDX(bd_idx)); | |
159 | } | |
160 | ||
161 | /* release skb */ | |
162 | WARN_ON(!skb); | |
2df1a70a TH |
163 | if (skb) { |
164 | (*pkts_compl)++; | |
165 | (*bytes_compl) += skb->len; | |
166 | } | |
40955532 | 167 | dev_kfree_skb_any(skb); |
9f6c9258 DK |
168 | tx_buf->first_bd = 0; |
169 | tx_buf->skb = NULL; | |
170 | ||
171 | return new_cons; | |
172 | } | |
173 | ||
6383c0b3 | 174 | int bnx2x_tx_int(struct bnx2x *bp, struct bnx2x_fp_txdata *txdata) |
9f6c9258 | 175 | { |
9f6c9258 | 176 | struct netdev_queue *txq; |
6383c0b3 | 177 | u16 hw_cons, sw_cons, bd_cons = txdata->tx_bd_cons; |
2df1a70a | 178 | unsigned int pkts_compl = 0, bytes_compl = 0; |
9f6c9258 DK |
179 | |
180 | #ifdef BNX2X_STOP_ON_ERROR | |
181 | if (unlikely(bp->panic)) | |
182 | return -1; | |
183 | #endif | |
184 | ||
6383c0b3 AE |
185 | txq = netdev_get_tx_queue(bp->dev, txdata->txq_index); |
186 | hw_cons = le16_to_cpu(*txdata->tx_cons_sb); | |
187 | sw_cons = txdata->tx_pkt_cons; | |
9f6c9258 DK |
188 | |
189 | while (sw_cons != hw_cons) { | |
190 | u16 pkt_cons; | |
191 | ||
192 | pkt_cons = TX_BD(sw_cons); | |
193 | ||
f2e0899f DK |
194 | DP(NETIF_MSG_TX_DONE, "queue[%d]: hw_cons %u sw_cons %u " |
195 | " pkt_cons %u\n", | |
6383c0b3 | 196 | txdata->txq_index, hw_cons, sw_cons, pkt_cons); |
9f6c9258 | 197 | |
2df1a70a TH |
198 | bd_cons = bnx2x_free_tx_pkt(bp, txdata, pkt_cons, |
199 | &pkts_compl, &bytes_compl); | |
200 | ||
9f6c9258 DK |
201 | sw_cons++; |
202 | } | |
203 | ||
2df1a70a TH |
204 | netdev_tx_completed_queue(txq, pkts_compl, bytes_compl); |
205 | ||
6383c0b3 AE |
206 | txdata->tx_pkt_cons = sw_cons; |
207 | txdata->tx_bd_cons = bd_cons; | |
9f6c9258 DK |
208 | |
209 | /* Need to make the tx_bd_cons update visible to start_xmit() | |
210 | * before checking for netif_tx_queue_stopped(). Without the | |
211 | * memory barrier, there is a small possibility that | |
212 | * start_xmit() will miss it and cause the queue to be stopped | |
213 | * forever. | |
619c5cb6 VZ |
214 | * On the other hand we need an rmb() here to ensure the proper |
215 | * ordering of bit testing in the following | |
216 | * netif_tx_queue_stopped(txq) call. | |
9f6c9258 DK |
217 | */ |
218 | smp_mb(); | |
219 | ||
9f6c9258 DK |
220 | if (unlikely(netif_tx_queue_stopped(txq))) { |
221 | /* Taking tx_lock() is needed to prevent reenabling the queue | |
222 | * while it's empty. This could have happen if rx_action() gets | |
223 | * suspended in bnx2x_tx_int() after the condition before | |
224 | * netif_tx_wake_queue(), while tx_action (bnx2x_start_xmit()): | |
225 | * | |
226 | * stops the queue->sees fresh tx_bd_cons->releases the queue-> | |
227 | * sends some packets consuming the whole queue again-> | |
228 | * stops the queue | |
229 | */ | |
230 | ||
231 | __netif_tx_lock(txq, smp_processor_id()); | |
232 | ||
233 | if ((netif_tx_queue_stopped(txq)) && | |
234 | (bp->state == BNX2X_STATE_OPEN) && | |
6383c0b3 | 235 | (bnx2x_tx_avail(bp, txdata) >= MAX_SKB_FRAGS + 3)) |
9f6c9258 DK |
236 | netif_tx_wake_queue(txq); |
237 | ||
238 | __netif_tx_unlock(txq); | |
239 | } | |
240 | return 0; | |
241 | } | |
242 | ||
243 | static inline void bnx2x_update_last_max_sge(struct bnx2x_fastpath *fp, | |
244 | u16 idx) | |
245 | { | |
246 | u16 last_max = fp->last_max_sge; | |
247 | ||
248 | if (SUB_S16(idx, last_max) > 0) | |
249 | fp->last_max_sge = idx; | |
250 | } | |
251 | ||
252 | static void bnx2x_update_sge_prod(struct bnx2x_fastpath *fp, | |
253 | struct eth_fast_path_rx_cqe *fp_cqe) | |
254 | { | |
255 | struct bnx2x *bp = fp->bp; | |
256 | u16 sge_len = SGE_PAGE_ALIGN(le16_to_cpu(fp_cqe->pkt_len) - | |
257 | le16_to_cpu(fp_cqe->len_on_bd)) >> | |
258 | SGE_PAGE_SHIFT; | |
259 | u16 last_max, last_elem, first_elem; | |
260 | u16 delta = 0; | |
261 | u16 i; | |
262 | ||
263 | if (!sge_len) | |
264 | return; | |
265 | ||
266 | /* First mark all used pages */ | |
267 | for (i = 0; i < sge_len; i++) | |
619c5cb6 | 268 | BIT_VEC64_CLEAR_BIT(fp->sge_mask, |
523224a3 | 269 | RX_SGE(le16_to_cpu(fp_cqe->sgl_or_raw_data.sgl[i]))); |
9f6c9258 DK |
270 | |
271 | DP(NETIF_MSG_RX_STATUS, "fp_cqe->sgl[%d] = %d\n", | |
523224a3 | 272 | sge_len - 1, le16_to_cpu(fp_cqe->sgl_or_raw_data.sgl[sge_len - 1])); |
9f6c9258 DK |
273 | |
274 | /* Here we assume that the last SGE index is the biggest */ | |
275 | prefetch((void *)(fp->sge_mask)); | |
523224a3 DK |
276 | bnx2x_update_last_max_sge(fp, |
277 | le16_to_cpu(fp_cqe->sgl_or_raw_data.sgl[sge_len - 1])); | |
9f6c9258 DK |
278 | |
279 | last_max = RX_SGE(fp->last_max_sge); | |
619c5cb6 VZ |
280 | last_elem = last_max >> BIT_VEC64_ELEM_SHIFT; |
281 | first_elem = RX_SGE(fp->rx_sge_prod) >> BIT_VEC64_ELEM_SHIFT; | |
9f6c9258 DK |
282 | |
283 | /* If ring is not full */ | |
284 | if (last_elem + 1 != first_elem) | |
285 | last_elem++; | |
286 | ||
287 | /* Now update the prod */ | |
288 | for (i = first_elem; i != last_elem; i = NEXT_SGE_MASK_ELEM(i)) { | |
289 | if (likely(fp->sge_mask[i])) | |
290 | break; | |
291 | ||
619c5cb6 VZ |
292 | fp->sge_mask[i] = BIT_VEC64_ELEM_ONE_MASK; |
293 | delta += BIT_VEC64_ELEM_SZ; | |
9f6c9258 DK |
294 | } |
295 | ||
296 | if (delta > 0) { | |
297 | fp->rx_sge_prod += delta; | |
298 | /* clear page-end entries */ | |
299 | bnx2x_clear_sge_mask_next_elems(fp); | |
300 | } | |
301 | ||
302 | DP(NETIF_MSG_RX_STATUS, | |
303 | "fp->last_max_sge = %d fp->rx_sge_prod = %d\n", | |
304 | fp->last_max_sge, fp->rx_sge_prod); | |
305 | } | |
306 | ||
e52fcb24 ED |
307 | /* Set Toeplitz hash value in the skb using the value from the |
308 | * CQE (calculated by HW). | |
309 | */ | |
310 | static u32 bnx2x_get_rxhash(const struct bnx2x *bp, | |
311 | const struct eth_fast_path_rx_cqe *cqe) | |
312 | { | |
313 | /* Set Toeplitz hash from CQE */ | |
314 | if ((bp->dev->features & NETIF_F_RXHASH) && | |
315 | (cqe->status_flags & ETH_FAST_PATH_RX_CQE_RSS_HASH_FLG)) | |
316 | return le32_to_cpu(cqe->rss_hash_result); | |
317 | return 0; | |
318 | } | |
319 | ||
9f6c9258 | 320 | static void bnx2x_tpa_start(struct bnx2x_fastpath *fp, u16 queue, |
e52fcb24 | 321 | u16 cons, u16 prod, |
619c5cb6 | 322 | struct eth_fast_path_rx_cqe *cqe) |
9f6c9258 DK |
323 | { |
324 | struct bnx2x *bp = fp->bp; | |
325 | struct sw_rx_bd *cons_rx_buf = &fp->rx_buf_ring[cons]; | |
326 | struct sw_rx_bd *prod_rx_buf = &fp->rx_buf_ring[prod]; | |
327 | struct eth_rx_bd *prod_bd = &fp->rx_desc_ring[prod]; | |
328 | dma_addr_t mapping; | |
619c5cb6 VZ |
329 | struct bnx2x_agg_info *tpa_info = &fp->tpa_info[queue]; |
330 | struct sw_rx_bd *first_buf = &tpa_info->first_buf; | |
9f6c9258 | 331 | |
619c5cb6 VZ |
332 | /* print error if current state != stop */ |
333 | if (tpa_info->tpa_state != BNX2X_TPA_STOP) | |
9f6c9258 DK |
334 | BNX2X_ERR("start of bin not in stop [%d]\n", queue); |
335 | ||
e52fcb24 | 336 | /* Try to map an empty data buffer from the aggregation info */ |
619c5cb6 | 337 | mapping = dma_map_single(&bp->pdev->dev, |
e52fcb24 | 338 | first_buf->data + NET_SKB_PAD, |
619c5cb6 VZ |
339 | fp->rx_buf_size, DMA_FROM_DEVICE); |
340 | /* | |
341 | * ...if it fails - move the skb from the consumer to the producer | |
342 | * and set the current aggregation state as ERROR to drop it | |
343 | * when TPA_STOP arrives. | |
344 | */ | |
345 | ||
346 | if (unlikely(dma_mapping_error(&bp->pdev->dev, mapping))) { | |
347 | /* Move the BD from the consumer to the producer */ | |
e52fcb24 | 348 | bnx2x_reuse_rx_data(fp, cons, prod); |
619c5cb6 VZ |
349 | tpa_info->tpa_state = BNX2X_TPA_ERROR; |
350 | return; | |
351 | } | |
9f6c9258 | 352 | |
e52fcb24 ED |
353 | /* move empty data from pool to prod */ |
354 | prod_rx_buf->data = first_buf->data; | |
619c5cb6 | 355 | dma_unmap_addr_set(prod_rx_buf, mapping, mapping); |
e52fcb24 | 356 | /* point prod_bd to new data */ |
9f6c9258 DK |
357 | prod_bd->addr_hi = cpu_to_le32(U64_HI(mapping)); |
358 | prod_bd->addr_lo = cpu_to_le32(U64_LO(mapping)); | |
359 | ||
619c5cb6 VZ |
360 | /* move partial skb from cons to pool (don't unmap yet) */ |
361 | *first_buf = *cons_rx_buf; | |
362 | ||
363 | /* mark bin state as START */ | |
364 | tpa_info->parsing_flags = | |
365 | le16_to_cpu(cqe->pars_flags.flags); | |
366 | tpa_info->vlan_tag = le16_to_cpu(cqe->vlan_tag); | |
367 | tpa_info->tpa_state = BNX2X_TPA_START; | |
368 | tpa_info->len_on_bd = le16_to_cpu(cqe->len_on_bd); | |
369 | tpa_info->placement_offset = cqe->placement_offset; | |
e52fcb24 | 370 | tpa_info->rxhash = bnx2x_get_rxhash(bp, cqe); |
619c5cb6 | 371 | |
9f6c9258 DK |
372 | #ifdef BNX2X_STOP_ON_ERROR |
373 | fp->tpa_queue_used |= (1 << queue); | |
374 | #ifdef _ASM_GENERIC_INT_L64_H | |
375 | DP(NETIF_MSG_RX_STATUS, "fp->tpa_queue_used = 0x%lx\n", | |
376 | #else | |
377 | DP(NETIF_MSG_RX_STATUS, "fp->tpa_queue_used = 0x%llx\n", | |
378 | #endif | |
379 | fp->tpa_queue_used); | |
380 | #endif | |
381 | } | |
382 | ||
e4e3c02a VZ |
383 | /* Timestamp option length allowed for TPA aggregation: |
384 | * | |
385 | * nop nop kind length echo val | |
386 | */ | |
387 | #define TPA_TSTAMP_OPT_LEN 12 | |
388 | /** | |
e8920674 | 389 | * bnx2x_set_lro_mss - calculate the approximate value of the MSS |
e4e3c02a | 390 | * |
e8920674 DK |
391 | * @bp: driver handle |
392 | * @parsing_flags: parsing flags from the START CQE | |
393 | * @len_on_bd: total length of the first packet for the | |
394 | * aggregation. | |
395 | * | |
396 | * Approximate value of the MSS for this aggregation calculated using | |
397 | * the first packet of it. | |
e4e3c02a VZ |
398 | */ |
399 | static inline u16 bnx2x_set_lro_mss(struct bnx2x *bp, u16 parsing_flags, | |
400 | u16 len_on_bd) | |
401 | { | |
619c5cb6 VZ |
402 | /* |
403 | * TPA arrgregation won't have either IP options or TCP options | |
404 | * other than timestamp or IPv6 extension headers. | |
e4e3c02a | 405 | */ |
619c5cb6 VZ |
406 | u16 hdrs_len = ETH_HLEN + sizeof(struct tcphdr); |
407 | ||
408 | if (GET_FLAG(parsing_flags, PARSING_FLAGS_OVER_ETHERNET_PROTOCOL) == | |
409 | PRS_FLAG_OVERETH_IPV6) | |
410 | hdrs_len += sizeof(struct ipv6hdr); | |
411 | else /* IPv4 */ | |
412 | hdrs_len += sizeof(struct iphdr); | |
e4e3c02a VZ |
413 | |
414 | ||
415 | /* Check if there was a TCP timestamp, if there is it's will | |
416 | * always be 12 bytes length: nop nop kind length echo val. | |
417 | * | |
418 | * Otherwise FW would close the aggregation. | |
419 | */ | |
420 | if (parsing_flags & PARSING_FLAGS_TIME_STAMP_EXIST_FLAG) | |
421 | hdrs_len += TPA_TSTAMP_OPT_LEN; | |
422 | ||
423 | return len_on_bd - hdrs_len; | |
424 | } | |
425 | ||
9f6c9258 | 426 | static int bnx2x_fill_frag_skb(struct bnx2x *bp, struct bnx2x_fastpath *fp, |
619c5cb6 VZ |
427 | u16 queue, struct sk_buff *skb, |
428 | struct eth_end_agg_rx_cqe *cqe, | |
429 | u16 cqe_idx) | |
9f6c9258 DK |
430 | { |
431 | struct sw_rx_page *rx_pg, old_rx_pg; | |
9f6c9258 DK |
432 | u32 i, frag_len, frag_size, pages; |
433 | int err; | |
434 | int j; | |
619c5cb6 VZ |
435 | struct bnx2x_agg_info *tpa_info = &fp->tpa_info[queue]; |
436 | u16 len_on_bd = tpa_info->len_on_bd; | |
9f6c9258 | 437 | |
619c5cb6 | 438 | frag_size = le16_to_cpu(cqe->pkt_len) - len_on_bd; |
9f6c9258 DK |
439 | pages = SGE_PAGE_ALIGN(frag_size) >> SGE_PAGE_SHIFT; |
440 | ||
441 | /* This is needed in order to enable forwarding support */ | |
442 | if (frag_size) | |
619c5cb6 VZ |
443 | skb_shinfo(skb)->gso_size = bnx2x_set_lro_mss(bp, |
444 | tpa_info->parsing_flags, len_on_bd); | |
9f6c9258 DK |
445 | |
446 | #ifdef BNX2X_STOP_ON_ERROR | |
447 | if (pages > min_t(u32, 8, MAX_SKB_FRAGS)*SGE_PAGE_SIZE*PAGES_PER_SGE) { | |
448 | BNX2X_ERR("SGL length is too long: %d. CQE index is %d\n", | |
449 | pages, cqe_idx); | |
619c5cb6 | 450 | BNX2X_ERR("cqe->pkt_len = %d\n", cqe->pkt_len); |
9f6c9258 DK |
451 | bnx2x_panic(); |
452 | return -EINVAL; | |
453 | } | |
454 | #endif | |
455 | ||
456 | /* Run through the SGL and compose the fragmented skb */ | |
457 | for (i = 0, j = 0; i < pages; i += PAGES_PER_SGE, j++) { | |
619c5cb6 | 458 | u16 sge_idx = RX_SGE(le16_to_cpu(cqe->sgl_or_raw_data.sgl[j])); |
9f6c9258 DK |
459 | |
460 | /* FW gives the indices of the SGE as if the ring is an array | |
461 | (meaning that "next" element will consume 2 indices) */ | |
462 | frag_len = min(frag_size, (u32)(SGE_PAGE_SIZE*PAGES_PER_SGE)); | |
463 | rx_pg = &fp->rx_page_ring[sge_idx]; | |
464 | old_rx_pg = *rx_pg; | |
465 | ||
466 | /* If we fail to allocate a substitute page, we simply stop | |
467 | where we are and drop the whole packet */ | |
468 | err = bnx2x_alloc_rx_sge(bp, fp, sge_idx); | |
469 | if (unlikely(err)) { | |
470 | fp->eth_q_stats.rx_skb_alloc_failed++; | |
471 | return err; | |
472 | } | |
473 | ||
474 | /* Unmap the page as we r going to pass it to the stack */ | |
475 | dma_unmap_page(&bp->pdev->dev, | |
476 | dma_unmap_addr(&old_rx_pg, mapping), | |
477 | SGE_PAGE_SIZE*PAGES_PER_SGE, DMA_FROM_DEVICE); | |
478 | ||
479 | /* Add one frag and update the appropriate fields in the skb */ | |
480 | skb_fill_page_desc(skb, j, old_rx_pg.page, 0, frag_len); | |
481 | ||
482 | skb->data_len += frag_len; | |
e1ac50f6 | 483 | skb->truesize += SGE_PAGE_SIZE * PAGES_PER_SGE; |
9f6c9258 DK |
484 | skb->len += frag_len; |
485 | ||
486 | frag_size -= frag_len; | |
487 | } | |
488 | ||
489 | return 0; | |
490 | } | |
491 | ||
492 | static void bnx2x_tpa_stop(struct bnx2x *bp, struct bnx2x_fastpath *fp, | |
619c5cb6 | 493 | u16 queue, struct eth_end_agg_rx_cqe *cqe, |
9f6c9258 DK |
494 | u16 cqe_idx) |
495 | { | |
619c5cb6 VZ |
496 | struct bnx2x_agg_info *tpa_info = &fp->tpa_info[queue]; |
497 | struct sw_rx_bd *rx_buf = &tpa_info->first_buf; | |
e52fcb24 | 498 | u32 pad = tpa_info->placement_offset; |
619c5cb6 | 499 | u16 len = tpa_info->len_on_bd; |
e52fcb24 ED |
500 | struct sk_buff *skb = NULL; |
501 | u8 *data = rx_buf->data; | |
9f6c9258 | 502 | /* alloc new skb */ |
e52fcb24 | 503 | u8 *new_data; |
619c5cb6 VZ |
504 | u8 old_tpa_state = tpa_info->tpa_state; |
505 | ||
506 | tpa_info->tpa_state = BNX2X_TPA_STOP; | |
507 | ||
508 | /* If we there was an error during the handling of the TPA_START - | |
509 | * drop this aggregation. | |
510 | */ | |
511 | if (old_tpa_state == BNX2X_TPA_ERROR) | |
512 | goto drop; | |
513 | ||
e52fcb24 ED |
514 | /* Try to allocate the new data */ |
515 | new_data = kmalloc(fp->rx_buf_size + NET_SKB_PAD, GFP_ATOMIC); | |
9f6c9258 DK |
516 | |
517 | /* Unmap skb in the pool anyway, as we are going to change | |
518 | pool entry status to BNX2X_TPA_STOP even if new skb allocation | |
519 | fails. */ | |
520 | dma_unmap_single(&bp->pdev->dev, dma_unmap_addr(rx_buf, mapping), | |
a8c94b91 | 521 | fp->rx_buf_size, DMA_FROM_DEVICE); |
e52fcb24 ED |
522 | if (likely(new_data)) |
523 | skb = build_skb(data); | |
9f6c9258 | 524 | |
e52fcb24 | 525 | if (likely(skb)) { |
9f6c9258 DK |
526 | |
527 | #ifdef BNX2X_STOP_ON_ERROR | |
a8c94b91 | 528 | if (pad + len > fp->rx_buf_size) { |
9f6c9258 DK |
529 | BNX2X_ERR("skb_put is about to fail... " |
530 | "pad %d len %d rx_buf_size %d\n", | |
a8c94b91 | 531 | pad, len, fp->rx_buf_size); |
9f6c9258 DK |
532 | bnx2x_panic(); |
533 | return; | |
534 | } | |
535 | #endif | |
536 | ||
e52fcb24 | 537 | skb_reserve(skb, pad + NET_SKB_PAD); |
9f6c9258 | 538 | skb_put(skb, len); |
e52fcb24 | 539 | skb->rxhash = tpa_info->rxhash; |
9f6c9258 DK |
540 | |
541 | skb->protocol = eth_type_trans(skb, bp->dev); | |
542 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
543 | ||
619c5cb6 VZ |
544 | if (!bnx2x_fill_frag_skb(bp, fp, queue, skb, cqe, cqe_idx)) { |
545 | if (tpa_info->parsing_flags & PARSING_FLAGS_VLAN) | |
546 | __vlan_hwaccel_put_tag(skb, tpa_info->vlan_tag); | |
9bcc0893 | 547 | napi_gro_receive(&fp->napi, skb); |
9f6c9258 DK |
548 | } else { |
549 | DP(NETIF_MSG_RX_STATUS, "Failed to allocate new pages" | |
550 | " - dropping packet!\n"); | |
40955532 | 551 | dev_kfree_skb_any(skb); |
9f6c9258 DK |
552 | } |
553 | ||
554 | ||
e52fcb24 ED |
555 | /* put new data in bin */ |
556 | rx_buf->data = new_data; | |
9f6c9258 | 557 | |
619c5cb6 | 558 | return; |
9f6c9258 DK |
559 | } |
560 | ||
619c5cb6 VZ |
561 | drop: |
562 | /* drop the packet and keep the buffer in the bin */ | |
563 | DP(NETIF_MSG_RX_STATUS, | |
564 | "Failed to allocate or map a new skb - dropping packet!\n"); | |
565 | fp->eth_q_stats.rx_skb_alloc_failed++; | |
9f6c9258 DK |
566 | } |
567 | ||
9f6c9258 DK |
568 | |
569 | int bnx2x_rx_int(struct bnx2x_fastpath *fp, int budget) | |
570 | { | |
571 | struct bnx2x *bp = fp->bp; | |
572 | u16 bd_cons, bd_prod, bd_prod_fw, comp_ring_cons; | |
573 | u16 hw_comp_cons, sw_comp_cons, sw_comp_prod; | |
574 | int rx_pkt = 0; | |
575 | ||
576 | #ifdef BNX2X_STOP_ON_ERROR | |
577 | if (unlikely(bp->panic)) | |
578 | return 0; | |
579 | #endif | |
580 | ||
581 | /* CQ "next element" is of the size of the regular element, | |
582 | that's why it's ok here */ | |
583 | hw_comp_cons = le16_to_cpu(*fp->rx_cons_sb); | |
584 | if ((hw_comp_cons & MAX_RCQ_DESC_CNT) == MAX_RCQ_DESC_CNT) | |
585 | hw_comp_cons++; | |
586 | ||
587 | bd_cons = fp->rx_bd_cons; | |
588 | bd_prod = fp->rx_bd_prod; | |
589 | bd_prod_fw = bd_prod; | |
590 | sw_comp_cons = fp->rx_comp_cons; | |
591 | sw_comp_prod = fp->rx_comp_prod; | |
592 | ||
593 | /* Memory barrier necessary as speculative reads of the rx | |
594 | * buffer can be ahead of the index in the status block | |
595 | */ | |
596 | rmb(); | |
597 | ||
598 | DP(NETIF_MSG_RX_STATUS, | |
599 | "queue[%d]: hw_comp_cons %u sw_comp_cons %u\n", | |
600 | fp->index, hw_comp_cons, sw_comp_cons); | |
601 | ||
602 | while (sw_comp_cons != hw_comp_cons) { | |
603 | struct sw_rx_bd *rx_buf = NULL; | |
604 | struct sk_buff *skb; | |
605 | union eth_rx_cqe *cqe; | |
619c5cb6 | 606 | struct eth_fast_path_rx_cqe *cqe_fp; |
9f6c9258 | 607 | u8 cqe_fp_flags; |
619c5cb6 | 608 | enum eth_rx_cqe_type cqe_fp_type; |
9f6c9258 | 609 | u16 len, pad; |
e52fcb24 | 610 | u8 *data; |
9f6c9258 | 611 | |
619c5cb6 VZ |
612 | #ifdef BNX2X_STOP_ON_ERROR |
613 | if (unlikely(bp->panic)) | |
614 | return 0; | |
615 | #endif | |
616 | ||
9f6c9258 DK |
617 | comp_ring_cons = RCQ_BD(sw_comp_cons); |
618 | bd_prod = RX_BD(bd_prod); | |
619 | bd_cons = RX_BD(bd_cons); | |
620 | ||
9f6c9258 | 621 | cqe = &fp->rx_comp_ring[comp_ring_cons]; |
619c5cb6 VZ |
622 | cqe_fp = &cqe->fast_path_cqe; |
623 | cqe_fp_flags = cqe_fp->type_error_flags; | |
624 | cqe_fp_type = cqe_fp_flags & ETH_FAST_PATH_RX_CQE_TYPE; | |
9f6c9258 DK |
625 | |
626 | DP(NETIF_MSG_RX_STATUS, "CQE type %x err %x status %x" | |
627 | " queue %x vlan %x len %u\n", CQE_TYPE(cqe_fp_flags), | |
619c5cb6 VZ |
628 | cqe_fp_flags, cqe_fp->status_flags, |
629 | le32_to_cpu(cqe_fp->rss_hash_result), | |
630 | le16_to_cpu(cqe_fp->vlan_tag), le16_to_cpu(cqe_fp->pkt_len)); | |
9f6c9258 DK |
631 | |
632 | /* is this a slowpath msg? */ | |
619c5cb6 | 633 | if (unlikely(CQE_TYPE_SLOW(cqe_fp_type))) { |
9f6c9258 DK |
634 | bnx2x_sp_event(fp, cqe); |
635 | goto next_cqe; | |
e52fcb24 ED |
636 | } |
637 | rx_buf = &fp->rx_buf_ring[bd_cons]; | |
638 | data = rx_buf->data; | |
9f6c9258 | 639 | |
e52fcb24 | 640 | if (!CQE_TYPE_FAST(cqe_fp_type)) { |
619c5cb6 | 641 | #ifdef BNX2X_STOP_ON_ERROR |
e52fcb24 ED |
642 | /* sanity check */ |
643 | if (fp->disable_tpa && | |
644 | (CQE_TYPE_START(cqe_fp_type) || | |
645 | CQE_TYPE_STOP(cqe_fp_type))) | |
646 | BNX2X_ERR("START/STOP packet while " | |
647 | "disable_tpa type %x\n", | |
648 | CQE_TYPE(cqe_fp_type)); | |
619c5cb6 | 649 | #endif |
9f6c9258 | 650 | |
e52fcb24 ED |
651 | if (CQE_TYPE_START(cqe_fp_type)) { |
652 | u16 queue = cqe_fp->queue_index; | |
653 | DP(NETIF_MSG_RX_STATUS, | |
654 | "calling tpa_start on queue %d\n", | |
655 | queue); | |
9f6c9258 | 656 | |
e52fcb24 ED |
657 | bnx2x_tpa_start(fp, queue, |
658 | bd_cons, bd_prod, | |
659 | cqe_fp); | |
660 | goto next_rx; | |
661 | } else { | |
662 | u16 queue = | |
663 | cqe->end_agg_cqe.queue_index; | |
664 | DP(NETIF_MSG_RX_STATUS, | |
665 | "calling tpa_stop on queue %d\n", | |
666 | queue); | |
667 | ||
668 | bnx2x_tpa_stop(bp, fp, queue, | |
669 | &cqe->end_agg_cqe, | |
670 | comp_ring_cons); | |
9f6c9258 | 671 | #ifdef BNX2X_STOP_ON_ERROR |
e52fcb24 ED |
672 | if (bp->panic) |
673 | return 0; | |
9f6c9258 DK |
674 | #endif |
675 | ||
e52fcb24 ED |
676 | bnx2x_update_sge_prod(fp, cqe_fp); |
677 | goto next_cqe; | |
9f6c9258 | 678 | } |
e52fcb24 ED |
679 | } |
680 | /* non TPA */ | |
681 | len = le16_to_cpu(cqe_fp->pkt_len); | |
682 | pad = cqe_fp->placement_offset; | |
683 | dma_sync_single_for_cpu(&bp->pdev->dev, | |
9f6c9258 | 684 | dma_unmap_addr(rx_buf, mapping), |
e52fcb24 ED |
685 | pad + RX_COPY_THRESH, |
686 | DMA_FROM_DEVICE); | |
687 | pad += NET_SKB_PAD; | |
688 | prefetch(data + pad); /* speedup eth_type_trans() */ | |
689 | /* is this an error packet? */ | |
690 | if (unlikely(cqe_fp_flags & ETH_RX_ERROR_FALGS)) { | |
691 | DP(NETIF_MSG_RX_ERR, | |
692 | "ERROR flags %x rx packet %u\n", | |
693 | cqe_fp_flags, sw_comp_cons); | |
694 | fp->eth_q_stats.rx_err_discard_pkt++; | |
695 | goto reuse_rx; | |
696 | } | |
9f6c9258 | 697 | |
e52fcb24 ED |
698 | /* Since we don't have a jumbo ring |
699 | * copy small packets if mtu > 1500 | |
700 | */ | |
701 | if ((bp->dev->mtu > ETH_MAX_PACKET_SIZE) && | |
702 | (len <= RX_COPY_THRESH)) { | |
703 | skb = netdev_alloc_skb_ip_align(bp->dev, len); | |
704 | if (skb == NULL) { | |
9f6c9258 | 705 | DP(NETIF_MSG_RX_ERR, |
e52fcb24 ED |
706 | "ERROR packet dropped because of alloc failure\n"); |
707 | fp->eth_q_stats.rx_skb_alloc_failed++; | |
9f6c9258 DK |
708 | goto reuse_rx; |
709 | } | |
e52fcb24 ED |
710 | memcpy(skb->data, data + pad, len); |
711 | bnx2x_reuse_rx_data(fp, bd_cons, bd_prod); | |
712 | } else { | |
713 | if (likely(bnx2x_alloc_rx_data(bp, fp, bd_prod) == 0)) { | |
9f6c9258 | 714 | dma_unmap_single(&bp->pdev->dev, |
e52fcb24 | 715 | dma_unmap_addr(rx_buf, mapping), |
a8c94b91 | 716 | fp->rx_buf_size, |
9f6c9258 | 717 | DMA_FROM_DEVICE); |
e52fcb24 ED |
718 | skb = build_skb(data); |
719 | if (unlikely(!skb)) { | |
720 | kfree(data); | |
721 | fp->eth_q_stats.rx_skb_alloc_failed++; | |
722 | goto next_rx; | |
723 | } | |
9f6c9258 | 724 | skb_reserve(skb, pad); |
9f6c9258 DK |
725 | } else { |
726 | DP(NETIF_MSG_RX_ERR, | |
727 | "ERROR packet dropped because " | |
728 | "of alloc failure\n"); | |
729 | fp->eth_q_stats.rx_skb_alloc_failed++; | |
730 | reuse_rx: | |
e52fcb24 | 731 | bnx2x_reuse_rx_data(fp, bd_cons, bd_prod); |
9f6c9258 DK |
732 | goto next_rx; |
733 | } | |
036d2df9 | 734 | } |
9f6c9258 | 735 | |
036d2df9 DK |
736 | skb_put(skb, len); |
737 | skb->protocol = eth_type_trans(skb, bp->dev); | |
9f6c9258 | 738 | |
036d2df9 DK |
739 | /* Set Toeplitz hash for a none-LRO skb */ |
740 | skb->rxhash = bnx2x_get_rxhash(bp, cqe_fp); | |
9f6c9258 | 741 | |
036d2df9 | 742 | skb_checksum_none_assert(skb); |
f85582f8 | 743 | |
036d2df9 | 744 | if (bp->dev->features & NETIF_F_RXCSUM) { |
619c5cb6 | 745 | |
036d2df9 DK |
746 | if (likely(BNX2X_RX_CSUM_OK(cqe))) |
747 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
748 | else | |
749 | fp->eth_q_stats.hw_csum_err++; | |
9f6c9258 DK |
750 | } |
751 | ||
f233cafe | 752 | skb_record_rx_queue(skb, fp->rx_queue); |
9f6c9258 | 753 | |
619c5cb6 VZ |
754 | if (le16_to_cpu(cqe_fp->pars_flags.flags) & |
755 | PARSING_FLAGS_VLAN) | |
9bcc0893 | 756 | __vlan_hwaccel_put_tag(skb, |
619c5cb6 | 757 | le16_to_cpu(cqe_fp->vlan_tag)); |
9bcc0893 | 758 | napi_gro_receive(&fp->napi, skb); |
9f6c9258 DK |
759 | |
760 | ||
761 | next_rx: | |
e52fcb24 | 762 | rx_buf->data = NULL; |
9f6c9258 DK |
763 | |
764 | bd_cons = NEXT_RX_IDX(bd_cons); | |
765 | bd_prod = NEXT_RX_IDX(bd_prod); | |
766 | bd_prod_fw = NEXT_RX_IDX(bd_prod_fw); | |
767 | rx_pkt++; | |
768 | next_cqe: | |
769 | sw_comp_prod = NEXT_RCQ_IDX(sw_comp_prod); | |
770 | sw_comp_cons = NEXT_RCQ_IDX(sw_comp_cons); | |
771 | ||
772 | if (rx_pkt == budget) | |
773 | break; | |
774 | } /* while */ | |
775 | ||
776 | fp->rx_bd_cons = bd_cons; | |
777 | fp->rx_bd_prod = bd_prod_fw; | |
778 | fp->rx_comp_cons = sw_comp_cons; | |
779 | fp->rx_comp_prod = sw_comp_prod; | |
780 | ||
781 | /* Update producers */ | |
782 | bnx2x_update_rx_prod(bp, fp, bd_prod_fw, sw_comp_prod, | |
783 | fp->rx_sge_prod); | |
784 | ||
785 | fp->rx_pkt += rx_pkt; | |
786 | fp->rx_calls++; | |
787 | ||
788 | return rx_pkt; | |
789 | } | |
790 | ||
791 | static irqreturn_t bnx2x_msix_fp_int(int irq, void *fp_cookie) | |
792 | { | |
793 | struct bnx2x_fastpath *fp = fp_cookie; | |
794 | struct bnx2x *bp = fp->bp; | |
6383c0b3 | 795 | u8 cos; |
9f6c9258 | 796 | |
523224a3 DK |
797 | DP(BNX2X_MSG_FP, "got an MSI-X interrupt on IDX:SB " |
798 | "[fp %d fw_sd %d igusb %d]\n", | |
799 | fp->index, fp->fw_sb_id, fp->igu_sb_id); | |
800 | bnx2x_ack_sb(bp, fp->igu_sb_id, USTORM_ID, 0, IGU_INT_DISABLE, 0); | |
9f6c9258 DK |
801 | |
802 | #ifdef BNX2X_STOP_ON_ERROR | |
803 | if (unlikely(bp->panic)) | |
804 | return IRQ_HANDLED; | |
805 | #endif | |
806 | ||
807 | /* Handle Rx and Tx according to MSI-X vector */ | |
808 | prefetch(fp->rx_cons_sb); | |
6383c0b3 AE |
809 | |
810 | for_each_cos_in_tx_queue(fp, cos) | |
811 | prefetch(fp->txdata[cos].tx_cons_sb); | |
812 | ||
523224a3 | 813 | prefetch(&fp->sb_running_index[SM_RX_ID]); |
9f6c9258 DK |
814 | napi_schedule(&bnx2x_fp(bp, fp->index, napi)); |
815 | ||
816 | return IRQ_HANDLED; | |
817 | } | |
818 | ||
9f6c9258 DK |
819 | /* HW Lock for shared dual port PHYs */ |
820 | void bnx2x_acquire_phy_lock(struct bnx2x *bp) | |
821 | { | |
822 | mutex_lock(&bp->port.phy_mutex); | |
823 | ||
824 | if (bp->port.need_hw_lock) | |
825 | bnx2x_acquire_hw_lock(bp, HW_LOCK_RESOURCE_MDIO); | |
826 | } | |
827 | ||
828 | void bnx2x_release_phy_lock(struct bnx2x *bp) | |
829 | { | |
830 | if (bp->port.need_hw_lock) | |
831 | bnx2x_release_hw_lock(bp, HW_LOCK_RESOURCE_MDIO); | |
832 | ||
833 | mutex_unlock(&bp->port.phy_mutex); | |
834 | } | |
835 | ||
0793f83f DK |
836 | /* calculates MF speed according to current linespeed and MF configuration */ |
837 | u16 bnx2x_get_mf_speed(struct bnx2x *bp) | |
838 | { | |
839 | u16 line_speed = bp->link_vars.line_speed; | |
840 | if (IS_MF(bp)) { | |
faa6fcbb DK |
841 | u16 maxCfg = bnx2x_extract_max_cfg(bp, |
842 | bp->mf_config[BP_VN(bp)]); | |
843 | ||
844 | /* Calculate the current MAX line speed limit for the MF | |
845 | * devices | |
0793f83f | 846 | */ |
faa6fcbb DK |
847 | if (IS_MF_SI(bp)) |
848 | line_speed = (line_speed * maxCfg) / 100; | |
849 | else { /* SD mode */ | |
0793f83f DK |
850 | u16 vn_max_rate = maxCfg * 100; |
851 | ||
852 | if (vn_max_rate < line_speed) | |
853 | line_speed = vn_max_rate; | |
faa6fcbb | 854 | } |
0793f83f DK |
855 | } |
856 | ||
857 | return line_speed; | |
858 | } | |
859 | ||
2ae17f66 VZ |
860 | /** |
861 | * bnx2x_fill_report_data - fill link report data to report | |
862 | * | |
863 | * @bp: driver handle | |
864 | * @data: link state to update | |
865 | * | |
866 | * It uses a none-atomic bit operations because is called under the mutex. | |
867 | */ | |
868 | static inline void bnx2x_fill_report_data(struct bnx2x *bp, | |
869 | struct bnx2x_link_report_data *data) | |
870 | { | |
871 | u16 line_speed = bnx2x_get_mf_speed(bp); | |
872 | ||
873 | memset(data, 0, sizeof(*data)); | |
874 | ||
875 | /* Fill the report data: efective line speed */ | |
876 | data->line_speed = line_speed; | |
877 | ||
878 | /* Link is down */ | |
879 | if (!bp->link_vars.link_up || (bp->flags & MF_FUNC_DIS)) | |
880 | __set_bit(BNX2X_LINK_REPORT_LINK_DOWN, | |
881 | &data->link_report_flags); | |
882 | ||
883 | /* Full DUPLEX */ | |
884 | if (bp->link_vars.duplex == DUPLEX_FULL) | |
885 | __set_bit(BNX2X_LINK_REPORT_FD, &data->link_report_flags); | |
886 | ||
887 | /* Rx Flow Control is ON */ | |
888 | if (bp->link_vars.flow_ctrl & BNX2X_FLOW_CTRL_RX) | |
889 | __set_bit(BNX2X_LINK_REPORT_RX_FC_ON, &data->link_report_flags); | |
890 | ||
891 | /* Tx Flow Control is ON */ | |
892 | if (bp->link_vars.flow_ctrl & BNX2X_FLOW_CTRL_TX) | |
893 | __set_bit(BNX2X_LINK_REPORT_TX_FC_ON, &data->link_report_flags); | |
894 | } | |
895 | ||
896 | /** | |
897 | * bnx2x_link_report - report link status to OS. | |
898 | * | |
899 | * @bp: driver handle | |
900 | * | |
901 | * Calls the __bnx2x_link_report() under the same locking scheme | |
902 | * as a link/PHY state managing code to ensure a consistent link | |
903 | * reporting. | |
904 | */ | |
905 | ||
9f6c9258 DK |
906 | void bnx2x_link_report(struct bnx2x *bp) |
907 | { | |
2ae17f66 VZ |
908 | bnx2x_acquire_phy_lock(bp); |
909 | __bnx2x_link_report(bp); | |
910 | bnx2x_release_phy_lock(bp); | |
911 | } | |
9f6c9258 | 912 | |
2ae17f66 VZ |
913 | /** |
914 | * __bnx2x_link_report - report link status to OS. | |
915 | * | |
916 | * @bp: driver handle | |
917 | * | |
918 | * None atomic inmlementation. | |
919 | * Should be called under the phy_lock. | |
920 | */ | |
921 | void __bnx2x_link_report(struct bnx2x *bp) | |
922 | { | |
923 | struct bnx2x_link_report_data cur_data; | |
9f6c9258 | 924 | |
2ae17f66 VZ |
925 | /* reread mf_cfg */ |
926 | if (!CHIP_IS_E1(bp)) | |
927 | bnx2x_read_mf_cfg(bp); | |
928 | ||
929 | /* Read the current link report info */ | |
930 | bnx2x_fill_report_data(bp, &cur_data); | |
931 | ||
932 | /* Don't report link down or exactly the same link status twice */ | |
933 | if (!memcmp(&cur_data, &bp->last_reported_link, sizeof(cur_data)) || | |
934 | (test_bit(BNX2X_LINK_REPORT_LINK_DOWN, | |
935 | &bp->last_reported_link.link_report_flags) && | |
936 | test_bit(BNX2X_LINK_REPORT_LINK_DOWN, | |
937 | &cur_data.link_report_flags))) | |
938 | return; | |
939 | ||
940 | bp->link_cnt++; | |
9f6c9258 | 941 | |
2ae17f66 VZ |
942 | /* We are going to report a new link parameters now - |
943 | * remember the current data for the next time. | |
944 | */ | |
945 | memcpy(&bp->last_reported_link, &cur_data, sizeof(cur_data)); | |
9f6c9258 | 946 | |
2ae17f66 VZ |
947 | if (test_bit(BNX2X_LINK_REPORT_LINK_DOWN, |
948 | &cur_data.link_report_flags)) { | |
949 | netif_carrier_off(bp->dev); | |
950 | netdev_err(bp->dev, "NIC Link is Down\n"); | |
951 | return; | |
952 | } else { | |
94f05b0f JP |
953 | const char *duplex; |
954 | const char *flow; | |
955 | ||
2ae17f66 | 956 | netif_carrier_on(bp->dev); |
9f6c9258 | 957 | |
2ae17f66 VZ |
958 | if (test_and_clear_bit(BNX2X_LINK_REPORT_FD, |
959 | &cur_data.link_report_flags)) | |
94f05b0f | 960 | duplex = "full"; |
9f6c9258 | 961 | else |
94f05b0f | 962 | duplex = "half"; |
9f6c9258 | 963 | |
2ae17f66 VZ |
964 | /* Handle the FC at the end so that only these flags would be |
965 | * possibly set. This way we may easily check if there is no FC | |
966 | * enabled. | |
967 | */ | |
968 | if (cur_data.link_report_flags) { | |
969 | if (test_bit(BNX2X_LINK_REPORT_RX_FC_ON, | |
970 | &cur_data.link_report_flags)) { | |
2ae17f66 VZ |
971 | if (test_bit(BNX2X_LINK_REPORT_TX_FC_ON, |
972 | &cur_data.link_report_flags)) | |
94f05b0f JP |
973 | flow = "ON - receive & transmit"; |
974 | else | |
975 | flow = "ON - receive"; | |
9f6c9258 | 976 | } else { |
94f05b0f | 977 | flow = "ON - transmit"; |
9f6c9258 | 978 | } |
94f05b0f JP |
979 | } else { |
980 | flow = "none"; | |
9f6c9258 | 981 | } |
94f05b0f JP |
982 | netdev_info(bp->dev, "NIC Link is Up, %d Mbps %s duplex, Flow control: %s\n", |
983 | cur_data.line_speed, duplex, flow); | |
9f6c9258 DK |
984 | } |
985 | } | |
986 | ||
987 | void bnx2x_init_rx_rings(struct bnx2x *bp) | |
988 | { | |
989 | int func = BP_FUNC(bp); | |
523224a3 | 990 | u16 ring_prod; |
9f6c9258 | 991 | int i, j; |
25141580 | 992 | |
b3b83c3f | 993 | /* Allocate TPA resources */ |
ec6ba945 | 994 | for_each_rx_queue(bp, j) { |
523224a3 | 995 | struct bnx2x_fastpath *fp = &bp->fp[j]; |
9f6c9258 | 996 | |
a8c94b91 VZ |
997 | DP(NETIF_MSG_IFUP, |
998 | "mtu %d rx_buf_size %d\n", bp->dev->mtu, fp->rx_buf_size); | |
999 | ||
523224a3 | 1000 | if (!fp->disable_tpa) { |
619c5cb6 | 1001 | /* Fill the per-aggregtion pool */ |
dfacf138 | 1002 | for (i = 0; i < MAX_AGG_QS(bp); i++) { |
619c5cb6 VZ |
1003 | struct bnx2x_agg_info *tpa_info = |
1004 | &fp->tpa_info[i]; | |
1005 | struct sw_rx_bd *first_buf = | |
1006 | &tpa_info->first_buf; | |
1007 | ||
e52fcb24 ED |
1008 | first_buf->data = kmalloc(fp->rx_buf_size + NET_SKB_PAD, |
1009 | GFP_ATOMIC); | |
1010 | if (!first_buf->data) { | |
9f6c9258 DK |
1011 | BNX2X_ERR("Failed to allocate TPA " |
1012 | "skb pool for queue[%d] - " | |
1013 | "disabling TPA on this " | |
1014 | "queue!\n", j); | |
1015 | bnx2x_free_tpa_pool(bp, fp, i); | |
1016 | fp->disable_tpa = 1; | |
1017 | break; | |
1018 | } | |
619c5cb6 VZ |
1019 | dma_unmap_addr_set(first_buf, mapping, 0); |
1020 | tpa_info->tpa_state = BNX2X_TPA_STOP; | |
9f6c9258 | 1021 | } |
523224a3 DK |
1022 | |
1023 | /* "next page" elements initialization */ | |
1024 | bnx2x_set_next_page_sgl(fp); | |
1025 | ||
1026 | /* set SGEs bit mask */ | |
1027 | bnx2x_init_sge_ring_bit_mask(fp); | |
1028 | ||
1029 | /* Allocate SGEs and initialize the ring elements */ | |
1030 | for (i = 0, ring_prod = 0; | |
1031 | i < MAX_RX_SGE_CNT*NUM_RX_SGE_PAGES; i++) { | |
1032 | ||
1033 | if (bnx2x_alloc_rx_sge(bp, fp, ring_prod) < 0) { | |
1034 | BNX2X_ERR("was only able to allocate " | |
1035 | "%d rx sges\n", i); | |
619c5cb6 VZ |
1036 | BNX2X_ERR("disabling TPA for " |
1037 | "queue[%d]\n", j); | |
523224a3 | 1038 | /* Cleanup already allocated elements */ |
619c5cb6 VZ |
1039 | bnx2x_free_rx_sge_range(bp, fp, |
1040 | ring_prod); | |
1041 | bnx2x_free_tpa_pool(bp, fp, | |
dfacf138 | 1042 | MAX_AGG_QS(bp)); |
523224a3 DK |
1043 | fp->disable_tpa = 1; |
1044 | ring_prod = 0; | |
1045 | break; | |
1046 | } | |
1047 | ring_prod = NEXT_SGE_IDX(ring_prod); | |
1048 | } | |
1049 | ||
1050 | fp->rx_sge_prod = ring_prod; | |
9f6c9258 DK |
1051 | } |
1052 | } | |
1053 | ||
ec6ba945 | 1054 | for_each_rx_queue(bp, j) { |
9f6c9258 DK |
1055 | struct bnx2x_fastpath *fp = &bp->fp[j]; |
1056 | ||
1057 | fp->rx_bd_cons = 0; | |
9f6c9258 | 1058 | |
b3b83c3f DK |
1059 | /* Activate BD ring */ |
1060 | /* Warning! | |
1061 | * this will generate an interrupt (to the TSTORM) | |
1062 | * must only be done after chip is initialized | |
1063 | */ | |
1064 | bnx2x_update_rx_prod(bp, fp, fp->rx_bd_prod, fp->rx_comp_prod, | |
1065 | fp->rx_sge_prod); | |
9f6c9258 | 1066 | |
9f6c9258 DK |
1067 | if (j != 0) |
1068 | continue; | |
1069 | ||
619c5cb6 | 1070 | if (CHIP_IS_E1(bp)) { |
f2e0899f DK |
1071 | REG_WR(bp, BAR_USTRORM_INTMEM + |
1072 | USTORM_MEM_WORKAROUND_ADDRESS_OFFSET(func), | |
1073 | U64_LO(fp->rx_comp_mapping)); | |
1074 | REG_WR(bp, BAR_USTRORM_INTMEM + | |
1075 | USTORM_MEM_WORKAROUND_ADDRESS_OFFSET(func) + 4, | |
1076 | U64_HI(fp->rx_comp_mapping)); | |
1077 | } | |
9f6c9258 DK |
1078 | } |
1079 | } | |
f85582f8 | 1080 | |
9f6c9258 DK |
1081 | static void bnx2x_free_tx_skbs(struct bnx2x *bp) |
1082 | { | |
1083 | int i; | |
6383c0b3 | 1084 | u8 cos; |
9f6c9258 | 1085 | |
ec6ba945 | 1086 | for_each_tx_queue(bp, i) { |
9f6c9258 | 1087 | struct bnx2x_fastpath *fp = &bp->fp[i]; |
6383c0b3 AE |
1088 | for_each_cos_in_tx_queue(fp, cos) { |
1089 | struct bnx2x_fp_txdata *txdata = &fp->txdata[cos]; | |
2df1a70a | 1090 | unsigned pkts_compl = 0, bytes_compl = 0; |
9f6c9258 | 1091 | |
6383c0b3 AE |
1092 | u16 sw_prod = txdata->tx_pkt_prod; |
1093 | u16 sw_cons = txdata->tx_pkt_cons; | |
9f6c9258 | 1094 | |
6383c0b3 | 1095 | while (sw_cons != sw_prod) { |
2df1a70a TH |
1096 | bnx2x_free_tx_pkt(bp, txdata, TX_BD(sw_cons), |
1097 | &pkts_compl, &bytes_compl); | |
6383c0b3 AE |
1098 | sw_cons++; |
1099 | } | |
2df1a70a TH |
1100 | netdev_tx_reset_queue( |
1101 | netdev_get_tx_queue(bp->dev, txdata->txq_index)); | |
9f6c9258 DK |
1102 | } |
1103 | } | |
1104 | } | |
1105 | ||
b3b83c3f DK |
1106 | static void bnx2x_free_rx_bds(struct bnx2x_fastpath *fp) |
1107 | { | |
1108 | struct bnx2x *bp = fp->bp; | |
1109 | int i; | |
1110 | ||
1111 | /* ring wasn't allocated */ | |
1112 | if (fp->rx_buf_ring == NULL) | |
1113 | return; | |
1114 | ||
1115 | for (i = 0; i < NUM_RX_BD; i++) { | |
1116 | struct sw_rx_bd *rx_buf = &fp->rx_buf_ring[i]; | |
e52fcb24 | 1117 | u8 *data = rx_buf->data; |
b3b83c3f | 1118 | |
e52fcb24 | 1119 | if (data == NULL) |
b3b83c3f | 1120 | continue; |
b3b83c3f DK |
1121 | dma_unmap_single(&bp->pdev->dev, |
1122 | dma_unmap_addr(rx_buf, mapping), | |
1123 | fp->rx_buf_size, DMA_FROM_DEVICE); | |
1124 | ||
e52fcb24 ED |
1125 | rx_buf->data = NULL; |
1126 | kfree(data); | |
b3b83c3f DK |
1127 | } |
1128 | } | |
1129 | ||
9f6c9258 DK |
1130 | static void bnx2x_free_rx_skbs(struct bnx2x *bp) |
1131 | { | |
b3b83c3f | 1132 | int j; |
9f6c9258 | 1133 | |
ec6ba945 | 1134 | for_each_rx_queue(bp, j) { |
9f6c9258 DK |
1135 | struct bnx2x_fastpath *fp = &bp->fp[j]; |
1136 | ||
b3b83c3f | 1137 | bnx2x_free_rx_bds(fp); |
9f6c9258 | 1138 | |
9f6c9258 | 1139 | if (!fp->disable_tpa) |
dfacf138 | 1140 | bnx2x_free_tpa_pool(bp, fp, MAX_AGG_QS(bp)); |
9f6c9258 DK |
1141 | } |
1142 | } | |
1143 | ||
1144 | void bnx2x_free_skbs(struct bnx2x *bp) | |
1145 | { | |
1146 | bnx2x_free_tx_skbs(bp); | |
1147 | bnx2x_free_rx_skbs(bp); | |
1148 | } | |
1149 | ||
e3835b99 DK |
1150 | void bnx2x_update_max_mf_config(struct bnx2x *bp, u32 value) |
1151 | { | |
1152 | /* load old values */ | |
1153 | u32 mf_cfg = bp->mf_config[BP_VN(bp)]; | |
1154 | ||
1155 | if (value != bnx2x_extract_max_cfg(bp, mf_cfg)) { | |
1156 | /* leave all but MAX value */ | |
1157 | mf_cfg &= ~FUNC_MF_CFG_MAX_BW_MASK; | |
1158 | ||
1159 | /* set new MAX value */ | |
1160 | mf_cfg |= (value << FUNC_MF_CFG_MAX_BW_SHIFT) | |
1161 | & FUNC_MF_CFG_MAX_BW_MASK; | |
1162 | ||
1163 | bnx2x_fw_command(bp, DRV_MSG_CODE_SET_MF_BW, mf_cfg); | |
1164 | } | |
1165 | } | |
1166 | ||
ca92429f DK |
1167 | /** |
1168 | * bnx2x_free_msix_irqs - free previously requested MSI-X IRQ vectors | |
1169 | * | |
1170 | * @bp: driver handle | |
1171 | * @nvecs: number of vectors to be released | |
1172 | */ | |
1173 | static void bnx2x_free_msix_irqs(struct bnx2x *bp, int nvecs) | |
9f6c9258 | 1174 | { |
ca92429f | 1175 | int i, offset = 0; |
9f6c9258 | 1176 | |
ca92429f DK |
1177 | if (nvecs == offset) |
1178 | return; | |
1179 | free_irq(bp->msix_table[offset].vector, bp->dev); | |
9f6c9258 | 1180 | DP(NETIF_MSG_IFDOWN, "released sp irq (%d)\n", |
ca92429f DK |
1181 | bp->msix_table[offset].vector); |
1182 | offset++; | |
9f6c9258 | 1183 | #ifdef BCM_CNIC |
ca92429f DK |
1184 | if (nvecs == offset) |
1185 | return; | |
9f6c9258 DK |
1186 | offset++; |
1187 | #endif | |
ca92429f | 1188 | |
ec6ba945 | 1189 | for_each_eth_queue(bp, i) { |
ca92429f DK |
1190 | if (nvecs == offset) |
1191 | return; | |
1192 | DP(NETIF_MSG_IFDOWN, "about to release fp #%d->%d " | |
1193 | "irq\n", i, bp->msix_table[offset].vector); | |
9f6c9258 | 1194 | |
ca92429f | 1195 | free_irq(bp->msix_table[offset++].vector, &bp->fp[i]); |
9f6c9258 DK |
1196 | } |
1197 | } | |
1198 | ||
d6214d7a | 1199 | void bnx2x_free_irq(struct bnx2x *bp) |
9f6c9258 | 1200 | { |
d6214d7a | 1201 | if (bp->flags & USING_MSIX_FLAG) |
ca92429f | 1202 | bnx2x_free_msix_irqs(bp, BNX2X_NUM_ETH_QUEUES(bp) + |
6383c0b3 | 1203 | CNIC_PRESENT + 1); |
d6214d7a DK |
1204 | else if (bp->flags & USING_MSI_FLAG) |
1205 | free_irq(bp->pdev->irq, bp->dev); | |
1206 | else | |
9f6c9258 DK |
1207 | free_irq(bp->pdev->irq, bp->dev); |
1208 | } | |
1209 | ||
d6214d7a | 1210 | int bnx2x_enable_msix(struct bnx2x *bp) |
9f6c9258 | 1211 | { |
d6214d7a | 1212 | int msix_vec = 0, i, rc, req_cnt; |
9f6c9258 | 1213 | |
d6214d7a DK |
1214 | bp->msix_table[msix_vec].entry = msix_vec; |
1215 | DP(NETIF_MSG_IFUP, "msix_table[0].entry = %d (slowpath)\n", | |
1216 | bp->msix_table[0].entry); | |
1217 | msix_vec++; | |
9f6c9258 DK |
1218 | |
1219 | #ifdef BCM_CNIC | |
d6214d7a DK |
1220 | bp->msix_table[msix_vec].entry = msix_vec; |
1221 | DP(NETIF_MSG_IFUP, "msix_table[%d].entry = %d (CNIC)\n", | |
1222 | bp->msix_table[msix_vec].entry, bp->msix_table[msix_vec].entry); | |
1223 | msix_vec++; | |
9f6c9258 | 1224 | #endif |
6383c0b3 | 1225 | /* We need separate vectors for ETH queues only (not FCoE) */ |
ec6ba945 | 1226 | for_each_eth_queue(bp, i) { |
d6214d7a | 1227 | bp->msix_table[msix_vec].entry = msix_vec; |
9f6c9258 | 1228 | DP(NETIF_MSG_IFUP, "msix_table[%d].entry = %d " |
d6214d7a DK |
1229 | "(fastpath #%u)\n", msix_vec, msix_vec, i); |
1230 | msix_vec++; | |
9f6c9258 DK |
1231 | } |
1232 | ||
6383c0b3 | 1233 | req_cnt = BNX2X_NUM_ETH_QUEUES(bp) + CNIC_PRESENT + 1; |
d6214d7a DK |
1234 | |
1235 | rc = pci_enable_msix(bp->pdev, &bp->msix_table[0], req_cnt); | |
9f6c9258 DK |
1236 | |
1237 | /* | |
1238 | * reconfigure number of tx/rx queues according to available | |
1239 | * MSI-X vectors | |
1240 | */ | |
1241 | if (rc >= BNX2X_MIN_MSIX_VEC_CNT) { | |
d6214d7a DK |
1242 | /* how less vectors we will have? */ |
1243 | int diff = req_cnt - rc; | |
9f6c9258 DK |
1244 | |
1245 | DP(NETIF_MSG_IFUP, | |
1246 | "Trying to use less MSI-X vectors: %d\n", rc); | |
1247 | ||
1248 | rc = pci_enable_msix(bp->pdev, &bp->msix_table[0], rc); | |
1249 | ||
1250 | if (rc) { | |
1251 | DP(NETIF_MSG_IFUP, | |
1252 | "MSI-X is not attainable rc %d\n", rc); | |
1253 | return rc; | |
1254 | } | |
d6214d7a DK |
1255 | /* |
1256 | * decrease number of queues by number of unallocated entries | |
1257 | */ | |
1258 | bp->num_queues -= diff; | |
9f6c9258 DK |
1259 | |
1260 | DP(NETIF_MSG_IFUP, "New queue configuration set: %d\n", | |
1261 | bp->num_queues); | |
1262 | } else if (rc) { | |
d6214d7a DK |
1263 | /* fall to INTx if not enough memory */ |
1264 | if (rc == -ENOMEM) | |
1265 | bp->flags |= DISABLE_MSI_FLAG; | |
9f6c9258 DK |
1266 | DP(NETIF_MSG_IFUP, "MSI-X is not attainable rc %d\n", rc); |
1267 | return rc; | |
1268 | } | |
1269 | ||
1270 | bp->flags |= USING_MSIX_FLAG; | |
1271 | ||
1272 | return 0; | |
1273 | } | |
1274 | ||
1275 | static int bnx2x_req_msix_irqs(struct bnx2x *bp) | |
1276 | { | |
ca92429f | 1277 | int i, rc, offset = 0; |
9f6c9258 | 1278 | |
ca92429f DK |
1279 | rc = request_irq(bp->msix_table[offset++].vector, |
1280 | bnx2x_msix_sp_int, 0, | |
9f6c9258 DK |
1281 | bp->dev->name, bp->dev); |
1282 | if (rc) { | |
1283 | BNX2X_ERR("request sp irq failed\n"); | |
1284 | return -EBUSY; | |
1285 | } | |
1286 | ||
1287 | #ifdef BCM_CNIC | |
1288 | offset++; | |
1289 | #endif | |
ec6ba945 | 1290 | for_each_eth_queue(bp, i) { |
9f6c9258 DK |
1291 | struct bnx2x_fastpath *fp = &bp->fp[i]; |
1292 | snprintf(fp->name, sizeof(fp->name), "%s-fp-%d", | |
1293 | bp->dev->name, i); | |
1294 | ||
d6214d7a | 1295 | rc = request_irq(bp->msix_table[offset].vector, |
9f6c9258 DK |
1296 | bnx2x_msix_fp_int, 0, fp->name, fp); |
1297 | if (rc) { | |
ca92429f DK |
1298 | BNX2X_ERR("request fp #%d irq (%d) failed rc %d\n", i, |
1299 | bp->msix_table[offset].vector, rc); | |
1300 | bnx2x_free_msix_irqs(bp, offset); | |
9f6c9258 DK |
1301 | return -EBUSY; |
1302 | } | |
1303 | ||
d6214d7a | 1304 | offset++; |
9f6c9258 DK |
1305 | } |
1306 | ||
ec6ba945 | 1307 | i = BNX2X_NUM_ETH_QUEUES(bp); |
6383c0b3 | 1308 | offset = 1 + CNIC_PRESENT; |
9f6c9258 DK |
1309 | netdev_info(bp->dev, "using MSI-X IRQs: sp %d fp[%d] %d" |
1310 | " ... fp[%d] %d\n", | |
1311 | bp->msix_table[0].vector, | |
1312 | 0, bp->msix_table[offset].vector, | |
1313 | i - 1, bp->msix_table[offset + i - 1].vector); | |
1314 | ||
1315 | return 0; | |
1316 | } | |
1317 | ||
d6214d7a | 1318 | int bnx2x_enable_msi(struct bnx2x *bp) |
9f6c9258 DK |
1319 | { |
1320 | int rc; | |
1321 | ||
1322 | rc = pci_enable_msi(bp->pdev); | |
1323 | if (rc) { | |
1324 | DP(NETIF_MSG_IFUP, "MSI is not attainable\n"); | |
1325 | return -1; | |
1326 | } | |
1327 | bp->flags |= USING_MSI_FLAG; | |
1328 | ||
1329 | return 0; | |
1330 | } | |
1331 | ||
1332 | static int bnx2x_req_irq(struct bnx2x *bp) | |
1333 | { | |
1334 | unsigned long flags; | |
1335 | int rc; | |
1336 | ||
1337 | if (bp->flags & USING_MSI_FLAG) | |
1338 | flags = 0; | |
1339 | else | |
1340 | flags = IRQF_SHARED; | |
1341 | ||
1342 | rc = request_irq(bp->pdev->irq, bnx2x_interrupt, flags, | |
1343 | bp->dev->name, bp->dev); | |
9f6c9258 DK |
1344 | return rc; |
1345 | } | |
1346 | ||
619c5cb6 VZ |
1347 | static inline int bnx2x_setup_irqs(struct bnx2x *bp) |
1348 | { | |
1349 | int rc = 0; | |
1350 | if (bp->flags & USING_MSIX_FLAG) { | |
1351 | rc = bnx2x_req_msix_irqs(bp); | |
1352 | if (rc) | |
1353 | return rc; | |
1354 | } else { | |
1355 | bnx2x_ack_int(bp); | |
1356 | rc = bnx2x_req_irq(bp); | |
1357 | if (rc) { | |
1358 | BNX2X_ERR("IRQ request failed rc %d, aborting\n", rc); | |
1359 | return rc; | |
1360 | } | |
1361 | if (bp->flags & USING_MSI_FLAG) { | |
1362 | bp->dev->irq = bp->pdev->irq; | |
1363 | netdev_info(bp->dev, "using MSI IRQ %d\n", | |
1364 | bp->pdev->irq); | |
1365 | } | |
1366 | } | |
1367 | ||
1368 | return 0; | |
1369 | } | |
1370 | ||
1371 | static inline void bnx2x_napi_enable(struct bnx2x *bp) | |
9f6c9258 DK |
1372 | { |
1373 | int i; | |
1374 | ||
619c5cb6 | 1375 | for_each_rx_queue(bp, i) |
9f6c9258 DK |
1376 | napi_enable(&bnx2x_fp(bp, i, napi)); |
1377 | } | |
1378 | ||
619c5cb6 | 1379 | static inline void bnx2x_napi_disable(struct bnx2x *bp) |
9f6c9258 DK |
1380 | { |
1381 | int i; | |
1382 | ||
619c5cb6 | 1383 | for_each_rx_queue(bp, i) |
9f6c9258 DK |
1384 | napi_disable(&bnx2x_fp(bp, i, napi)); |
1385 | } | |
1386 | ||
1387 | void bnx2x_netif_start(struct bnx2x *bp) | |
1388 | { | |
4b7ed897 DK |
1389 | if (netif_running(bp->dev)) { |
1390 | bnx2x_napi_enable(bp); | |
1391 | bnx2x_int_enable(bp); | |
1392 | if (bp->state == BNX2X_STATE_OPEN) | |
1393 | netif_tx_wake_all_queues(bp->dev); | |
9f6c9258 DK |
1394 | } |
1395 | } | |
1396 | ||
1397 | void bnx2x_netif_stop(struct bnx2x *bp, int disable_hw) | |
1398 | { | |
1399 | bnx2x_int_disable_sync(bp, disable_hw); | |
1400 | bnx2x_napi_disable(bp); | |
9f6c9258 | 1401 | } |
9f6c9258 | 1402 | |
8307fa3e VZ |
1403 | u16 bnx2x_select_queue(struct net_device *dev, struct sk_buff *skb) |
1404 | { | |
8307fa3e | 1405 | struct bnx2x *bp = netdev_priv(dev); |
cdb9d6ae | 1406 | |
faa28314 | 1407 | #ifdef BCM_CNIC |
cdb9d6ae | 1408 | if (!NO_FCOE(bp)) { |
8307fa3e VZ |
1409 | struct ethhdr *hdr = (struct ethhdr *)skb->data; |
1410 | u16 ether_type = ntohs(hdr->h_proto); | |
1411 | ||
1412 | /* Skip VLAN tag if present */ | |
1413 | if (ether_type == ETH_P_8021Q) { | |
1414 | struct vlan_ethhdr *vhdr = | |
1415 | (struct vlan_ethhdr *)skb->data; | |
1416 | ||
1417 | ether_type = ntohs(vhdr->h_vlan_encapsulated_proto); | |
1418 | } | |
1419 | ||
1420 | /* If ethertype is FCoE or FIP - use FCoE ring */ | |
1421 | if ((ether_type == ETH_P_FCOE) || (ether_type == ETH_P_FIP)) | |
6383c0b3 | 1422 | return bnx2x_fcoe_tx(bp, txq_index); |
8307fa3e VZ |
1423 | } |
1424 | #endif | |
cdb9d6ae | 1425 | /* select a non-FCoE queue */ |
6383c0b3 | 1426 | return __skb_tx_hash(dev, skb, BNX2X_NUM_ETH_QUEUES(bp)); |
8307fa3e VZ |
1427 | } |
1428 | ||
d6214d7a DK |
1429 | void bnx2x_set_num_queues(struct bnx2x *bp) |
1430 | { | |
1431 | switch (bp->multi_mode) { | |
1432 | case ETH_RSS_MODE_DISABLED: | |
9f6c9258 | 1433 | bp->num_queues = 1; |
d6214d7a DK |
1434 | break; |
1435 | case ETH_RSS_MODE_REGULAR: | |
1436 | bp->num_queues = bnx2x_calc_num_queues(bp); | |
9f6c9258 | 1437 | break; |
f85582f8 | 1438 | |
9f6c9258 | 1439 | default: |
d6214d7a | 1440 | bp->num_queues = 1; |
9f6c9258 DK |
1441 | break; |
1442 | } | |
ec6ba945 | 1443 | |
614c76df DK |
1444 | #ifdef BCM_CNIC |
1445 | /* override in ISCSI SD mod */ | |
1446 | if (IS_MF_ISCSI_SD(bp)) | |
1447 | bp->num_queues = 1; | |
1448 | #endif | |
ec6ba945 | 1449 | /* Add special queues */ |
6383c0b3 | 1450 | bp->num_queues += NON_ETH_CONTEXT_USE; |
ec6ba945 VZ |
1451 | } |
1452 | ||
cdb9d6ae VZ |
1453 | /** |
1454 | * bnx2x_set_real_num_queues - configure netdev->real_num_[tx,rx]_queues | |
1455 | * | |
1456 | * @bp: Driver handle | |
1457 | * | |
1458 | * We currently support for at most 16 Tx queues for each CoS thus we will | |
1459 | * allocate a multiple of 16 for ETH L2 rings according to the value of the | |
1460 | * bp->max_cos. | |
1461 | * | |
1462 | * If there is an FCoE L2 queue the appropriate Tx queue will have the next | |
1463 | * index after all ETH L2 indices. | |
1464 | * | |
1465 | * If the actual number of Tx queues (for each CoS) is less than 16 then there | |
1466 | * will be the holes at the end of each group of 16 ETh L2 indices (0..15, | |
1467 | * 16..31,...) with indicies that are not coupled with any real Tx queue. | |
1468 | * | |
1469 | * The proper configuration of skb->queue_mapping is handled by | |
1470 | * bnx2x_select_queue() and __skb_tx_hash(). | |
1471 | * | |
1472 | * bnx2x_setup_tc() takes care of the proper TC mappings so that __skb_tx_hash() | |
1473 | * will return a proper Tx index if TC is enabled (netdev->num_tc > 0). | |
1474 | */ | |
ec6ba945 VZ |
1475 | static inline int bnx2x_set_real_num_queues(struct bnx2x *bp) |
1476 | { | |
6383c0b3 | 1477 | int rc, tx, rx; |
ec6ba945 | 1478 | |
6383c0b3 AE |
1479 | tx = MAX_TXQS_PER_COS * bp->max_cos; |
1480 | rx = BNX2X_NUM_ETH_QUEUES(bp); | |
ec6ba945 | 1481 | |
6383c0b3 AE |
1482 | /* account for fcoe queue */ |
1483 | #ifdef BCM_CNIC | |
1484 | if (!NO_FCOE(bp)) { | |
1485 | rx += FCOE_PRESENT; | |
1486 | tx += FCOE_PRESENT; | |
1487 | } | |
ec6ba945 | 1488 | #endif |
6383c0b3 AE |
1489 | |
1490 | rc = netif_set_real_num_tx_queues(bp->dev, tx); | |
1491 | if (rc) { | |
1492 | BNX2X_ERR("Failed to set real number of Tx queues: %d\n", rc); | |
1493 | return rc; | |
1494 | } | |
1495 | rc = netif_set_real_num_rx_queues(bp->dev, rx); | |
1496 | if (rc) { | |
1497 | BNX2X_ERR("Failed to set real number of Rx queues: %d\n", rc); | |
1498 | return rc; | |
1499 | } | |
1500 | ||
1501 | DP(NETIF_MSG_DRV, "Setting real num queues to (tx, rx) (%d, %d)\n", | |
1502 | tx, rx); | |
1503 | ||
ec6ba945 VZ |
1504 | return rc; |
1505 | } | |
1506 | ||
a8c94b91 VZ |
1507 | static inline void bnx2x_set_rx_buf_size(struct bnx2x *bp) |
1508 | { | |
1509 | int i; | |
1510 | ||
1511 | for_each_queue(bp, i) { | |
1512 | struct bnx2x_fastpath *fp = &bp->fp[i]; | |
e52fcb24 | 1513 | u32 mtu; |
a8c94b91 VZ |
1514 | |
1515 | /* Always use a mini-jumbo MTU for the FCoE L2 ring */ | |
1516 | if (IS_FCOE_IDX(i)) | |
1517 | /* | |
1518 | * Although there are no IP frames expected to arrive to | |
1519 | * this ring we still want to add an | |
1520 | * IP_HEADER_ALIGNMENT_PADDING to prevent a buffer | |
1521 | * overrun attack. | |
1522 | */ | |
e52fcb24 | 1523 | mtu = BNX2X_FCOE_MINI_JUMBO_MTU; |
a8c94b91 | 1524 | else |
e52fcb24 ED |
1525 | mtu = bp->dev->mtu; |
1526 | fp->rx_buf_size = BNX2X_FW_RX_ALIGN_START + | |
1527 | IP_HEADER_ALIGNMENT_PADDING + | |
1528 | ETH_OVREHEAD + | |
1529 | mtu + | |
1530 | BNX2X_FW_RX_ALIGN_END; | |
1531 | /* Note : rx_buf_size doesnt take into account NET_SKB_PAD */ | |
a8c94b91 VZ |
1532 | } |
1533 | } | |
1534 | ||
619c5cb6 VZ |
1535 | static inline int bnx2x_init_rss_pf(struct bnx2x *bp) |
1536 | { | |
1537 | int i; | |
1538 | u8 ind_table[T_ETH_INDIRECTION_TABLE_SIZE] = {0}; | |
1539 | u8 num_eth_queues = BNX2X_NUM_ETH_QUEUES(bp); | |
1540 | ||
1541 | /* | |
1542 | * Prepare the inital contents fo the indirection table if RSS is | |
1543 | * enabled | |
1544 | */ | |
1545 | if (bp->multi_mode != ETH_RSS_MODE_DISABLED) { | |
1546 | for (i = 0; i < sizeof(ind_table); i++) | |
1547 | ind_table[i] = | |
278bc429 BH |
1548 | bp->fp->cl_id + |
1549 | ethtool_rxfh_indir_default(i, num_eth_queues); | |
619c5cb6 VZ |
1550 | } |
1551 | ||
1552 | /* | |
1553 | * For 57710 and 57711 SEARCHER configuration (rss_keys) is | |
1554 | * per-port, so if explicit configuration is needed , do it only | |
1555 | * for a PMF. | |
1556 | * | |
1557 | * For 57712 and newer on the other hand it's a per-function | |
1558 | * configuration. | |
1559 | */ | |
1560 | return bnx2x_config_rss_pf(bp, ind_table, | |
1561 | bp->port.pmf || !CHIP_IS_E1x(bp)); | |
1562 | } | |
1563 | ||
1564 | int bnx2x_config_rss_pf(struct bnx2x *bp, u8 *ind_table, bool config_hash) | |
1565 | { | |
1566 | struct bnx2x_config_rss_params params = {0}; | |
1567 | int i; | |
1568 | ||
1569 | /* Although RSS is meaningless when there is a single HW queue we | |
1570 | * still need it enabled in order to have HW Rx hash generated. | |
1571 | * | |
1572 | * if (!is_eth_multi(bp)) | |
1573 | * bp->multi_mode = ETH_RSS_MODE_DISABLED; | |
1574 | */ | |
1575 | ||
1576 | params.rss_obj = &bp->rss_conf_obj; | |
1577 | ||
1578 | __set_bit(RAMROD_COMP_WAIT, ¶ms.ramrod_flags); | |
1579 | ||
1580 | /* RSS mode */ | |
1581 | switch (bp->multi_mode) { | |
1582 | case ETH_RSS_MODE_DISABLED: | |
1583 | __set_bit(BNX2X_RSS_MODE_DISABLED, ¶ms.rss_flags); | |
1584 | break; | |
1585 | case ETH_RSS_MODE_REGULAR: | |
1586 | __set_bit(BNX2X_RSS_MODE_REGULAR, ¶ms.rss_flags); | |
1587 | break; | |
1588 | case ETH_RSS_MODE_VLAN_PRI: | |
1589 | __set_bit(BNX2X_RSS_MODE_VLAN_PRI, ¶ms.rss_flags); | |
1590 | break; | |
1591 | case ETH_RSS_MODE_E1HOV_PRI: | |
1592 | __set_bit(BNX2X_RSS_MODE_E1HOV_PRI, ¶ms.rss_flags); | |
1593 | break; | |
1594 | case ETH_RSS_MODE_IP_DSCP: | |
1595 | __set_bit(BNX2X_RSS_MODE_IP_DSCP, ¶ms.rss_flags); | |
1596 | break; | |
1597 | default: | |
1598 | BNX2X_ERR("Unknown multi_mode: %d\n", bp->multi_mode); | |
1599 | return -EINVAL; | |
1600 | } | |
1601 | ||
1602 | /* If RSS is enabled */ | |
1603 | if (bp->multi_mode != ETH_RSS_MODE_DISABLED) { | |
1604 | /* RSS configuration */ | |
1605 | __set_bit(BNX2X_RSS_IPV4, ¶ms.rss_flags); | |
1606 | __set_bit(BNX2X_RSS_IPV4_TCP, ¶ms.rss_flags); | |
1607 | __set_bit(BNX2X_RSS_IPV6, ¶ms.rss_flags); | |
1608 | __set_bit(BNX2X_RSS_IPV6_TCP, ¶ms.rss_flags); | |
1609 | ||
1610 | /* Hash bits */ | |
1611 | params.rss_result_mask = MULTI_MASK; | |
1612 | ||
1613 | memcpy(params.ind_table, ind_table, sizeof(params.ind_table)); | |
1614 | ||
1615 | if (config_hash) { | |
1616 | /* RSS keys */ | |
1617 | for (i = 0; i < sizeof(params.rss_key) / 4; i++) | |
1618 | params.rss_key[i] = random32(); | |
1619 | ||
1620 | __set_bit(BNX2X_RSS_SET_SRCH, ¶ms.rss_flags); | |
1621 | } | |
1622 | } | |
1623 | ||
1624 | return bnx2x_config_rss(bp, ¶ms); | |
1625 | } | |
1626 | ||
1627 | static inline int bnx2x_init_hw(struct bnx2x *bp, u32 load_code) | |
1628 | { | |
1629 | struct bnx2x_func_state_params func_params = {0}; | |
1630 | ||
1631 | /* Prepare parameters for function state transitions */ | |
1632 | __set_bit(RAMROD_COMP_WAIT, &func_params.ramrod_flags); | |
1633 | ||
1634 | func_params.f_obj = &bp->func_obj; | |
1635 | func_params.cmd = BNX2X_F_CMD_HW_INIT; | |
1636 | ||
1637 | func_params.params.hw_init.load_phase = load_code; | |
1638 | ||
1639 | return bnx2x_func_state_change(bp, &func_params); | |
1640 | } | |
1641 | ||
1642 | /* | |
1643 | * Cleans the object that have internal lists without sending | |
1644 | * ramrods. Should be run when interrutps are disabled. | |
1645 | */ | |
1646 | static void bnx2x_squeeze_objects(struct bnx2x *bp) | |
1647 | { | |
1648 | int rc; | |
1649 | unsigned long ramrod_flags = 0, vlan_mac_flags = 0; | |
1650 | struct bnx2x_mcast_ramrod_params rparam = {0}; | |
1651 | struct bnx2x_vlan_mac_obj *mac_obj = &bp->fp->mac_obj; | |
1652 | ||
1653 | /***************** Cleanup MACs' object first *************************/ | |
1654 | ||
1655 | /* Wait for completion of requested */ | |
1656 | __set_bit(RAMROD_COMP_WAIT, &ramrod_flags); | |
1657 | /* Perform a dry cleanup */ | |
1658 | __set_bit(RAMROD_DRV_CLR_ONLY, &ramrod_flags); | |
1659 | ||
1660 | /* Clean ETH primary MAC */ | |
1661 | __set_bit(BNX2X_ETH_MAC, &vlan_mac_flags); | |
1662 | rc = mac_obj->delete_all(bp, &bp->fp->mac_obj, &vlan_mac_flags, | |
1663 | &ramrod_flags); | |
1664 | if (rc != 0) | |
1665 | BNX2X_ERR("Failed to clean ETH MACs: %d\n", rc); | |
1666 | ||
1667 | /* Cleanup UC list */ | |
1668 | vlan_mac_flags = 0; | |
1669 | __set_bit(BNX2X_UC_LIST_MAC, &vlan_mac_flags); | |
1670 | rc = mac_obj->delete_all(bp, mac_obj, &vlan_mac_flags, | |
1671 | &ramrod_flags); | |
1672 | if (rc != 0) | |
1673 | BNX2X_ERR("Failed to clean UC list MACs: %d\n", rc); | |
1674 | ||
1675 | /***************** Now clean mcast object *****************************/ | |
1676 | rparam.mcast_obj = &bp->mcast_obj; | |
1677 | __set_bit(RAMROD_DRV_CLR_ONLY, &rparam.ramrod_flags); | |
1678 | ||
1679 | /* Add a DEL command... */ | |
1680 | rc = bnx2x_config_mcast(bp, &rparam, BNX2X_MCAST_CMD_DEL); | |
1681 | if (rc < 0) | |
1682 | BNX2X_ERR("Failed to add a new DEL command to a multi-cast " | |
1683 | "object: %d\n", rc); | |
1684 | ||
1685 | /* ...and wait until all pending commands are cleared */ | |
1686 | rc = bnx2x_config_mcast(bp, &rparam, BNX2X_MCAST_CMD_CONT); | |
1687 | while (rc != 0) { | |
1688 | if (rc < 0) { | |
1689 | BNX2X_ERR("Failed to clean multi-cast object: %d\n", | |
1690 | rc); | |
1691 | return; | |
1692 | } | |
1693 | ||
1694 | rc = bnx2x_config_mcast(bp, &rparam, BNX2X_MCAST_CMD_CONT); | |
1695 | } | |
1696 | } | |
1697 | ||
1698 | #ifndef BNX2X_STOP_ON_ERROR | |
1699 | #define LOAD_ERROR_EXIT(bp, label) \ | |
1700 | do { \ | |
1701 | (bp)->state = BNX2X_STATE_ERROR; \ | |
1702 | goto label; \ | |
1703 | } while (0) | |
1704 | #else | |
1705 | #define LOAD_ERROR_EXIT(bp, label) \ | |
1706 | do { \ | |
1707 | (bp)->state = BNX2X_STATE_ERROR; \ | |
1708 | (bp)->panic = 1; \ | |
1709 | return -EBUSY; \ | |
1710 | } while (0) | |
1711 | #endif | |
1712 | ||
9f6c9258 DK |
1713 | /* must be called with rtnl_lock */ |
1714 | int bnx2x_nic_load(struct bnx2x *bp, int load_mode) | |
1715 | { | |
619c5cb6 | 1716 | int port = BP_PORT(bp); |
9f6c9258 DK |
1717 | u32 load_code; |
1718 | int i, rc; | |
1719 | ||
1720 | #ifdef BNX2X_STOP_ON_ERROR | |
1721 | if (unlikely(bp->panic)) | |
1722 | return -EPERM; | |
1723 | #endif | |
1724 | ||
1725 | bp->state = BNX2X_STATE_OPENING_WAIT4_LOAD; | |
1726 | ||
2ae17f66 VZ |
1727 | /* Set the initial link reported state to link down */ |
1728 | bnx2x_acquire_phy_lock(bp); | |
1729 | memset(&bp->last_reported_link, 0, sizeof(bp->last_reported_link)); | |
1730 | __set_bit(BNX2X_LINK_REPORT_LINK_DOWN, | |
1731 | &bp->last_reported_link.link_report_flags); | |
1732 | bnx2x_release_phy_lock(bp); | |
1733 | ||
523224a3 DK |
1734 | /* must be called before memory allocation and HW init */ |
1735 | bnx2x_ilt_set_info(bp); | |
1736 | ||
6383c0b3 AE |
1737 | /* |
1738 | * Zero fastpath structures preserving invariants like napi, which are | |
1739 | * allocated only once, fp index, max_cos, bp pointer. | |
1740 | * Also set fp->disable_tpa. | |
b3b83c3f DK |
1741 | */ |
1742 | for_each_queue(bp, i) | |
1743 | bnx2x_bz_fp(bp, i); | |
1744 | ||
6383c0b3 | 1745 | |
a8c94b91 VZ |
1746 | /* Set the receive queues buffer size */ |
1747 | bnx2x_set_rx_buf_size(bp); | |
1748 | ||
d6214d7a | 1749 | if (bnx2x_alloc_mem(bp)) |
9f6c9258 | 1750 | return -ENOMEM; |
d6214d7a | 1751 | |
b3b83c3f DK |
1752 | /* As long as bnx2x_alloc_mem() may possibly update |
1753 | * bp->num_queues, bnx2x_set_real_num_queues() should always | |
1754 | * come after it. | |
1755 | */ | |
ec6ba945 | 1756 | rc = bnx2x_set_real_num_queues(bp); |
d6214d7a | 1757 | if (rc) { |
ec6ba945 | 1758 | BNX2X_ERR("Unable to set real_num_queues\n"); |
619c5cb6 | 1759 | LOAD_ERROR_EXIT(bp, load_error0); |
9f6c9258 DK |
1760 | } |
1761 | ||
6383c0b3 AE |
1762 | /* configure multi cos mappings in kernel. |
1763 | * this configuration may be overriden by a multi class queue discipline | |
1764 | * or by a dcbx negotiation result. | |
1765 | */ | |
1766 | bnx2x_setup_tc(bp->dev, bp->max_cos); | |
1767 | ||
9f6c9258 DK |
1768 | bnx2x_napi_enable(bp); |
1769 | ||
9f6c9258 | 1770 | /* Send LOAD_REQUEST command to MCP |
619c5cb6 VZ |
1771 | * Returns the type of LOAD command: |
1772 | * if it is the first port to be initialized | |
1773 | * common blocks should be initialized, otherwise - not | |
1774 | */ | |
9f6c9258 | 1775 | if (!BP_NOMCP(bp)) { |
a22f0788 | 1776 | load_code = bnx2x_fw_command(bp, DRV_MSG_CODE_LOAD_REQ, 0); |
9f6c9258 DK |
1777 | if (!load_code) { |
1778 | BNX2X_ERR("MCP response failure, aborting\n"); | |
1779 | rc = -EBUSY; | |
619c5cb6 | 1780 | LOAD_ERROR_EXIT(bp, load_error1); |
9f6c9258 DK |
1781 | } |
1782 | if (load_code == FW_MSG_CODE_DRV_LOAD_REFUSED) { | |
1783 | rc = -EBUSY; /* other port in diagnostic mode */ | |
619c5cb6 | 1784 | LOAD_ERROR_EXIT(bp, load_error1); |
9f6c9258 DK |
1785 | } |
1786 | ||
1787 | } else { | |
f2e0899f | 1788 | int path = BP_PATH(bp); |
9f6c9258 | 1789 | |
f2e0899f DK |
1790 | DP(NETIF_MSG_IFUP, "NO MCP - load counts[%d] %d, %d, %d\n", |
1791 | path, load_count[path][0], load_count[path][1], | |
1792 | load_count[path][2]); | |
1793 | load_count[path][0]++; | |
1794 | load_count[path][1 + port]++; | |
1795 | DP(NETIF_MSG_IFUP, "NO MCP - new load counts[%d] %d, %d, %d\n", | |
1796 | path, load_count[path][0], load_count[path][1], | |
1797 | load_count[path][2]); | |
1798 | if (load_count[path][0] == 1) | |
9f6c9258 | 1799 | load_code = FW_MSG_CODE_DRV_LOAD_COMMON; |
f2e0899f | 1800 | else if (load_count[path][1 + port] == 1) |
9f6c9258 DK |
1801 | load_code = FW_MSG_CODE_DRV_LOAD_PORT; |
1802 | else | |
1803 | load_code = FW_MSG_CODE_DRV_LOAD_FUNCTION; | |
1804 | } | |
1805 | ||
1806 | if ((load_code == FW_MSG_CODE_DRV_LOAD_COMMON) || | |
f2e0899f | 1807 | (load_code == FW_MSG_CODE_DRV_LOAD_COMMON_CHIP) || |
3deb8167 | 1808 | (load_code == FW_MSG_CODE_DRV_LOAD_PORT)) { |
9f6c9258 | 1809 | bp->port.pmf = 1; |
3deb8167 YR |
1810 | /* |
1811 | * We need the barrier to ensure the ordering between the | |
1812 | * writing to bp->port.pmf here and reading it from the | |
1813 | * bnx2x_periodic_task(). | |
1814 | */ | |
1815 | smp_mb(); | |
1816 | queue_delayed_work(bnx2x_wq, &bp->period_task, 0); | |
1817 | } else | |
9f6c9258 | 1818 | bp->port.pmf = 0; |
6383c0b3 | 1819 | |
9f6c9258 DK |
1820 | DP(NETIF_MSG_LINK, "pmf %d\n", bp->port.pmf); |
1821 | ||
619c5cb6 VZ |
1822 | /* Init Function state controlling object */ |
1823 | bnx2x__init_func_obj(bp); | |
1824 | ||
9f6c9258 DK |
1825 | /* Initialize HW */ |
1826 | rc = bnx2x_init_hw(bp, load_code); | |
1827 | if (rc) { | |
1828 | BNX2X_ERR("HW init failed, aborting\n"); | |
a22f0788 | 1829 | bnx2x_fw_command(bp, DRV_MSG_CODE_LOAD_DONE, 0); |
619c5cb6 | 1830 | LOAD_ERROR_EXIT(bp, load_error2); |
9f6c9258 DK |
1831 | } |
1832 | ||
d6214d7a DK |
1833 | /* Connect to IRQs */ |
1834 | rc = bnx2x_setup_irqs(bp); | |
523224a3 DK |
1835 | if (rc) { |
1836 | bnx2x_fw_command(bp, DRV_MSG_CODE_LOAD_DONE, 0); | |
619c5cb6 | 1837 | LOAD_ERROR_EXIT(bp, load_error2); |
523224a3 DK |
1838 | } |
1839 | ||
9f6c9258 DK |
1840 | /* Setup NIC internals and enable interrupts */ |
1841 | bnx2x_nic_init(bp, load_code); | |
1842 | ||
619c5cb6 VZ |
1843 | /* Init per-function objects */ |
1844 | bnx2x_init_bp_objs(bp); | |
1845 | ||
f2e0899f DK |
1846 | if (((load_code == FW_MSG_CODE_DRV_LOAD_COMMON) || |
1847 | (load_code == FW_MSG_CODE_DRV_LOAD_COMMON_CHIP)) && | |
619c5cb6 VZ |
1848 | (bp->common.shmem2_base)) { |
1849 | if (SHMEM2_HAS(bp, dcc_support)) | |
1850 | SHMEM2_WR(bp, dcc_support, | |
1851 | (SHMEM_DCC_SUPPORT_DISABLE_ENABLE_PF_TLV | | |
1852 | SHMEM_DCC_SUPPORT_BANDWIDTH_ALLOCATION_TLV)); | |
1853 | } | |
1854 | ||
1855 | bp->state = BNX2X_STATE_OPENING_WAIT4_PORT; | |
1856 | rc = bnx2x_func_start(bp); | |
1857 | if (rc) { | |
1858 | BNX2X_ERR("Function start failed!\n"); | |
c636322b | 1859 | bnx2x_fw_command(bp, DRV_MSG_CODE_LOAD_DONE, 0); |
619c5cb6 VZ |
1860 | LOAD_ERROR_EXIT(bp, load_error3); |
1861 | } | |
9f6c9258 DK |
1862 | |
1863 | /* Send LOAD_DONE command to MCP */ | |
1864 | if (!BP_NOMCP(bp)) { | |
a22f0788 | 1865 | load_code = bnx2x_fw_command(bp, DRV_MSG_CODE_LOAD_DONE, 0); |
9f6c9258 DK |
1866 | if (!load_code) { |
1867 | BNX2X_ERR("MCP response failure, aborting\n"); | |
1868 | rc = -EBUSY; | |
619c5cb6 | 1869 | LOAD_ERROR_EXIT(bp, load_error3); |
9f6c9258 DK |
1870 | } |
1871 | } | |
1872 | ||
619c5cb6 | 1873 | rc = bnx2x_setup_leading(bp); |
9f6c9258 DK |
1874 | if (rc) { |
1875 | BNX2X_ERR("Setup leading failed!\n"); | |
619c5cb6 | 1876 | LOAD_ERROR_EXIT(bp, load_error3); |
f2e0899f | 1877 | } |
9f6c9258 | 1878 | |
9f6c9258 | 1879 | #ifdef BCM_CNIC |
523224a3 | 1880 | /* Enable Timer scan */ |
619c5cb6 | 1881 | REG_WR(bp, TM_REG_EN_LINEAR0_TIMER + port*4, 1); |
9f6c9258 | 1882 | #endif |
f85582f8 | 1883 | |
523224a3 | 1884 | for_each_nondefault_queue(bp, i) { |
619c5cb6 | 1885 | rc = bnx2x_setup_queue(bp, &bp->fp[i], 0); |
523224a3 | 1886 | if (rc) |
619c5cb6 | 1887 | LOAD_ERROR_EXIT(bp, load_error4); |
523224a3 DK |
1888 | } |
1889 | ||
619c5cb6 VZ |
1890 | rc = bnx2x_init_rss_pf(bp); |
1891 | if (rc) | |
1892 | LOAD_ERROR_EXIT(bp, load_error4); | |
1893 | ||
523224a3 DK |
1894 | /* Now when Clients are configured we are ready to work */ |
1895 | bp->state = BNX2X_STATE_OPEN; | |
1896 | ||
619c5cb6 VZ |
1897 | /* Configure a ucast MAC */ |
1898 | rc = bnx2x_set_eth_mac(bp, true); | |
1899 | if (rc) | |
1900 | LOAD_ERROR_EXIT(bp, load_error4); | |
6e30dd4e | 1901 | |
e3835b99 DK |
1902 | if (bp->pending_max) { |
1903 | bnx2x_update_max_mf_config(bp, bp->pending_max); | |
1904 | bp->pending_max = 0; | |
1905 | } | |
1906 | ||
9f6c9258 DK |
1907 | if (bp->port.pmf) |
1908 | bnx2x_initial_phy_init(bp, load_mode); | |
1909 | ||
619c5cb6 VZ |
1910 | /* Start fast path */ |
1911 | ||
1912 | /* Initialize Rx filter. */ | |
1913 | netif_addr_lock_bh(bp->dev); | |
6e30dd4e | 1914 | bnx2x_set_rx_mode(bp->dev); |
619c5cb6 | 1915 | netif_addr_unlock_bh(bp->dev); |
6e30dd4e | 1916 | |
619c5cb6 | 1917 | /* Start the Tx */ |
9f6c9258 DK |
1918 | switch (load_mode) { |
1919 | case LOAD_NORMAL: | |
523224a3 DK |
1920 | /* Tx queue should be only reenabled */ |
1921 | netif_tx_wake_all_queues(bp->dev); | |
9f6c9258 DK |
1922 | break; |
1923 | ||
1924 | case LOAD_OPEN: | |
1925 | netif_tx_start_all_queues(bp->dev); | |
523224a3 | 1926 | smp_mb__after_clear_bit(); |
9f6c9258 DK |
1927 | break; |
1928 | ||
1929 | case LOAD_DIAG: | |
9f6c9258 DK |
1930 | bp->state = BNX2X_STATE_DIAG; |
1931 | break; | |
1932 | ||
1933 | default: | |
1934 | break; | |
1935 | } | |
1936 | ||
00253a8c DK |
1937 | if (bp->port.pmf) |
1938 | bnx2x_update_drv_flags(bp, DRV_FLAGS_DCB_CONFIGURED, 0); | |
1939 | else | |
9f6c9258 DK |
1940 | bnx2x__link_status_update(bp); |
1941 | ||
1942 | /* start the timer */ | |
1943 | mod_timer(&bp->timer, jiffies + bp->current_interval); | |
1944 | ||
1945 | #ifdef BCM_CNIC | |
b306f5ed DK |
1946 | /* re-read iscsi info */ |
1947 | bnx2x_get_iscsi_info(bp); | |
9f6c9258 DK |
1948 | bnx2x_setup_cnic_irq_info(bp); |
1949 | if (bp->state == BNX2X_STATE_OPEN) | |
1950 | bnx2x_cnic_notify(bp, CNIC_CTL_START_CMD); | |
1951 | #endif | |
1952 | bnx2x_inc_load_cnt(bp); | |
1953 | ||
619c5cb6 VZ |
1954 | /* Wait for all pending SP commands to complete */ |
1955 | if (!bnx2x_wait_sp_comp(bp, ~0x0UL)) { | |
1956 | BNX2X_ERR("Timeout waiting for SP elements to complete\n"); | |
1957 | bnx2x_nic_unload(bp, UNLOAD_CLOSE); | |
1958 | return -EBUSY; | |
1959 | } | |
6891dd25 | 1960 | |
619c5cb6 | 1961 | bnx2x_dcbx_init(bp); |
9f6c9258 DK |
1962 | return 0; |
1963 | ||
619c5cb6 | 1964 | #ifndef BNX2X_STOP_ON_ERROR |
9f6c9258 | 1965 | load_error4: |
619c5cb6 | 1966 | #ifdef BCM_CNIC |
9f6c9258 | 1967 | /* Disable Timer scan */ |
619c5cb6 | 1968 | REG_WR(bp, TM_REG_EN_LINEAR0_TIMER + port*4, 0); |
9f6c9258 DK |
1969 | #endif |
1970 | load_error3: | |
1971 | bnx2x_int_disable_sync(bp, 1); | |
d6214d7a | 1972 | |
619c5cb6 VZ |
1973 | /* Clean queueable objects */ |
1974 | bnx2x_squeeze_objects(bp); | |
1975 | ||
9f6c9258 DK |
1976 | /* Free SKBs, SGEs, TPA pool and driver internals */ |
1977 | bnx2x_free_skbs(bp); | |
ec6ba945 | 1978 | for_each_rx_queue(bp, i) |
9f6c9258 | 1979 | bnx2x_free_rx_sge_range(bp, bp->fp + i, NUM_RX_SGE); |
d6214d7a | 1980 | |
9f6c9258 | 1981 | /* Release IRQs */ |
d6214d7a DK |
1982 | bnx2x_free_irq(bp); |
1983 | load_error2: | |
1984 | if (!BP_NOMCP(bp)) { | |
1985 | bnx2x_fw_command(bp, DRV_MSG_CODE_UNLOAD_REQ_WOL_MCP, 0); | |
1986 | bnx2x_fw_command(bp, DRV_MSG_CODE_UNLOAD_DONE, 0); | |
1987 | } | |
1988 | ||
1989 | bp->port.pmf = 0; | |
9f6c9258 DK |
1990 | load_error1: |
1991 | bnx2x_napi_disable(bp); | |
d6214d7a | 1992 | load_error0: |
9f6c9258 DK |
1993 | bnx2x_free_mem(bp); |
1994 | ||
1995 | return rc; | |
619c5cb6 | 1996 | #endif /* ! BNX2X_STOP_ON_ERROR */ |
9f6c9258 DK |
1997 | } |
1998 | ||
1999 | /* must be called with rtnl_lock */ | |
2000 | int bnx2x_nic_unload(struct bnx2x *bp, int unload_mode) | |
2001 | { | |
2002 | int i; | |
c9ee9206 VZ |
2003 | bool global = false; |
2004 | ||
2005 | if ((bp->state == BNX2X_STATE_CLOSED) || | |
2006 | (bp->state == BNX2X_STATE_ERROR)) { | |
2007 | /* We can get here if the driver has been unloaded | |
2008 | * during parity error recovery and is either waiting for a | |
2009 | * leader to complete or for other functions to unload and | |
2010 | * then ifdown has been issued. In this case we want to | |
2011 | * unload and let other functions to complete a recovery | |
2012 | * process. | |
2013 | */ | |
9f6c9258 DK |
2014 | bp->recovery_state = BNX2X_RECOVERY_DONE; |
2015 | bp->is_leader = 0; | |
c9ee9206 VZ |
2016 | bnx2x_release_leader_lock(bp); |
2017 | smp_mb(); | |
2018 | ||
2019 | DP(NETIF_MSG_HW, "Releasing a leadership...\n"); | |
9f6c9258 DK |
2020 | |
2021 | return -EINVAL; | |
2022 | } | |
2023 | ||
87b7ba3d VZ |
2024 | /* |
2025 | * It's important to set the bp->state to the value different from | |
2026 | * BNX2X_STATE_OPEN and only then stop the Tx. Otherwise bnx2x_tx_int() | |
2027 | * may restart the Tx from the NAPI context (see bnx2x_tx_int()). | |
2028 | */ | |
2029 | bp->state = BNX2X_STATE_CLOSING_WAIT4_HALT; | |
2030 | smp_mb(); | |
2031 | ||
9505ee37 VZ |
2032 | /* Stop Tx */ |
2033 | bnx2x_tx_disable(bp); | |
2034 | ||
9f6c9258 DK |
2035 | #ifdef BCM_CNIC |
2036 | bnx2x_cnic_notify(bp, CNIC_CTL_STOP_CMD); | |
2037 | #endif | |
9f6c9258 | 2038 | |
9f6c9258 | 2039 | bp->rx_mode = BNX2X_RX_MODE_NONE; |
9f6c9258 | 2040 | |
9f6c9258 | 2041 | del_timer_sync(&bp->timer); |
f85582f8 | 2042 | |
619c5cb6 VZ |
2043 | /* Set ALWAYS_ALIVE bit in shmem */ |
2044 | bp->fw_drv_pulse_wr_seq |= DRV_PULSE_ALWAYS_ALIVE; | |
2045 | ||
2046 | bnx2x_drv_pulse(bp); | |
9f6c9258 | 2047 | |
f85582f8 | 2048 | bnx2x_stats_handle(bp, STATS_EVENT_STOP); |
9f6c9258 DK |
2049 | |
2050 | /* Cleanup the chip if needed */ | |
2051 | if (unload_mode != UNLOAD_RECOVERY) | |
2052 | bnx2x_chip_cleanup(bp, unload_mode); | |
523224a3 | 2053 | else { |
c9ee9206 VZ |
2054 | /* Send the UNLOAD_REQUEST to the MCP */ |
2055 | bnx2x_send_unload_req(bp, unload_mode); | |
2056 | ||
2057 | /* | |
2058 | * Prevent transactions to host from the functions on the | |
2059 | * engine that doesn't reset global blocks in case of global | |
2060 | * attention once gloabl blocks are reset and gates are opened | |
2061 | * (the engine which leader will perform the recovery | |
2062 | * last). | |
2063 | */ | |
2064 | if (!CHIP_IS_E1x(bp)) | |
2065 | bnx2x_pf_disable(bp); | |
2066 | ||
2067 | /* Disable HW interrupts, NAPI */ | |
523224a3 DK |
2068 | bnx2x_netif_stop(bp, 1); |
2069 | ||
2070 | /* Release IRQs */ | |
d6214d7a | 2071 | bnx2x_free_irq(bp); |
c9ee9206 VZ |
2072 | |
2073 | /* Report UNLOAD_DONE to MCP */ | |
2074 | bnx2x_send_unload_done(bp); | |
523224a3 | 2075 | } |
9f6c9258 | 2076 | |
619c5cb6 VZ |
2077 | /* |
2078 | * At this stage no more interrupts will arrive so we may safly clean | |
2079 | * the queueable objects here in case they failed to get cleaned so far. | |
2080 | */ | |
2081 | bnx2x_squeeze_objects(bp); | |
2082 | ||
79616895 VZ |
2083 | /* There should be no more pending SP commands at this stage */ |
2084 | bp->sp_state = 0; | |
2085 | ||
9f6c9258 DK |
2086 | bp->port.pmf = 0; |
2087 | ||
2088 | /* Free SKBs, SGEs, TPA pool and driver internals */ | |
2089 | bnx2x_free_skbs(bp); | |
ec6ba945 | 2090 | for_each_rx_queue(bp, i) |
9f6c9258 | 2091 | bnx2x_free_rx_sge_range(bp, bp->fp + i, NUM_RX_SGE); |
d6214d7a | 2092 | |
9f6c9258 DK |
2093 | bnx2x_free_mem(bp); |
2094 | ||
2095 | bp->state = BNX2X_STATE_CLOSED; | |
2096 | ||
c9ee9206 VZ |
2097 | /* Check if there are pending parity attentions. If there are - set |
2098 | * RECOVERY_IN_PROGRESS. | |
2099 | */ | |
2100 | if (bnx2x_chk_parity_attn(bp, &global, false)) { | |
2101 | bnx2x_set_reset_in_progress(bp); | |
2102 | ||
2103 | /* Set RESET_IS_GLOBAL if needed */ | |
2104 | if (global) | |
2105 | bnx2x_set_reset_global(bp); | |
2106 | } | |
2107 | ||
2108 | ||
9f6c9258 DK |
2109 | /* The last driver must disable a "close the gate" if there is no |
2110 | * parity attention or "process kill" pending. | |
2111 | */ | |
c9ee9206 | 2112 | if (!bnx2x_dec_load_cnt(bp) && bnx2x_reset_is_done(bp, BP_PATH(bp))) |
9f6c9258 DK |
2113 | bnx2x_disable_close_the_gate(bp); |
2114 | ||
9f6c9258 DK |
2115 | return 0; |
2116 | } | |
f85582f8 | 2117 | |
9f6c9258 DK |
2118 | int bnx2x_set_power_state(struct bnx2x *bp, pci_power_t state) |
2119 | { | |
2120 | u16 pmcsr; | |
2121 | ||
adf5f6a1 DK |
2122 | /* If there is no power capability, silently succeed */ |
2123 | if (!bp->pm_cap) { | |
2124 | DP(NETIF_MSG_HW, "No power capability. Breaking.\n"); | |
2125 | return 0; | |
2126 | } | |
2127 | ||
9f6c9258 DK |
2128 | pci_read_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, &pmcsr); |
2129 | ||
2130 | switch (state) { | |
2131 | case PCI_D0: | |
2132 | pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, | |
2133 | ((pmcsr & ~PCI_PM_CTRL_STATE_MASK) | | |
2134 | PCI_PM_CTRL_PME_STATUS)); | |
2135 | ||
2136 | if (pmcsr & PCI_PM_CTRL_STATE_MASK) | |
2137 | /* delay required during transition out of D3hot */ | |
2138 | msleep(20); | |
2139 | break; | |
2140 | ||
2141 | case PCI_D3hot: | |
2142 | /* If there are other clients above don't | |
2143 | shut down the power */ | |
2144 | if (atomic_read(&bp->pdev->enable_cnt) != 1) | |
2145 | return 0; | |
2146 | /* Don't shut down the power for emulation and FPGA */ | |
2147 | if (CHIP_REV_IS_SLOW(bp)) | |
2148 | return 0; | |
2149 | ||
2150 | pmcsr &= ~PCI_PM_CTRL_STATE_MASK; | |
2151 | pmcsr |= 3; | |
2152 | ||
2153 | if (bp->wol) | |
2154 | pmcsr |= PCI_PM_CTRL_PME_ENABLE; | |
2155 | ||
2156 | pci_write_config_word(bp->pdev, bp->pm_cap + PCI_PM_CTRL, | |
2157 | pmcsr); | |
2158 | ||
2159 | /* No more memory access after this point until | |
2160 | * device is brought back to D0. | |
2161 | */ | |
2162 | break; | |
2163 | ||
2164 | default: | |
2165 | return -EINVAL; | |
2166 | } | |
2167 | return 0; | |
2168 | } | |
2169 | ||
9f6c9258 DK |
2170 | /* |
2171 | * net_device service functions | |
2172 | */ | |
d6214d7a | 2173 | int bnx2x_poll(struct napi_struct *napi, int budget) |
9f6c9258 DK |
2174 | { |
2175 | int work_done = 0; | |
6383c0b3 | 2176 | u8 cos; |
9f6c9258 DK |
2177 | struct bnx2x_fastpath *fp = container_of(napi, struct bnx2x_fastpath, |
2178 | napi); | |
2179 | struct bnx2x *bp = fp->bp; | |
2180 | ||
2181 | while (1) { | |
2182 | #ifdef BNX2X_STOP_ON_ERROR | |
2183 | if (unlikely(bp->panic)) { | |
2184 | napi_complete(napi); | |
2185 | return 0; | |
2186 | } | |
2187 | #endif | |
2188 | ||
6383c0b3 AE |
2189 | for_each_cos_in_tx_queue(fp, cos) |
2190 | if (bnx2x_tx_queue_has_work(&fp->txdata[cos])) | |
2191 | bnx2x_tx_int(bp, &fp->txdata[cos]); | |
2192 | ||
9f6c9258 DK |
2193 | |
2194 | if (bnx2x_has_rx_work(fp)) { | |
2195 | work_done += bnx2x_rx_int(fp, budget - work_done); | |
2196 | ||
2197 | /* must not complete if we consumed full budget */ | |
2198 | if (work_done >= budget) | |
2199 | break; | |
2200 | } | |
2201 | ||
2202 | /* Fall out from the NAPI loop if needed */ | |
2203 | if (!(bnx2x_has_rx_work(fp) || bnx2x_has_tx_work(fp))) { | |
ec6ba945 VZ |
2204 | #ifdef BCM_CNIC |
2205 | /* No need to update SB for FCoE L2 ring as long as | |
2206 | * it's connected to the default SB and the SB | |
2207 | * has been updated when NAPI was scheduled. | |
2208 | */ | |
2209 | if (IS_FCOE_FP(fp)) { | |
2210 | napi_complete(napi); | |
2211 | break; | |
2212 | } | |
2213 | #endif | |
2214 | ||
9f6c9258 | 2215 | bnx2x_update_fpsb_idx(fp); |
f85582f8 DK |
2216 | /* bnx2x_has_rx_work() reads the status block, |
2217 | * thus we need to ensure that status block indices | |
2218 | * have been actually read (bnx2x_update_fpsb_idx) | |
2219 | * prior to this check (bnx2x_has_rx_work) so that | |
2220 | * we won't write the "newer" value of the status block | |
2221 | * to IGU (if there was a DMA right after | |
2222 | * bnx2x_has_rx_work and if there is no rmb, the memory | |
2223 | * reading (bnx2x_update_fpsb_idx) may be postponed | |
2224 | * to right before bnx2x_ack_sb). In this case there | |
2225 | * will never be another interrupt until there is | |
2226 | * another update of the status block, while there | |
2227 | * is still unhandled work. | |
2228 | */ | |
9f6c9258 DK |
2229 | rmb(); |
2230 | ||
2231 | if (!(bnx2x_has_rx_work(fp) || bnx2x_has_tx_work(fp))) { | |
2232 | napi_complete(napi); | |
2233 | /* Re-enable interrupts */ | |
523224a3 DK |
2234 | DP(NETIF_MSG_HW, |
2235 | "Update index to %d\n", fp->fp_hc_idx); | |
2236 | bnx2x_ack_sb(bp, fp->igu_sb_id, USTORM_ID, | |
2237 | le16_to_cpu(fp->fp_hc_idx), | |
9f6c9258 DK |
2238 | IGU_INT_ENABLE, 1); |
2239 | break; | |
2240 | } | |
2241 | } | |
2242 | } | |
2243 | ||
2244 | return work_done; | |
2245 | } | |
2246 | ||
9f6c9258 DK |
2247 | /* we split the first BD into headers and data BDs |
2248 | * to ease the pain of our fellow microcode engineers | |
2249 | * we use one mapping for both BDs | |
2250 | * So far this has only been observed to happen | |
2251 | * in Other Operating Systems(TM) | |
2252 | */ | |
2253 | static noinline u16 bnx2x_tx_split(struct bnx2x *bp, | |
6383c0b3 | 2254 | struct bnx2x_fp_txdata *txdata, |
9f6c9258 DK |
2255 | struct sw_tx_bd *tx_buf, |
2256 | struct eth_tx_start_bd **tx_bd, u16 hlen, | |
2257 | u16 bd_prod, int nbd) | |
2258 | { | |
2259 | struct eth_tx_start_bd *h_tx_bd = *tx_bd; | |
2260 | struct eth_tx_bd *d_tx_bd; | |
2261 | dma_addr_t mapping; | |
2262 | int old_len = le16_to_cpu(h_tx_bd->nbytes); | |
2263 | ||
2264 | /* first fix first BD */ | |
2265 | h_tx_bd->nbd = cpu_to_le16(nbd); | |
2266 | h_tx_bd->nbytes = cpu_to_le16(hlen); | |
2267 | ||
2268 | DP(NETIF_MSG_TX_QUEUED, "TSO split header size is %d " | |
2269 | "(%x:%x) nbd %d\n", h_tx_bd->nbytes, h_tx_bd->addr_hi, | |
2270 | h_tx_bd->addr_lo, h_tx_bd->nbd); | |
2271 | ||
2272 | /* now get a new data BD | |
2273 | * (after the pbd) and fill it */ | |
2274 | bd_prod = TX_BD(NEXT_TX_IDX(bd_prod)); | |
6383c0b3 | 2275 | d_tx_bd = &txdata->tx_desc_ring[bd_prod].reg_bd; |
9f6c9258 DK |
2276 | |
2277 | mapping = HILO_U64(le32_to_cpu(h_tx_bd->addr_hi), | |
2278 | le32_to_cpu(h_tx_bd->addr_lo)) + hlen; | |
2279 | ||
2280 | d_tx_bd->addr_hi = cpu_to_le32(U64_HI(mapping)); | |
2281 | d_tx_bd->addr_lo = cpu_to_le32(U64_LO(mapping)); | |
2282 | d_tx_bd->nbytes = cpu_to_le16(old_len - hlen); | |
2283 | ||
2284 | /* this marks the BD as one that has no individual mapping */ | |
2285 | tx_buf->flags |= BNX2X_TSO_SPLIT_BD; | |
2286 | ||
2287 | DP(NETIF_MSG_TX_QUEUED, | |
2288 | "TSO split data size is %d (%x:%x)\n", | |
2289 | d_tx_bd->nbytes, d_tx_bd->addr_hi, d_tx_bd->addr_lo); | |
2290 | ||
2291 | /* update tx_bd */ | |
2292 | *tx_bd = (struct eth_tx_start_bd *)d_tx_bd; | |
2293 | ||
2294 | return bd_prod; | |
2295 | } | |
2296 | ||
2297 | static inline u16 bnx2x_csum_fix(unsigned char *t_header, u16 csum, s8 fix) | |
2298 | { | |
2299 | if (fix > 0) | |
2300 | csum = (u16) ~csum_fold(csum_sub(csum, | |
2301 | csum_partial(t_header - fix, fix, 0))); | |
2302 | ||
2303 | else if (fix < 0) | |
2304 | csum = (u16) ~csum_fold(csum_add(csum, | |
2305 | csum_partial(t_header, -fix, 0))); | |
2306 | ||
2307 | return swab16(csum); | |
2308 | } | |
2309 | ||
2310 | static inline u32 bnx2x_xmit_type(struct bnx2x *bp, struct sk_buff *skb) | |
2311 | { | |
2312 | u32 rc; | |
2313 | ||
2314 | if (skb->ip_summed != CHECKSUM_PARTIAL) | |
2315 | rc = XMIT_PLAIN; | |
2316 | ||
2317 | else { | |
d0d9d8ef | 2318 | if (vlan_get_protocol(skb) == htons(ETH_P_IPV6)) { |
9f6c9258 DK |
2319 | rc = XMIT_CSUM_V6; |
2320 | if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP) | |
2321 | rc |= XMIT_CSUM_TCP; | |
2322 | ||
2323 | } else { | |
2324 | rc = XMIT_CSUM_V4; | |
2325 | if (ip_hdr(skb)->protocol == IPPROTO_TCP) | |
2326 | rc |= XMIT_CSUM_TCP; | |
2327 | } | |
2328 | } | |
2329 | ||
5892b9e9 VZ |
2330 | if (skb_is_gso_v6(skb)) |
2331 | rc |= XMIT_GSO_V6 | XMIT_CSUM_TCP | XMIT_CSUM_V6; | |
2332 | else if (skb_is_gso(skb)) | |
2333 | rc |= XMIT_GSO_V4 | XMIT_CSUM_V4 | XMIT_CSUM_TCP; | |
9f6c9258 DK |
2334 | |
2335 | return rc; | |
2336 | } | |
2337 | ||
2338 | #if (MAX_SKB_FRAGS >= MAX_FETCH_BD - 3) | |
2339 | /* check if packet requires linearization (packet is too fragmented) | |
2340 | no need to check fragmentation if page size > 8K (there will be no | |
2341 | violation to FW restrictions) */ | |
2342 | static int bnx2x_pkt_req_lin(struct bnx2x *bp, struct sk_buff *skb, | |
2343 | u32 xmit_type) | |
2344 | { | |
2345 | int to_copy = 0; | |
2346 | int hlen = 0; | |
2347 | int first_bd_sz = 0; | |
2348 | ||
2349 | /* 3 = 1 (for linear data BD) + 2 (for PBD and last BD) */ | |
2350 | if (skb_shinfo(skb)->nr_frags >= (MAX_FETCH_BD - 3)) { | |
2351 | ||
2352 | if (xmit_type & XMIT_GSO) { | |
2353 | unsigned short lso_mss = skb_shinfo(skb)->gso_size; | |
2354 | /* Check if LSO packet needs to be copied: | |
2355 | 3 = 1 (for headers BD) + 2 (for PBD and last BD) */ | |
2356 | int wnd_size = MAX_FETCH_BD - 3; | |
2357 | /* Number of windows to check */ | |
2358 | int num_wnds = skb_shinfo(skb)->nr_frags - wnd_size; | |
2359 | int wnd_idx = 0; | |
2360 | int frag_idx = 0; | |
2361 | u32 wnd_sum = 0; | |
2362 | ||
2363 | /* Headers length */ | |
2364 | hlen = (int)(skb_transport_header(skb) - skb->data) + | |
2365 | tcp_hdrlen(skb); | |
2366 | ||
2367 | /* Amount of data (w/o headers) on linear part of SKB*/ | |
2368 | first_bd_sz = skb_headlen(skb) - hlen; | |
2369 | ||
2370 | wnd_sum = first_bd_sz; | |
2371 | ||
2372 | /* Calculate the first sum - it's special */ | |
2373 | for (frag_idx = 0; frag_idx < wnd_size - 1; frag_idx++) | |
2374 | wnd_sum += | |
9e903e08 | 2375 | skb_frag_size(&skb_shinfo(skb)->frags[frag_idx]); |
9f6c9258 DK |
2376 | |
2377 | /* If there was data on linear skb data - check it */ | |
2378 | if (first_bd_sz > 0) { | |
2379 | if (unlikely(wnd_sum < lso_mss)) { | |
2380 | to_copy = 1; | |
2381 | goto exit_lbl; | |
2382 | } | |
2383 | ||
2384 | wnd_sum -= first_bd_sz; | |
2385 | } | |
2386 | ||
2387 | /* Others are easier: run through the frag list and | |
2388 | check all windows */ | |
2389 | for (wnd_idx = 0; wnd_idx <= num_wnds; wnd_idx++) { | |
2390 | wnd_sum += | |
9e903e08 | 2391 | skb_frag_size(&skb_shinfo(skb)->frags[wnd_idx + wnd_size - 1]); |
9f6c9258 DK |
2392 | |
2393 | if (unlikely(wnd_sum < lso_mss)) { | |
2394 | to_copy = 1; | |
2395 | break; | |
2396 | } | |
2397 | wnd_sum -= | |
9e903e08 | 2398 | skb_frag_size(&skb_shinfo(skb)->frags[wnd_idx]); |
9f6c9258 DK |
2399 | } |
2400 | } else { | |
2401 | /* in non-LSO too fragmented packet should always | |
2402 | be linearized */ | |
2403 | to_copy = 1; | |
2404 | } | |
2405 | } | |
2406 | ||
2407 | exit_lbl: | |
2408 | if (unlikely(to_copy)) | |
2409 | DP(NETIF_MSG_TX_QUEUED, | |
2410 | "Linearization IS REQUIRED for %s packet. " | |
2411 | "num_frags %d hlen %d first_bd_sz %d\n", | |
2412 | (xmit_type & XMIT_GSO) ? "LSO" : "non-LSO", | |
2413 | skb_shinfo(skb)->nr_frags, hlen, first_bd_sz); | |
2414 | ||
2415 | return to_copy; | |
2416 | } | |
2417 | #endif | |
2418 | ||
2297a2da VZ |
2419 | static inline void bnx2x_set_pbd_gso_e2(struct sk_buff *skb, u32 *parsing_data, |
2420 | u32 xmit_type) | |
f2e0899f | 2421 | { |
2297a2da VZ |
2422 | *parsing_data |= (skb_shinfo(skb)->gso_size << |
2423 | ETH_TX_PARSE_BD_E2_LSO_MSS_SHIFT) & | |
2424 | ETH_TX_PARSE_BD_E2_LSO_MSS; | |
f2e0899f DK |
2425 | if ((xmit_type & XMIT_GSO_V6) && |
2426 | (ipv6_hdr(skb)->nexthdr == NEXTHDR_IPV6)) | |
2297a2da | 2427 | *parsing_data |= ETH_TX_PARSE_BD_E2_IPV6_WITH_EXT_HDR; |
f2e0899f DK |
2428 | } |
2429 | ||
2430 | /** | |
e8920674 | 2431 | * bnx2x_set_pbd_gso - update PBD in GSO case. |
f2e0899f | 2432 | * |
e8920674 DK |
2433 | * @skb: packet skb |
2434 | * @pbd: parse BD | |
2435 | * @xmit_type: xmit flags | |
f2e0899f DK |
2436 | */ |
2437 | static inline void bnx2x_set_pbd_gso(struct sk_buff *skb, | |
2438 | struct eth_tx_parse_bd_e1x *pbd, | |
2439 | u32 xmit_type) | |
2440 | { | |
2441 | pbd->lso_mss = cpu_to_le16(skb_shinfo(skb)->gso_size); | |
2442 | pbd->tcp_send_seq = swab32(tcp_hdr(skb)->seq); | |
2443 | pbd->tcp_flags = pbd_tcp_flags(skb); | |
2444 | ||
2445 | if (xmit_type & XMIT_GSO_V4) { | |
2446 | pbd->ip_id = swab16(ip_hdr(skb)->id); | |
2447 | pbd->tcp_pseudo_csum = | |
2448 | swab16(~csum_tcpudp_magic(ip_hdr(skb)->saddr, | |
2449 | ip_hdr(skb)->daddr, | |
2450 | 0, IPPROTO_TCP, 0)); | |
2451 | ||
2452 | } else | |
2453 | pbd->tcp_pseudo_csum = | |
2454 | swab16(~csum_ipv6_magic(&ipv6_hdr(skb)->saddr, | |
2455 | &ipv6_hdr(skb)->daddr, | |
2456 | 0, IPPROTO_TCP, 0)); | |
2457 | ||
2458 | pbd->global_data |= ETH_TX_PARSE_BD_E1X_PSEUDO_CS_WITHOUT_LEN; | |
2459 | } | |
f85582f8 | 2460 | |
f2e0899f | 2461 | /** |
e8920674 | 2462 | * bnx2x_set_pbd_csum_e2 - update PBD with checksum and return header length |
f2e0899f | 2463 | * |
e8920674 DK |
2464 | * @bp: driver handle |
2465 | * @skb: packet skb | |
2466 | * @parsing_data: data to be updated | |
2467 | * @xmit_type: xmit flags | |
f2e0899f | 2468 | * |
e8920674 | 2469 | * 57712 related |
f2e0899f DK |
2470 | */ |
2471 | static inline u8 bnx2x_set_pbd_csum_e2(struct bnx2x *bp, struct sk_buff *skb, | |
2297a2da | 2472 | u32 *parsing_data, u32 xmit_type) |
f2e0899f | 2473 | { |
e39aece7 VZ |
2474 | *parsing_data |= |
2475 | ((((u8 *)skb_transport_header(skb) - skb->data) >> 1) << | |
2476 | ETH_TX_PARSE_BD_E2_TCP_HDR_START_OFFSET_W_SHIFT) & | |
2477 | ETH_TX_PARSE_BD_E2_TCP_HDR_START_OFFSET_W; | |
f2e0899f | 2478 | |
e39aece7 VZ |
2479 | if (xmit_type & XMIT_CSUM_TCP) { |
2480 | *parsing_data |= ((tcp_hdrlen(skb) / 4) << | |
2481 | ETH_TX_PARSE_BD_E2_TCP_HDR_LENGTH_DW_SHIFT) & | |
2482 | ETH_TX_PARSE_BD_E2_TCP_HDR_LENGTH_DW; | |
f2e0899f | 2483 | |
e39aece7 VZ |
2484 | return skb_transport_header(skb) + tcp_hdrlen(skb) - skb->data; |
2485 | } else | |
2486 | /* We support checksum offload for TCP and UDP only. | |
2487 | * No need to pass the UDP header length - it's a constant. | |
2488 | */ | |
2489 | return skb_transport_header(skb) + | |
2490 | sizeof(struct udphdr) - skb->data; | |
f2e0899f DK |
2491 | } |
2492 | ||
93ef5c02 DK |
2493 | static inline void bnx2x_set_sbd_csum(struct bnx2x *bp, struct sk_buff *skb, |
2494 | struct eth_tx_start_bd *tx_start_bd, u32 xmit_type) | |
2495 | { | |
93ef5c02 DK |
2496 | tx_start_bd->bd_flags.as_bitfield |= ETH_TX_BD_FLAGS_L4_CSUM; |
2497 | ||
2498 | if (xmit_type & XMIT_CSUM_V4) | |
2499 | tx_start_bd->bd_flags.as_bitfield |= | |
2500 | ETH_TX_BD_FLAGS_IP_CSUM; | |
2501 | else | |
2502 | tx_start_bd->bd_flags.as_bitfield |= | |
2503 | ETH_TX_BD_FLAGS_IPV6; | |
2504 | ||
2505 | if (!(xmit_type & XMIT_CSUM_TCP)) | |
2506 | tx_start_bd->bd_flags.as_bitfield |= ETH_TX_BD_FLAGS_IS_UDP; | |
93ef5c02 DK |
2507 | } |
2508 | ||
f2e0899f | 2509 | /** |
e8920674 | 2510 | * bnx2x_set_pbd_csum - update PBD with checksum and return header length |
f2e0899f | 2511 | * |
e8920674 DK |
2512 | * @bp: driver handle |
2513 | * @skb: packet skb | |
2514 | * @pbd: parse BD to be updated | |
2515 | * @xmit_type: xmit flags | |
f2e0899f DK |
2516 | */ |
2517 | static inline u8 bnx2x_set_pbd_csum(struct bnx2x *bp, struct sk_buff *skb, | |
2518 | struct eth_tx_parse_bd_e1x *pbd, | |
2519 | u32 xmit_type) | |
2520 | { | |
e39aece7 | 2521 | u8 hlen = (skb_network_header(skb) - skb->data) >> 1; |
f2e0899f DK |
2522 | |
2523 | /* for now NS flag is not used in Linux */ | |
2524 | pbd->global_data = | |
2525 | (hlen | ((skb->protocol == cpu_to_be16(ETH_P_8021Q)) << | |
2526 | ETH_TX_PARSE_BD_E1X_LLC_SNAP_EN_SHIFT)); | |
2527 | ||
2528 | pbd->ip_hlen_w = (skb_transport_header(skb) - | |
e39aece7 | 2529 | skb_network_header(skb)) >> 1; |
f2e0899f | 2530 | |
e39aece7 VZ |
2531 | hlen += pbd->ip_hlen_w; |
2532 | ||
2533 | /* We support checksum offload for TCP and UDP only */ | |
2534 | if (xmit_type & XMIT_CSUM_TCP) | |
2535 | hlen += tcp_hdrlen(skb) / 2; | |
2536 | else | |
2537 | hlen += sizeof(struct udphdr) / 2; | |
f2e0899f DK |
2538 | |
2539 | pbd->total_hlen_w = cpu_to_le16(hlen); | |
2540 | hlen = hlen*2; | |
2541 | ||
2542 | if (xmit_type & XMIT_CSUM_TCP) { | |
2543 | pbd->tcp_pseudo_csum = swab16(tcp_hdr(skb)->check); | |
2544 | ||
2545 | } else { | |
2546 | s8 fix = SKB_CS_OFF(skb); /* signed! */ | |
2547 | ||
2548 | DP(NETIF_MSG_TX_QUEUED, | |
2549 | "hlen %d fix %d csum before fix %x\n", | |
2550 | le16_to_cpu(pbd->total_hlen_w), fix, SKB_CS(skb)); | |
2551 | ||
2552 | /* HW bug: fixup the CSUM */ | |
2553 | pbd->tcp_pseudo_csum = | |
2554 | bnx2x_csum_fix(skb_transport_header(skb), | |
2555 | SKB_CS(skb), fix); | |
2556 | ||
2557 | DP(NETIF_MSG_TX_QUEUED, "csum after fix %x\n", | |
2558 | pbd->tcp_pseudo_csum); | |
2559 | } | |
2560 | ||
2561 | return hlen; | |
2562 | } | |
f85582f8 | 2563 | |
9f6c9258 DK |
2564 | /* called with netif_tx_lock |
2565 | * bnx2x_tx_int() runs without netif_tx_lock unless it needs to call | |
2566 | * netif_wake_queue() | |
2567 | */ | |
2568 | netdev_tx_t bnx2x_start_xmit(struct sk_buff *skb, struct net_device *dev) | |
2569 | { | |
2570 | struct bnx2x *bp = netdev_priv(dev); | |
6383c0b3 | 2571 | |
9f6c9258 DK |
2572 | struct bnx2x_fastpath *fp; |
2573 | struct netdev_queue *txq; | |
6383c0b3 | 2574 | struct bnx2x_fp_txdata *txdata; |
9f6c9258 | 2575 | struct sw_tx_bd *tx_buf; |
619c5cb6 | 2576 | struct eth_tx_start_bd *tx_start_bd, *first_bd; |
9f6c9258 | 2577 | struct eth_tx_bd *tx_data_bd, *total_pkt_bd = NULL; |
523224a3 | 2578 | struct eth_tx_parse_bd_e1x *pbd_e1x = NULL; |
f2e0899f | 2579 | struct eth_tx_parse_bd_e2 *pbd_e2 = NULL; |
2297a2da | 2580 | u32 pbd_e2_parsing_data = 0; |
9f6c9258 | 2581 | u16 pkt_prod, bd_prod; |
6383c0b3 | 2582 | int nbd, txq_index, fp_index, txdata_index; |
9f6c9258 DK |
2583 | dma_addr_t mapping; |
2584 | u32 xmit_type = bnx2x_xmit_type(bp, skb); | |
2585 | int i; | |
2586 | u8 hlen = 0; | |
2587 | __le16 pkt_size = 0; | |
2588 | struct ethhdr *eth; | |
2589 | u8 mac_type = UNICAST_ADDRESS; | |
2590 | ||
2591 | #ifdef BNX2X_STOP_ON_ERROR | |
2592 | if (unlikely(bp->panic)) | |
2593 | return NETDEV_TX_BUSY; | |
2594 | #endif | |
2595 | ||
6383c0b3 AE |
2596 | txq_index = skb_get_queue_mapping(skb); |
2597 | txq = netdev_get_tx_queue(dev, txq_index); | |
2598 | ||
2599 | BUG_ON(txq_index >= MAX_ETH_TXQ_IDX(bp) + FCOE_PRESENT); | |
2600 | ||
2601 | /* decode the fastpath index and the cos index from the txq */ | |
2602 | fp_index = TXQ_TO_FP(txq_index); | |
2603 | txdata_index = TXQ_TO_COS(txq_index); | |
2604 | ||
2605 | #ifdef BCM_CNIC | |
2606 | /* | |
2607 | * Override the above for the FCoE queue: | |
2608 | * - FCoE fp entry is right after the ETH entries. | |
2609 | * - FCoE L2 queue uses bp->txdata[0] only. | |
2610 | */ | |
2611 | if (unlikely(!NO_FCOE(bp) && (txq_index == | |
2612 | bnx2x_fcoe_tx(bp, txq_index)))) { | |
2613 | fp_index = FCOE_IDX; | |
2614 | txdata_index = 0; | |
2615 | } | |
2616 | #endif | |
2617 | ||
2618 | /* enable this debug print to view the transmission queue being used | |
94f05b0f | 2619 | DP(BNX2X_MSG_FP, "indices: txq %d, fp %d, txdata %d\n", |
6383c0b3 | 2620 | txq_index, fp_index, txdata_index); */ |
9f6c9258 | 2621 | |
6383c0b3 | 2622 | /* locate the fastpath and the txdata */ |
9f6c9258 | 2623 | fp = &bp->fp[fp_index]; |
6383c0b3 AE |
2624 | txdata = &fp->txdata[txdata_index]; |
2625 | ||
2626 | /* enable this debug print to view the tranmission details | |
2627 | DP(BNX2X_MSG_FP,"transmitting packet cid %d fp index %d txdata_index %d" | |
94f05b0f | 2628 | " tx_data ptr %p fp pointer %p\n", |
6383c0b3 | 2629 | txdata->cid, fp_index, txdata_index, txdata, fp); */ |
9f6c9258 | 2630 | |
6383c0b3 AE |
2631 | if (unlikely(bnx2x_tx_avail(bp, txdata) < |
2632 | (skb_shinfo(skb)->nr_frags + 3))) { | |
9f6c9258 DK |
2633 | fp->eth_q_stats.driver_xoff++; |
2634 | netif_tx_stop_queue(txq); | |
2635 | BNX2X_ERR("BUG! Tx ring full when queue awake!\n"); | |
2636 | return NETDEV_TX_BUSY; | |
2637 | } | |
2638 | ||
f2e0899f DK |
2639 | DP(NETIF_MSG_TX_QUEUED, "queue[%d]: SKB: summed %x protocol %x " |
2640 | "protocol(%x,%x) gso type %x xmit_type %x\n", | |
6383c0b3 | 2641 | txq_index, skb->ip_summed, skb->protocol, ipv6_hdr(skb)->nexthdr, |
9f6c9258 DK |
2642 | ip_hdr(skb)->protocol, skb_shinfo(skb)->gso_type, xmit_type); |
2643 | ||
2644 | eth = (struct ethhdr *)skb->data; | |
2645 | ||
2646 | /* set flag according to packet type (UNICAST_ADDRESS is default)*/ | |
2647 | if (unlikely(is_multicast_ether_addr(eth->h_dest))) { | |
2648 | if (is_broadcast_ether_addr(eth->h_dest)) | |
2649 | mac_type = BROADCAST_ADDRESS; | |
2650 | else | |
2651 | mac_type = MULTICAST_ADDRESS; | |
2652 | } | |
2653 | ||
2654 | #if (MAX_SKB_FRAGS >= MAX_FETCH_BD - 3) | |
2655 | /* First, check if we need to linearize the skb (due to FW | |
2656 | restrictions). No need to check fragmentation if page size > 8K | |
2657 | (there will be no violation to FW restrictions) */ | |
2658 | if (bnx2x_pkt_req_lin(bp, skb, xmit_type)) { | |
2659 | /* Statistics of linearization */ | |
2660 | bp->lin_cnt++; | |
2661 | if (skb_linearize(skb) != 0) { | |
2662 | DP(NETIF_MSG_TX_QUEUED, "SKB linearization failed - " | |
2663 | "silently dropping this SKB\n"); | |
2664 | dev_kfree_skb_any(skb); | |
2665 | return NETDEV_TX_OK; | |
2666 | } | |
2667 | } | |
2668 | #endif | |
619c5cb6 VZ |
2669 | /* Map skb linear data for DMA */ |
2670 | mapping = dma_map_single(&bp->pdev->dev, skb->data, | |
2671 | skb_headlen(skb), DMA_TO_DEVICE); | |
2672 | if (unlikely(dma_mapping_error(&bp->pdev->dev, mapping))) { | |
2673 | DP(NETIF_MSG_TX_QUEUED, "SKB mapping failed - " | |
2674 | "silently dropping this SKB\n"); | |
2675 | dev_kfree_skb_any(skb); | |
2676 | return NETDEV_TX_OK; | |
2677 | } | |
9f6c9258 DK |
2678 | /* |
2679 | Please read carefully. First we use one BD which we mark as start, | |
2680 | then we have a parsing info BD (used for TSO or xsum), | |
2681 | and only then we have the rest of the TSO BDs. | |
2682 | (don't forget to mark the last one as last, | |
2683 | and to unmap only AFTER you write to the BD ...) | |
2684 | And above all, all pdb sizes are in words - NOT DWORDS! | |
2685 | */ | |
2686 | ||
619c5cb6 VZ |
2687 | /* get current pkt produced now - advance it just before sending packet |
2688 | * since mapping of pages may fail and cause packet to be dropped | |
2689 | */ | |
6383c0b3 AE |
2690 | pkt_prod = txdata->tx_pkt_prod; |
2691 | bd_prod = TX_BD(txdata->tx_bd_prod); | |
9f6c9258 | 2692 | |
619c5cb6 VZ |
2693 | /* get a tx_buf and first BD |
2694 | * tx_start_bd may be changed during SPLIT, | |
2695 | * but first_bd will always stay first | |
2696 | */ | |
6383c0b3 AE |
2697 | tx_buf = &txdata->tx_buf_ring[TX_BD(pkt_prod)]; |
2698 | tx_start_bd = &txdata->tx_desc_ring[bd_prod].start_bd; | |
619c5cb6 | 2699 | first_bd = tx_start_bd; |
9f6c9258 DK |
2700 | |
2701 | tx_start_bd->bd_flags.as_bitfield = ETH_TX_BD_FLAGS_START_BD; | |
f85582f8 DK |
2702 | SET_FLAG(tx_start_bd->general_data, ETH_TX_START_BD_ETH_ADDR_TYPE, |
2703 | mac_type); | |
2704 | ||
9f6c9258 | 2705 | /* header nbd */ |
f85582f8 | 2706 | SET_FLAG(tx_start_bd->general_data, ETH_TX_START_BD_HDR_NBDS, 1); |
9f6c9258 DK |
2707 | |
2708 | /* remember the first BD of the packet */ | |
6383c0b3 | 2709 | tx_buf->first_bd = txdata->tx_bd_prod; |
9f6c9258 DK |
2710 | tx_buf->skb = skb; |
2711 | tx_buf->flags = 0; | |
2712 | ||
2713 | DP(NETIF_MSG_TX_QUEUED, | |
2714 | "sending pkt %u @%p next_idx %u bd %u @%p\n", | |
6383c0b3 | 2715 | pkt_prod, tx_buf, txdata->tx_pkt_prod, bd_prod, tx_start_bd); |
9f6c9258 | 2716 | |
eab6d18d | 2717 | if (vlan_tx_tag_present(skb)) { |
523224a3 DK |
2718 | tx_start_bd->vlan_or_ethertype = |
2719 | cpu_to_le16(vlan_tx_tag_get(skb)); | |
2720 | tx_start_bd->bd_flags.as_bitfield |= | |
2721 | (X_ETH_OUTBAND_VLAN << ETH_TX_BD_FLAGS_VLAN_MODE_SHIFT); | |
9f6c9258 | 2722 | } else |
523224a3 | 2723 | tx_start_bd->vlan_or_ethertype = cpu_to_le16(pkt_prod); |
9f6c9258 DK |
2724 | |
2725 | /* turn on parsing and get a BD */ | |
2726 | bd_prod = TX_BD(NEXT_TX_IDX(bd_prod)); | |
9f6c9258 | 2727 | |
93ef5c02 DK |
2728 | if (xmit_type & XMIT_CSUM) |
2729 | bnx2x_set_sbd_csum(bp, skb, tx_start_bd, xmit_type); | |
9f6c9258 | 2730 | |
619c5cb6 | 2731 | if (!CHIP_IS_E1x(bp)) { |
6383c0b3 | 2732 | pbd_e2 = &txdata->tx_desc_ring[bd_prod].parse_bd_e2; |
f2e0899f DK |
2733 | memset(pbd_e2, 0, sizeof(struct eth_tx_parse_bd_e2)); |
2734 | /* Set PBD in checksum offload case */ | |
2735 | if (xmit_type & XMIT_CSUM) | |
2297a2da VZ |
2736 | hlen = bnx2x_set_pbd_csum_e2(bp, skb, |
2737 | &pbd_e2_parsing_data, | |
2738 | xmit_type); | |
619c5cb6 VZ |
2739 | if (IS_MF_SI(bp)) { |
2740 | /* | |
2741 | * fill in the MAC addresses in the PBD - for local | |
2742 | * switching | |
2743 | */ | |
2744 | bnx2x_set_fw_mac_addr(&pbd_e2->src_mac_addr_hi, | |
2745 | &pbd_e2->src_mac_addr_mid, | |
2746 | &pbd_e2->src_mac_addr_lo, | |
2747 | eth->h_source); | |
2748 | bnx2x_set_fw_mac_addr(&pbd_e2->dst_mac_addr_hi, | |
2749 | &pbd_e2->dst_mac_addr_mid, | |
2750 | &pbd_e2->dst_mac_addr_lo, | |
2751 | eth->h_dest); | |
2752 | } | |
f2e0899f | 2753 | } else { |
6383c0b3 | 2754 | pbd_e1x = &txdata->tx_desc_ring[bd_prod].parse_bd_e1x; |
f2e0899f DK |
2755 | memset(pbd_e1x, 0, sizeof(struct eth_tx_parse_bd_e1x)); |
2756 | /* Set PBD in checksum offload case */ | |
2757 | if (xmit_type & XMIT_CSUM) | |
2758 | hlen = bnx2x_set_pbd_csum(bp, skb, pbd_e1x, xmit_type); | |
9f6c9258 | 2759 | |
9f6c9258 DK |
2760 | } |
2761 | ||
f85582f8 | 2762 | /* Setup the data pointer of the first BD of the packet */ |
9f6c9258 DK |
2763 | tx_start_bd->addr_hi = cpu_to_le32(U64_HI(mapping)); |
2764 | tx_start_bd->addr_lo = cpu_to_le32(U64_LO(mapping)); | |
619c5cb6 | 2765 | nbd = 2; /* start_bd + pbd + frags (updated when pages are mapped) */ |
9f6c9258 DK |
2766 | tx_start_bd->nbytes = cpu_to_le16(skb_headlen(skb)); |
2767 | pkt_size = tx_start_bd->nbytes; | |
2768 | ||
2769 | DP(NETIF_MSG_TX_QUEUED, "first bd @%p addr (%x:%x) nbd %d" | |
2770 | " nbytes %d flags %x vlan %x\n", | |
2771 | tx_start_bd, tx_start_bd->addr_hi, tx_start_bd->addr_lo, | |
2772 | le16_to_cpu(tx_start_bd->nbd), le16_to_cpu(tx_start_bd->nbytes), | |
523224a3 DK |
2773 | tx_start_bd->bd_flags.as_bitfield, |
2774 | le16_to_cpu(tx_start_bd->vlan_or_ethertype)); | |
9f6c9258 DK |
2775 | |
2776 | if (xmit_type & XMIT_GSO) { | |
2777 | ||
2778 | DP(NETIF_MSG_TX_QUEUED, | |
2779 | "TSO packet len %d hlen %d total len %d tso size %d\n", | |
2780 | skb->len, hlen, skb_headlen(skb), | |
2781 | skb_shinfo(skb)->gso_size); | |
2782 | ||
2783 | tx_start_bd->bd_flags.as_bitfield |= ETH_TX_BD_FLAGS_SW_LSO; | |
2784 | ||
2785 | if (unlikely(skb_headlen(skb) > hlen)) | |
6383c0b3 AE |
2786 | bd_prod = bnx2x_tx_split(bp, txdata, tx_buf, |
2787 | &tx_start_bd, hlen, | |
2788 | bd_prod, ++nbd); | |
619c5cb6 | 2789 | if (!CHIP_IS_E1x(bp)) |
2297a2da VZ |
2790 | bnx2x_set_pbd_gso_e2(skb, &pbd_e2_parsing_data, |
2791 | xmit_type); | |
f2e0899f DK |
2792 | else |
2793 | bnx2x_set_pbd_gso(skb, pbd_e1x, xmit_type); | |
9f6c9258 | 2794 | } |
2297a2da VZ |
2795 | |
2796 | /* Set the PBD's parsing_data field if not zero | |
2797 | * (for the chips newer than 57711). | |
2798 | */ | |
2799 | if (pbd_e2_parsing_data) | |
2800 | pbd_e2->parsing_data = cpu_to_le32(pbd_e2_parsing_data); | |
2801 | ||
9f6c9258 DK |
2802 | tx_data_bd = (struct eth_tx_bd *)tx_start_bd; |
2803 | ||
f85582f8 | 2804 | /* Handle fragmented skb */ |
9f6c9258 DK |
2805 | for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) { |
2806 | skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; | |
2807 | ||
9e903e08 ED |
2808 | mapping = skb_frag_dma_map(&bp->pdev->dev, frag, 0, |
2809 | skb_frag_size(frag), DMA_TO_DEVICE); | |
619c5cb6 | 2810 | if (unlikely(dma_mapping_error(&bp->pdev->dev, mapping))) { |
2df1a70a | 2811 | unsigned int pkts_compl = 0, bytes_compl = 0; |
619c5cb6 VZ |
2812 | |
2813 | DP(NETIF_MSG_TX_QUEUED, "Unable to map page - " | |
2814 | "dropping packet...\n"); | |
2815 | ||
2816 | /* we need unmap all buffers already mapped | |
2817 | * for this SKB; | |
2818 | * first_bd->nbd need to be properly updated | |
2819 | * before call to bnx2x_free_tx_pkt | |
2820 | */ | |
2821 | first_bd->nbd = cpu_to_le16(nbd); | |
6383c0b3 | 2822 | bnx2x_free_tx_pkt(bp, txdata, |
2df1a70a TH |
2823 | TX_BD(txdata->tx_pkt_prod), |
2824 | &pkts_compl, &bytes_compl); | |
619c5cb6 VZ |
2825 | return NETDEV_TX_OK; |
2826 | } | |
2827 | ||
9f6c9258 | 2828 | bd_prod = TX_BD(NEXT_TX_IDX(bd_prod)); |
6383c0b3 | 2829 | tx_data_bd = &txdata->tx_desc_ring[bd_prod].reg_bd; |
9f6c9258 | 2830 | if (total_pkt_bd == NULL) |
6383c0b3 | 2831 | total_pkt_bd = &txdata->tx_desc_ring[bd_prod].reg_bd; |
9f6c9258 | 2832 | |
9f6c9258 DK |
2833 | tx_data_bd->addr_hi = cpu_to_le32(U64_HI(mapping)); |
2834 | tx_data_bd->addr_lo = cpu_to_le32(U64_LO(mapping)); | |
9e903e08 ED |
2835 | tx_data_bd->nbytes = cpu_to_le16(skb_frag_size(frag)); |
2836 | le16_add_cpu(&pkt_size, skb_frag_size(frag)); | |
619c5cb6 | 2837 | nbd++; |
9f6c9258 DK |
2838 | |
2839 | DP(NETIF_MSG_TX_QUEUED, | |
2840 | "frag %d bd @%p addr (%x:%x) nbytes %d\n", | |
2841 | i, tx_data_bd, tx_data_bd->addr_hi, tx_data_bd->addr_lo, | |
2842 | le16_to_cpu(tx_data_bd->nbytes)); | |
2843 | } | |
2844 | ||
2845 | DP(NETIF_MSG_TX_QUEUED, "last bd @%p\n", tx_data_bd); | |
2846 | ||
619c5cb6 VZ |
2847 | /* update with actual num BDs */ |
2848 | first_bd->nbd = cpu_to_le16(nbd); | |
2849 | ||
9f6c9258 DK |
2850 | bd_prod = TX_BD(NEXT_TX_IDX(bd_prod)); |
2851 | ||
2852 | /* now send a tx doorbell, counting the next BD | |
2853 | * if the packet contains or ends with it | |
2854 | */ | |
2855 | if (TX_BD_POFF(bd_prod) < nbd) | |
2856 | nbd++; | |
2857 | ||
619c5cb6 VZ |
2858 | /* total_pkt_bytes should be set on the first data BD if |
2859 | * it's not an LSO packet and there is more than one | |
2860 | * data BD. In this case pkt_size is limited by an MTU value. | |
2861 | * However we prefer to set it for an LSO packet (while we don't | |
2862 | * have to) in order to save some CPU cycles in a none-LSO | |
2863 | * case, when we much more care about them. | |
2864 | */ | |
9f6c9258 DK |
2865 | if (total_pkt_bd != NULL) |
2866 | total_pkt_bd->total_pkt_bytes = pkt_size; | |
2867 | ||
523224a3 | 2868 | if (pbd_e1x) |
9f6c9258 | 2869 | DP(NETIF_MSG_TX_QUEUED, |
523224a3 | 2870 | "PBD (E1X) @%p ip_data %x ip_hlen %u ip_id %u lso_mss %u" |
9f6c9258 | 2871 | " tcp_flags %x xsum %x seq %u hlen %u\n", |
523224a3 DK |
2872 | pbd_e1x, pbd_e1x->global_data, pbd_e1x->ip_hlen_w, |
2873 | pbd_e1x->ip_id, pbd_e1x->lso_mss, pbd_e1x->tcp_flags, | |
2874 | pbd_e1x->tcp_pseudo_csum, pbd_e1x->tcp_send_seq, | |
2875 | le16_to_cpu(pbd_e1x->total_hlen_w)); | |
f2e0899f DK |
2876 | if (pbd_e2) |
2877 | DP(NETIF_MSG_TX_QUEUED, | |
2878 | "PBD (E2) @%p dst %x %x %x src %x %x %x parsing_data %x\n", | |
2879 | pbd_e2, pbd_e2->dst_mac_addr_hi, pbd_e2->dst_mac_addr_mid, | |
2880 | pbd_e2->dst_mac_addr_lo, pbd_e2->src_mac_addr_hi, | |
2881 | pbd_e2->src_mac_addr_mid, pbd_e2->src_mac_addr_lo, | |
2882 | pbd_e2->parsing_data); | |
9f6c9258 DK |
2883 | DP(NETIF_MSG_TX_QUEUED, "doorbell: nbd %d bd %u\n", nbd, bd_prod); |
2884 | ||
2df1a70a TH |
2885 | netdev_tx_sent_queue(txq, skb->len); |
2886 | ||
6383c0b3 | 2887 | txdata->tx_pkt_prod++; |
9f6c9258 DK |
2888 | /* |
2889 | * Make sure that the BD data is updated before updating the producer | |
2890 | * since FW might read the BD right after the producer is updated. | |
2891 | * This is only applicable for weak-ordered memory model archs such | |
2892 | * as IA-64. The following barrier is also mandatory since FW will | |
2893 | * assumes packets must have BDs. | |
2894 | */ | |
2895 | wmb(); | |
2896 | ||
6383c0b3 | 2897 | txdata->tx_db.data.prod += nbd; |
9f6c9258 | 2898 | barrier(); |
f85582f8 | 2899 | |
6383c0b3 | 2900 | DOORBELL(bp, txdata->cid, txdata->tx_db.raw); |
9f6c9258 DK |
2901 | |
2902 | mmiowb(); | |
2903 | ||
6383c0b3 | 2904 | txdata->tx_bd_prod += nbd; |
9f6c9258 | 2905 | |
6383c0b3 | 2906 | if (unlikely(bnx2x_tx_avail(bp, txdata) < MAX_SKB_FRAGS + 3)) { |
9f6c9258 DK |
2907 | netif_tx_stop_queue(txq); |
2908 | ||
2909 | /* paired memory barrier is in bnx2x_tx_int(), we have to keep | |
2910 | * ordering of set_bit() in netif_tx_stop_queue() and read of | |
2911 | * fp->bd_tx_cons */ | |
2912 | smp_mb(); | |
2913 | ||
2914 | fp->eth_q_stats.driver_xoff++; | |
6383c0b3 | 2915 | if (bnx2x_tx_avail(bp, txdata) >= MAX_SKB_FRAGS + 3) |
9f6c9258 DK |
2916 | netif_tx_wake_queue(txq); |
2917 | } | |
6383c0b3 | 2918 | txdata->tx_pkt++; |
9f6c9258 DK |
2919 | |
2920 | return NETDEV_TX_OK; | |
2921 | } | |
f85582f8 | 2922 | |
6383c0b3 AE |
2923 | /** |
2924 | * bnx2x_setup_tc - routine to configure net_device for multi tc | |
2925 | * | |
2926 | * @netdev: net device to configure | |
2927 | * @tc: number of traffic classes to enable | |
2928 | * | |
2929 | * callback connected to the ndo_setup_tc function pointer | |
2930 | */ | |
2931 | int bnx2x_setup_tc(struct net_device *dev, u8 num_tc) | |
2932 | { | |
2933 | int cos, prio, count, offset; | |
2934 | struct bnx2x *bp = netdev_priv(dev); | |
2935 | ||
2936 | /* setup tc must be called under rtnl lock */ | |
2937 | ASSERT_RTNL(); | |
2938 | ||
2939 | /* no traffic classes requested. aborting */ | |
2940 | if (!num_tc) { | |
2941 | netdev_reset_tc(dev); | |
2942 | return 0; | |
2943 | } | |
2944 | ||
2945 | /* requested to support too many traffic classes */ | |
2946 | if (num_tc > bp->max_cos) { | |
2947 | DP(NETIF_MSG_TX_ERR, "support for too many traffic classes" | |
94f05b0f | 2948 | " requested: %d. max supported is %d\n", |
6383c0b3 AE |
2949 | num_tc, bp->max_cos); |
2950 | return -EINVAL; | |
2951 | } | |
2952 | ||
2953 | /* declare amount of supported traffic classes */ | |
2954 | if (netdev_set_num_tc(dev, num_tc)) { | |
94f05b0f | 2955 | DP(NETIF_MSG_TX_ERR, "failed to declare %d traffic classes\n", |
6383c0b3 AE |
2956 | num_tc); |
2957 | return -EINVAL; | |
2958 | } | |
2959 | ||
2960 | /* configure priority to traffic class mapping */ | |
2961 | for (prio = 0; prio < BNX2X_MAX_PRIORITY; prio++) { | |
2962 | netdev_set_prio_tc_map(dev, prio, bp->prio_to_cos[prio]); | |
94f05b0f | 2963 | DP(BNX2X_MSG_SP, "mapping priority %d to tc %d\n", |
6383c0b3 AE |
2964 | prio, bp->prio_to_cos[prio]); |
2965 | } | |
2966 | ||
2967 | ||
2968 | /* Use this configuration to diffrentiate tc0 from other COSes | |
2969 | This can be used for ets or pfc, and save the effort of setting | |
2970 | up a multio class queue disc or negotiating DCBX with a switch | |
2971 | netdev_set_prio_tc_map(dev, 0, 0); | |
94f05b0f | 2972 | DP(BNX2X_MSG_SP, "mapping priority %d to tc %d\n", 0, 0); |
6383c0b3 AE |
2973 | for (prio = 1; prio < 16; prio++) { |
2974 | netdev_set_prio_tc_map(dev, prio, 1); | |
94f05b0f | 2975 | DP(BNX2X_MSG_SP, "mapping priority %d to tc %d\n", prio, 1); |
6383c0b3 AE |
2976 | } */ |
2977 | ||
2978 | /* configure traffic class to transmission queue mapping */ | |
2979 | for (cos = 0; cos < bp->max_cos; cos++) { | |
2980 | count = BNX2X_NUM_ETH_QUEUES(bp); | |
2981 | offset = cos * MAX_TXQS_PER_COS; | |
2982 | netdev_set_tc_queue(dev, cos, count, offset); | |
94f05b0f | 2983 | DP(BNX2X_MSG_SP, "mapping tc %d to offset %d count %d\n", |
6383c0b3 AE |
2984 | cos, offset, count); |
2985 | } | |
2986 | ||
2987 | return 0; | |
2988 | } | |
2989 | ||
9f6c9258 DK |
2990 | /* called with rtnl_lock */ |
2991 | int bnx2x_change_mac_addr(struct net_device *dev, void *p) | |
2992 | { | |
2993 | struct sockaddr *addr = p; | |
2994 | struct bnx2x *bp = netdev_priv(dev); | |
619c5cb6 | 2995 | int rc = 0; |
9f6c9258 | 2996 | |
614c76df DK |
2997 | if (!bnx2x_is_valid_ether_addr(bp, addr->sa_data)) |
2998 | return -EINVAL; | |
2999 | ||
3000 | #ifdef BCM_CNIC | |
3001 | if (IS_MF_ISCSI_SD(bp) && !is_zero_ether_addr(addr->sa_data)) | |
9f6c9258 | 3002 | return -EINVAL; |
614c76df | 3003 | #endif |
9f6c9258 | 3004 | |
619c5cb6 VZ |
3005 | if (netif_running(dev)) { |
3006 | rc = bnx2x_set_eth_mac(bp, false); | |
3007 | if (rc) | |
3008 | return rc; | |
3009 | } | |
3010 | ||
9f6c9258 | 3011 | memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); |
619c5cb6 | 3012 | |
523224a3 | 3013 | if (netif_running(dev)) |
619c5cb6 | 3014 | rc = bnx2x_set_eth_mac(bp, true); |
9f6c9258 | 3015 | |
619c5cb6 | 3016 | return rc; |
9f6c9258 DK |
3017 | } |
3018 | ||
b3b83c3f DK |
3019 | static void bnx2x_free_fp_mem_at(struct bnx2x *bp, int fp_index) |
3020 | { | |
3021 | union host_hc_status_block *sb = &bnx2x_fp(bp, fp_index, status_blk); | |
3022 | struct bnx2x_fastpath *fp = &bp->fp[fp_index]; | |
6383c0b3 | 3023 | u8 cos; |
b3b83c3f DK |
3024 | |
3025 | /* Common */ | |
3026 | #ifdef BCM_CNIC | |
3027 | if (IS_FCOE_IDX(fp_index)) { | |
3028 | memset(sb, 0, sizeof(union host_hc_status_block)); | |
3029 | fp->status_blk_mapping = 0; | |
3030 | ||
3031 | } else { | |
3032 | #endif | |
3033 | /* status blocks */ | |
619c5cb6 | 3034 | if (!CHIP_IS_E1x(bp)) |
b3b83c3f DK |
3035 | BNX2X_PCI_FREE(sb->e2_sb, |
3036 | bnx2x_fp(bp, fp_index, | |
3037 | status_blk_mapping), | |
3038 | sizeof(struct host_hc_status_block_e2)); | |
3039 | else | |
3040 | BNX2X_PCI_FREE(sb->e1x_sb, | |
3041 | bnx2x_fp(bp, fp_index, | |
3042 | status_blk_mapping), | |
3043 | sizeof(struct host_hc_status_block_e1x)); | |
3044 | #ifdef BCM_CNIC | |
3045 | } | |
3046 | #endif | |
3047 | /* Rx */ | |
3048 | if (!skip_rx_queue(bp, fp_index)) { | |
3049 | bnx2x_free_rx_bds(fp); | |
3050 | ||
3051 | /* fastpath rx rings: rx_buf rx_desc rx_comp */ | |
3052 | BNX2X_FREE(bnx2x_fp(bp, fp_index, rx_buf_ring)); | |
3053 | BNX2X_PCI_FREE(bnx2x_fp(bp, fp_index, rx_desc_ring), | |
3054 | bnx2x_fp(bp, fp_index, rx_desc_mapping), | |
3055 | sizeof(struct eth_rx_bd) * NUM_RX_BD); | |
3056 | ||
3057 | BNX2X_PCI_FREE(bnx2x_fp(bp, fp_index, rx_comp_ring), | |
3058 | bnx2x_fp(bp, fp_index, rx_comp_mapping), | |
3059 | sizeof(struct eth_fast_path_rx_cqe) * | |
3060 | NUM_RCQ_BD); | |
3061 | ||
3062 | /* SGE ring */ | |
3063 | BNX2X_FREE(bnx2x_fp(bp, fp_index, rx_page_ring)); | |
3064 | BNX2X_PCI_FREE(bnx2x_fp(bp, fp_index, rx_sge_ring), | |
3065 | bnx2x_fp(bp, fp_index, rx_sge_mapping), | |
3066 | BCM_PAGE_SIZE * NUM_RX_SGE_PAGES); | |
3067 | } | |
3068 | ||
3069 | /* Tx */ | |
3070 | if (!skip_tx_queue(bp, fp_index)) { | |
3071 | /* fastpath tx rings: tx_buf tx_desc */ | |
6383c0b3 AE |
3072 | for_each_cos_in_tx_queue(fp, cos) { |
3073 | struct bnx2x_fp_txdata *txdata = &fp->txdata[cos]; | |
3074 | ||
3075 | DP(BNX2X_MSG_SP, | |
94f05b0f | 3076 | "freeing tx memory of fp %d cos %d cid %d\n", |
6383c0b3 AE |
3077 | fp_index, cos, txdata->cid); |
3078 | ||
3079 | BNX2X_FREE(txdata->tx_buf_ring); | |
3080 | BNX2X_PCI_FREE(txdata->tx_desc_ring, | |
3081 | txdata->tx_desc_mapping, | |
3082 | sizeof(union eth_tx_bd_types) * NUM_TX_BD); | |
3083 | } | |
b3b83c3f DK |
3084 | } |
3085 | /* end of fastpath */ | |
3086 | } | |
3087 | ||
3088 | void bnx2x_free_fp_mem(struct bnx2x *bp) | |
3089 | { | |
3090 | int i; | |
3091 | for_each_queue(bp, i) | |
3092 | bnx2x_free_fp_mem_at(bp, i); | |
3093 | } | |
3094 | ||
3095 | static inline void set_sb_shortcuts(struct bnx2x *bp, int index) | |
3096 | { | |
3097 | union host_hc_status_block status_blk = bnx2x_fp(bp, index, status_blk); | |
619c5cb6 | 3098 | if (!CHIP_IS_E1x(bp)) { |
b3b83c3f DK |
3099 | bnx2x_fp(bp, index, sb_index_values) = |
3100 | (__le16 *)status_blk.e2_sb->sb.index_values; | |
3101 | bnx2x_fp(bp, index, sb_running_index) = | |
3102 | (__le16 *)status_blk.e2_sb->sb.running_index; | |
3103 | } else { | |
3104 | bnx2x_fp(bp, index, sb_index_values) = | |
3105 | (__le16 *)status_blk.e1x_sb->sb.index_values; | |
3106 | bnx2x_fp(bp, index, sb_running_index) = | |
3107 | (__le16 *)status_blk.e1x_sb->sb.running_index; | |
3108 | } | |
3109 | } | |
3110 | ||
3111 | static int bnx2x_alloc_fp_mem_at(struct bnx2x *bp, int index) | |
3112 | { | |
3113 | union host_hc_status_block *sb; | |
3114 | struct bnx2x_fastpath *fp = &bp->fp[index]; | |
3115 | int ring_size = 0; | |
6383c0b3 | 3116 | u8 cos; |
c2188952 | 3117 | int rx_ring_size = 0; |
b3b83c3f | 3118 | |
614c76df | 3119 | #ifdef BCM_CNIC |
1fdf1551 | 3120 | if (!bp->rx_ring_size && IS_MF_ISCSI_SD(bp)) { |
614c76df DK |
3121 | rx_ring_size = MIN_RX_SIZE_NONTPA; |
3122 | bp->rx_ring_size = rx_ring_size; | |
3123 | } else | |
3124 | #endif | |
c2188952 | 3125 | if (!bp->rx_ring_size) { |
b3b83c3f | 3126 | |
c2188952 VZ |
3127 | rx_ring_size = MAX_RX_AVAIL/BNX2X_NUM_RX_QUEUES(bp); |
3128 | ||
3129 | /* allocate at least number of buffers required by FW */ | |
3130 | rx_ring_size = max_t(int, bp->disable_tpa ? MIN_RX_SIZE_NONTPA : | |
3131 | MIN_RX_SIZE_TPA, rx_ring_size); | |
3132 | ||
3133 | bp->rx_ring_size = rx_ring_size; | |
614c76df | 3134 | } else /* if rx_ring_size specified - use it */ |
c2188952 | 3135 | rx_ring_size = bp->rx_ring_size; |
b3b83c3f | 3136 | |
b3b83c3f DK |
3137 | /* Common */ |
3138 | sb = &bnx2x_fp(bp, index, status_blk); | |
3139 | #ifdef BCM_CNIC | |
3140 | if (!IS_FCOE_IDX(index)) { | |
3141 | #endif | |
3142 | /* status blocks */ | |
619c5cb6 | 3143 | if (!CHIP_IS_E1x(bp)) |
b3b83c3f DK |
3144 | BNX2X_PCI_ALLOC(sb->e2_sb, |
3145 | &bnx2x_fp(bp, index, status_blk_mapping), | |
3146 | sizeof(struct host_hc_status_block_e2)); | |
3147 | else | |
3148 | BNX2X_PCI_ALLOC(sb->e1x_sb, | |
3149 | &bnx2x_fp(bp, index, status_blk_mapping), | |
3150 | sizeof(struct host_hc_status_block_e1x)); | |
3151 | #ifdef BCM_CNIC | |
3152 | } | |
3153 | #endif | |
8eef2af1 DK |
3154 | |
3155 | /* FCoE Queue uses Default SB and doesn't ACK the SB, thus no need to | |
3156 | * set shortcuts for it. | |
3157 | */ | |
3158 | if (!IS_FCOE_IDX(index)) | |
3159 | set_sb_shortcuts(bp, index); | |
b3b83c3f DK |
3160 | |
3161 | /* Tx */ | |
3162 | if (!skip_tx_queue(bp, index)) { | |
3163 | /* fastpath tx rings: tx_buf tx_desc */ | |
6383c0b3 AE |
3164 | for_each_cos_in_tx_queue(fp, cos) { |
3165 | struct bnx2x_fp_txdata *txdata = &fp->txdata[cos]; | |
3166 | ||
3167 | DP(BNX2X_MSG_SP, "allocating tx memory of " | |
94f05b0f | 3168 | "fp %d cos %d\n", |
6383c0b3 AE |
3169 | index, cos); |
3170 | ||
3171 | BNX2X_ALLOC(txdata->tx_buf_ring, | |
b3b83c3f | 3172 | sizeof(struct sw_tx_bd) * NUM_TX_BD); |
6383c0b3 AE |
3173 | BNX2X_PCI_ALLOC(txdata->tx_desc_ring, |
3174 | &txdata->tx_desc_mapping, | |
b3b83c3f | 3175 | sizeof(union eth_tx_bd_types) * NUM_TX_BD); |
6383c0b3 | 3176 | } |
b3b83c3f DK |
3177 | } |
3178 | ||
3179 | /* Rx */ | |
3180 | if (!skip_rx_queue(bp, index)) { | |
3181 | /* fastpath rx rings: rx_buf rx_desc rx_comp */ | |
3182 | BNX2X_ALLOC(bnx2x_fp(bp, index, rx_buf_ring), | |
3183 | sizeof(struct sw_rx_bd) * NUM_RX_BD); | |
3184 | BNX2X_PCI_ALLOC(bnx2x_fp(bp, index, rx_desc_ring), | |
3185 | &bnx2x_fp(bp, index, rx_desc_mapping), | |
3186 | sizeof(struct eth_rx_bd) * NUM_RX_BD); | |
3187 | ||
3188 | BNX2X_PCI_ALLOC(bnx2x_fp(bp, index, rx_comp_ring), | |
3189 | &bnx2x_fp(bp, index, rx_comp_mapping), | |
3190 | sizeof(struct eth_fast_path_rx_cqe) * | |
3191 | NUM_RCQ_BD); | |
3192 | ||
3193 | /* SGE ring */ | |
3194 | BNX2X_ALLOC(bnx2x_fp(bp, index, rx_page_ring), | |
3195 | sizeof(struct sw_rx_page) * NUM_RX_SGE); | |
3196 | BNX2X_PCI_ALLOC(bnx2x_fp(bp, index, rx_sge_ring), | |
3197 | &bnx2x_fp(bp, index, rx_sge_mapping), | |
3198 | BCM_PAGE_SIZE * NUM_RX_SGE_PAGES); | |
3199 | /* RX BD ring */ | |
3200 | bnx2x_set_next_page_rx_bd(fp); | |
3201 | ||
3202 | /* CQ ring */ | |
3203 | bnx2x_set_next_page_rx_cq(fp); | |
3204 | ||
3205 | /* BDs */ | |
3206 | ring_size = bnx2x_alloc_rx_bds(fp, rx_ring_size); | |
3207 | if (ring_size < rx_ring_size) | |
3208 | goto alloc_mem_err; | |
3209 | } | |
3210 | ||
3211 | return 0; | |
3212 | ||
3213 | /* handles low memory cases */ | |
3214 | alloc_mem_err: | |
3215 | BNX2X_ERR("Unable to allocate full memory for queue %d (size %d)\n", | |
3216 | index, ring_size); | |
3217 | /* FW will drop all packets if queue is not big enough, | |
3218 | * In these cases we disable the queue | |
6383c0b3 | 3219 | * Min size is different for OOO, TPA and non-TPA queues |
b3b83c3f DK |
3220 | */ |
3221 | if (ring_size < (fp->disable_tpa ? | |
eb722d7a | 3222 | MIN_RX_SIZE_NONTPA : MIN_RX_SIZE_TPA)) { |
b3b83c3f DK |
3223 | /* release memory allocated for this queue */ |
3224 | bnx2x_free_fp_mem_at(bp, index); | |
3225 | return -ENOMEM; | |
3226 | } | |
3227 | return 0; | |
3228 | } | |
3229 | ||
3230 | int bnx2x_alloc_fp_mem(struct bnx2x *bp) | |
3231 | { | |
3232 | int i; | |
3233 | ||
3234 | /** | |
3235 | * 1. Allocate FP for leading - fatal if error | |
3236 | * 2. {CNIC} Allocate FCoE FP - fatal if error | |
6383c0b3 AE |
3237 | * 3. {CNIC} Allocate OOO + FWD - disable OOO if error |
3238 | * 4. Allocate RSS - fix number of queues if error | |
b3b83c3f DK |
3239 | */ |
3240 | ||
3241 | /* leading */ | |
3242 | if (bnx2x_alloc_fp_mem_at(bp, 0)) | |
3243 | return -ENOMEM; | |
6383c0b3 | 3244 | |
b3b83c3f | 3245 | #ifdef BCM_CNIC |
8eef2af1 DK |
3246 | if (!NO_FCOE(bp)) |
3247 | /* FCoE */ | |
3248 | if (bnx2x_alloc_fp_mem_at(bp, FCOE_IDX)) | |
3249 | /* we will fail load process instead of mark | |
3250 | * NO_FCOE_FLAG | |
3251 | */ | |
3252 | return -ENOMEM; | |
b3b83c3f | 3253 | #endif |
6383c0b3 | 3254 | |
b3b83c3f DK |
3255 | /* RSS */ |
3256 | for_each_nondefault_eth_queue(bp, i) | |
3257 | if (bnx2x_alloc_fp_mem_at(bp, i)) | |
3258 | break; | |
3259 | ||
3260 | /* handle memory failures */ | |
3261 | if (i != BNX2X_NUM_ETH_QUEUES(bp)) { | |
3262 | int delta = BNX2X_NUM_ETH_QUEUES(bp) - i; | |
3263 | ||
3264 | WARN_ON(delta < 0); | |
3265 | #ifdef BCM_CNIC | |
3266 | /** | |
3267 | * move non eth FPs next to last eth FP | |
3268 | * must be done in that order | |
3269 | * FCOE_IDX < FWD_IDX < OOO_IDX | |
3270 | */ | |
3271 | ||
6383c0b3 | 3272 | /* move FCoE fp even NO_FCOE_FLAG is on */ |
b3b83c3f DK |
3273 | bnx2x_move_fp(bp, FCOE_IDX, FCOE_IDX - delta); |
3274 | #endif | |
3275 | bp->num_queues -= delta; | |
3276 | BNX2X_ERR("Adjusted num of queues from %d to %d\n", | |
3277 | bp->num_queues + delta, bp->num_queues); | |
3278 | } | |
3279 | ||
3280 | return 0; | |
3281 | } | |
d6214d7a | 3282 | |
523224a3 DK |
3283 | void bnx2x_free_mem_bp(struct bnx2x *bp) |
3284 | { | |
3285 | kfree(bp->fp); | |
3286 | kfree(bp->msix_table); | |
3287 | kfree(bp->ilt); | |
3288 | } | |
3289 | ||
3290 | int __devinit bnx2x_alloc_mem_bp(struct bnx2x *bp) | |
3291 | { | |
3292 | struct bnx2x_fastpath *fp; | |
3293 | struct msix_entry *tbl; | |
3294 | struct bnx2x_ilt *ilt; | |
6383c0b3 AE |
3295 | int msix_table_size = 0; |
3296 | ||
3297 | /* | |
3298 | * The biggest MSI-X table we might need is as a maximum number of fast | |
3299 | * path IGU SBs plus default SB (for PF). | |
3300 | */ | |
3301 | msix_table_size = bp->igu_sb_cnt + 1; | |
523224a3 | 3302 | |
6383c0b3 | 3303 | /* fp array: RSS plus CNIC related L2 queues */ |
01e23742 | 3304 | fp = kcalloc(BNX2X_MAX_RSS_COUNT(bp) + NON_ETH_CONTEXT_USE, |
6383c0b3 | 3305 | sizeof(*fp), GFP_KERNEL); |
523224a3 DK |
3306 | if (!fp) |
3307 | goto alloc_err; | |
3308 | bp->fp = fp; | |
3309 | ||
3310 | /* msix table */ | |
01e23742 | 3311 | tbl = kcalloc(msix_table_size, sizeof(*tbl), GFP_KERNEL); |
523224a3 DK |
3312 | if (!tbl) |
3313 | goto alloc_err; | |
3314 | bp->msix_table = tbl; | |
3315 | ||
3316 | /* ilt */ | |
3317 | ilt = kzalloc(sizeof(*ilt), GFP_KERNEL); | |
3318 | if (!ilt) | |
3319 | goto alloc_err; | |
3320 | bp->ilt = ilt; | |
3321 | ||
3322 | return 0; | |
3323 | alloc_err: | |
3324 | bnx2x_free_mem_bp(bp); | |
3325 | return -ENOMEM; | |
3326 | ||
3327 | } | |
3328 | ||
a9fccec7 | 3329 | int bnx2x_reload_if_running(struct net_device *dev) |
66371c44 MM |
3330 | { |
3331 | struct bnx2x *bp = netdev_priv(dev); | |
3332 | ||
3333 | if (unlikely(!netif_running(dev))) | |
3334 | return 0; | |
3335 | ||
3336 | bnx2x_nic_unload(bp, UNLOAD_NORMAL); | |
3337 | return bnx2x_nic_load(bp, LOAD_NORMAL); | |
3338 | } | |
3339 | ||
1ac9e428 YR |
3340 | int bnx2x_get_cur_phy_idx(struct bnx2x *bp) |
3341 | { | |
3342 | u32 sel_phy_idx = 0; | |
3343 | if (bp->link_params.num_phys <= 1) | |
3344 | return INT_PHY; | |
3345 | ||
3346 | if (bp->link_vars.link_up) { | |
3347 | sel_phy_idx = EXT_PHY1; | |
3348 | /* In case link is SERDES, check if the EXT_PHY2 is the one */ | |
3349 | if ((bp->link_vars.link_status & LINK_STATUS_SERDES_LINK) && | |
3350 | (bp->link_params.phy[EXT_PHY2].supported & SUPPORTED_FIBRE)) | |
3351 | sel_phy_idx = EXT_PHY2; | |
3352 | } else { | |
3353 | ||
3354 | switch (bnx2x_phy_selection(&bp->link_params)) { | |
3355 | case PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT: | |
3356 | case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY: | |
3357 | case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY: | |
3358 | sel_phy_idx = EXT_PHY1; | |
3359 | break; | |
3360 | case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY: | |
3361 | case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY: | |
3362 | sel_phy_idx = EXT_PHY2; | |
3363 | break; | |
3364 | } | |
3365 | } | |
3366 | ||
3367 | return sel_phy_idx; | |
3368 | ||
3369 | } | |
3370 | int bnx2x_get_link_cfg_idx(struct bnx2x *bp) | |
3371 | { | |
3372 | u32 sel_phy_idx = bnx2x_get_cur_phy_idx(bp); | |
3373 | /* | |
3374 | * The selected actived PHY is always after swapping (in case PHY | |
3375 | * swapping is enabled). So when swapping is enabled, we need to reverse | |
3376 | * the configuration | |
3377 | */ | |
3378 | ||
3379 | if (bp->link_params.multi_phy_config & | |
3380 | PORT_HW_CFG_PHY_SWAPPED_ENABLED) { | |
3381 | if (sel_phy_idx == EXT_PHY1) | |
3382 | sel_phy_idx = EXT_PHY2; | |
3383 | else if (sel_phy_idx == EXT_PHY2) | |
3384 | sel_phy_idx = EXT_PHY1; | |
3385 | } | |
3386 | return LINK_CONFIG_IDX(sel_phy_idx); | |
3387 | } | |
3388 | ||
bf61ee14 VZ |
3389 | #if defined(NETDEV_FCOE_WWNN) && defined(BCM_CNIC) |
3390 | int bnx2x_fcoe_get_wwn(struct net_device *dev, u64 *wwn, int type) | |
3391 | { | |
3392 | struct bnx2x *bp = netdev_priv(dev); | |
3393 | struct cnic_eth_dev *cp = &bp->cnic_eth_dev; | |
3394 | ||
3395 | switch (type) { | |
3396 | case NETDEV_FCOE_WWNN: | |
3397 | *wwn = HILO_U64(cp->fcoe_wwn_node_name_hi, | |
3398 | cp->fcoe_wwn_node_name_lo); | |
3399 | break; | |
3400 | case NETDEV_FCOE_WWPN: | |
3401 | *wwn = HILO_U64(cp->fcoe_wwn_port_name_hi, | |
3402 | cp->fcoe_wwn_port_name_lo); | |
3403 | break; | |
3404 | default: | |
3405 | return -EINVAL; | |
3406 | } | |
3407 | ||
3408 | return 0; | |
3409 | } | |
3410 | #endif | |
3411 | ||
9f6c9258 DK |
3412 | /* called with rtnl_lock */ |
3413 | int bnx2x_change_mtu(struct net_device *dev, int new_mtu) | |
3414 | { | |
3415 | struct bnx2x *bp = netdev_priv(dev); | |
9f6c9258 DK |
3416 | |
3417 | if (bp->recovery_state != BNX2X_RECOVERY_DONE) { | |
f1deab50 | 3418 | pr_err("Handling parity error recovery. Try again later\n"); |
9f6c9258 DK |
3419 | return -EAGAIN; |
3420 | } | |
3421 | ||
3422 | if ((new_mtu > ETH_MAX_JUMBO_PACKET_SIZE) || | |
3423 | ((new_mtu + ETH_HLEN) < ETH_MIN_PACKET_SIZE)) | |
3424 | return -EINVAL; | |
3425 | ||
3426 | /* This does not race with packet allocation | |
3427 | * because the actual alloc size is | |
3428 | * only updated as part of load | |
3429 | */ | |
3430 | dev->mtu = new_mtu; | |
3431 | ||
66371c44 MM |
3432 | return bnx2x_reload_if_running(dev); |
3433 | } | |
3434 | ||
c8f44aff MM |
3435 | netdev_features_t bnx2x_fix_features(struct net_device *dev, |
3436 | netdev_features_t features) | |
66371c44 MM |
3437 | { |
3438 | struct bnx2x *bp = netdev_priv(dev); | |
3439 | ||
3440 | /* TPA requires Rx CSUM offloading */ | |
3441 | if (!(features & NETIF_F_RXCSUM) || bp->disable_tpa) | |
3442 | features &= ~NETIF_F_LRO; | |
3443 | ||
3444 | return features; | |
3445 | } | |
3446 | ||
c8f44aff | 3447 | int bnx2x_set_features(struct net_device *dev, netdev_features_t features) |
66371c44 MM |
3448 | { |
3449 | struct bnx2x *bp = netdev_priv(dev); | |
3450 | u32 flags = bp->flags; | |
538dd2e3 | 3451 | bool bnx2x_reload = false; |
66371c44 MM |
3452 | |
3453 | if (features & NETIF_F_LRO) | |
3454 | flags |= TPA_ENABLE_FLAG; | |
3455 | else | |
3456 | flags &= ~TPA_ENABLE_FLAG; | |
3457 | ||
538dd2e3 MB |
3458 | if (features & NETIF_F_LOOPBACK) { |
3459 | if (bp->link_params.loopback_mode != LOOPBACK_BMAC) { | |
3460 | bp->link_params.loopback_mode = LOOPBACK_BMAC; | |
3461 | bnx2x_reload = true; | |
3462 | } | |
3463 | } else { | |
3464 | if (bp->link_params.loopback_mode != LOOPBACK_NONE) { | |
3465 | bp->link_params.loopback_mode = LOOPBACK_NONE; | |
3466 | bnx2x_reload = true; | |
3467 | } | |
3468 | } | |
3469 | ||
66371c44 MM |
3470 | if (flags ^ bp->flags) { |
3471 | bp->flags = flags; | |
538dd2e3 MB |
3472 | bnx2x_reload = true; |
3473 | } | |
66371c44 | 3474 | |
538dd2e3 | 3475 | if (bnx2x_reload) { |
66371c44 MM |
3476 | if (bp->recovery_state == BNX2X_RECOVERY_DONE) |
3477 | return bnx2x_reload_if_running(dev); | |
3478 | /* else: bnx2x_nic_load() will be called at end of recovery */ | |
9f6c9258 DK |
3479 | } |
3480 | ||
66371c44 | 3481 | return 0; |
9f6c9258 DK |
3482 | } |
3483 | ||
3484 | void bnx2x_tx_timeout(struct net_device *dev) | |
3485 | { | |
3486 | struct bnx2x *bp = netdev_priv(dev); | |
3487 | ||
3488 | #ifdef BNX2X_STOP_ON_ERROR | |
3489 | if (!bp->panic) | |
3490 | bnx2x_panic(); | |
3491 | #endif | |
7be08a72 AE |
3492 | |
3493 | smp_mb__before_clear_bit(); | |
3494 | set_bit(BNX2X_SP_RTNL_TX_TIMEOUT, &bp->sp_rtnl_state); | |
3495 | smp_mb__after_clear_bit(); | |
3496 | ||
9f6c9258 | 3497 | /* This allows the netif to be shutdown gracefully before resetting */ |
7be08a72 | 3498 | schedule_delayed_work(&bp->sp_rtnl_task, 0); |
9f6c9258 DK |
3499 | } |
3500 | ||
9f6c9258 DK |
3501 | int bnx2x_suspend(struct pci_dev *pdev, pm_message_t state) |
3502 | { | |
3503 | struct net_device *dev = pci_get_drvdata(pdev); | |
3504 | struct bnx2x *bp; | |
3505 | ||
3506 | if (!dev) { | |
3507 | dev_err(&pdev->dev, "BAD net device from bnx2x_init_one\n"); | |
3508 | return -ENODEV; | |
3509 | } | |
3510 | bp = netdev_priv(dev); | |
3511 | ||
3512 | rtnl_lock(); | |
3513 | ||
3514 | pci_save_state(pdev); | |
3515 | ||
3516 | if (!netif_running(dev)) { | |
3517 | rtnl_unlock(); | |
3518 | return 0; | |
3519 | } | |
3520 | ||
3521 | netif_device_detach(dev); | |
3522 | ||
3523 | bnx2x_nic_unload(bp, UNLOAD_CLOSE); | |
3524 | ||
3525 | bnx2x_set_power_state(bp, pci_choose_state(pdev, state)); | |
3526 | ||
3527 | rtnl_unlock(); | |
3528 | ||
3529 | return 0; | |
3530 | } | |
3531 | ||
3532 | int bnx2x_resume(struct pci_dev *pdev) | |
3533 | { | |
3534 | struct net_device *dev = pci_get_drvdata(pdev); | |
3535 | struct bnx2x *bp; | |
3536 | int rc; | |
3537 | ||
3538 | if (!dev) { | |
3539 | dev_err(&pdev->dev, "BAD net device from bnx2x_init_one\n"); | |
3540 | return -ENODEV; | |
3541 | } | |
3542 | bp = netdev_priv(dev); | |
3543 | ||
3544 | if (bp->recovery_state != BNX2X_RECOVERY_DONE) { | |
f1deab50 | 3545 | pr_err("Handling parity error recovery. Try again later\n"); |
9f6c9258 DK |
3546 | return -EAGAIN; |
3547 | } | |
3548 | ||
3549 | rtnl_lock(); | |
3550 | ||
3551 | pci_restore_state(pdev); | |
3552 | ||
3553 | if (!netif_running(dev)) { | |
3554 | rtnl_unlock(); | |
3555 | return 0; | |
3556 | } | |
3557 | ||
3558 | bnx2x_set_power_state(bp, PCI_D0); | |
3559 | netif_device_attach(dev); | |
3560 | ||
f2e0899f DK |
3561 | /* Since the chip was reset, clear the FW sequence number */ |
3562 | bp->fw_seq = 0; | |
9f6c9258 DK |
3563 | rc = bnx2x_nic_load(bp, LOAD_OPEN); |
3564 | ||
3565 | rtnl_unlock(); | |
3566 | ||
3567 | return rc; | |
3568 | } | |
619c5cb6 VZ |
3569 | |
3570 | ||
3571 | void bnx2x_set_ctx_validation(struct bnx2x *bp, struct eth_context *cxt, | |
3572 | u32 cid) | |
3573 | { | |
3574 | /* ustorm cxt validation */ | |
3575 | cxt->ustorm_ag_context.cdu_usage = | |
3576 | CDU_RSRVD_VALUE_TYPE_A(HW_CID(bp, cid), | |
3577 | CDU_REGION_NUMBER_UCM_AG, ETH_CONNECTION_TYPE); | |
3578 | /* xcontext validation */ | |
3579 | cxt->xstorm_ag_context.cdu_reserved = | |
3580 | CDU_RSRVD_VALUE_TYPE_A(HW_CID(bp, cid), | |
3581 | CDU_REGION_NUMBER_XCM_AG, ETH_CONNECTION_TYPE); | |
3582 | } | |
3583 | ||
3584 | static inline void storm_memset_hc_timeout(struct bnx2x *bp, u8 port, | |
3585 | u8 fw_sb_id, u8 sb_index, | |
3586 | u8 ticks) | |
3587 | { | |
3588 | ||
3589 | u32 addr = BAR_CSTRORM_INTMEM + | |
3590 | CSTORM_STATUS_BLOCK_DATA_TIMEOUT_OFFSET(fw_sb_id, sb_index); | |
3591 | REG_WR8(bp, addr, ticks); | |
3592 | DP(NETIF_MSG_HW, "port %x fw_sb_id %d sb_index %d ticks %d\n", | |
3593 | port, fw_sb_id, sb_index, ticks); | |
3594 | } | |
3595 | ||
3596 | static inline void storm_memset_hc_disable(struct bnx2x *bp, u8 port, | |
3597 | u16 fw_sb_id, u8 sb_index, | |
3598 | u8 disable) | |
3599 | { | |
3600 | u32 enable_flag = disable ? 0 : (1 << HC_INDEX_DATA_HC_ENABLED_SHIFT); | |
3601 | u32 addr = BAR_CSTRORM_INTMEM + | |
3602 | CSTORM_STATUS_BLOCK_DATA_FLAGS_OFFSET(fw_sb_id, sb_index); | |
3603 | u16 flags = REG_RD16(bp, addr); | |
3604 | /* clear and set */ | |
3605 | flags &= ~HC_INDEX_DATA_HC_ENABLED; | |
3606 | flags |= enable_flag; | |
3607 | REG_WR16(bp, addr, flags); | |
3608 | DP(NETIF_MSG_HW, "port %x fw_sb_id %d sb_index %d disable %d\n", | |
3609 | port, fw_sb_id, sb_index, disable); | |
3610 | } | |
3611 | ||
3612 | void bnx2x_update_coalesce_sb_index(struct bnx2x *bp, u8 fw_sb_id, | |
3613 | u8 sb_index, u8 disable, u16 usec) | |
3614 | { | |
3615 | int port = BP_PORT(bp); | |
3616 | u8 ticks = usec / BNX2X_BTR; | |
3617 | ||
3618 | storm_memset_hc_timeout(bp, port, fw_sb_id, sb_index, ticks); | |
3619 | ||
3620 | disable = disable ? 1 : (usec ? 0 : 1); | |
3621 | storm_memset_hc_disable(bp, port, fw_sb_id, sb_index, disable); | |
3622 | } |