]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - drivers/net/ethernet/broadcom/bnx2x/bnx2x_sriov.h
Merge remote-tracking branch 'asoc/fix/cs4271' into asoc-linus
[mirror_ubuntu-eoan-kernel.git] / drivers / net / ethernet / broadcom / bnx2x / bnx2x_sriov.h
CommitLineData
4ad79e13 1/* bnx2x_sriov.h: QLogic Everest network driver.
1ab4434c 2 *
247fa82b 3 * Copyright 2009-2013 Broadcom Corporation
4ad79e13
YM
4 * Copyright 2014 QLogic Corporation
5 * All rights reserved
1ab4434c 6 *
4ad79e13 7 * Unless you and QLogic execute a separate written software license
1ab4434c
AE
8 * agreement governing use of this software, this software is licensed to you
9 * under the terms of the GNU General Public License version 2, available
10 * at http://www.gnu.org/licenses/old-licenses/gpl-2.0.html (the "GPL").
11 *
12 * Notwithstanding the above, under no circumstances may you combine this
4ad79e13
YM
13 * software in any way with any other QLogic software provided under a
14 * license other than the GPL, without QLogic's express prior written
1ab4434c
AE
15 * consent.
16 *
08f6dd89
AE
17 * Maintained by: Ariel Elior <ariel.elior@qlogic.com>
18 * Written by: Shmulik Ravid
19 * Ariel Elior <ariel.elior@qlogic.com>
1ab4434c
AE
20 */
21#ifndef BNX2X_SRIOV_H
22#define BNX2X_SRIOV_H
23
8ca5e17e 24#include "bnx2x_vfpf.h"
6411280a
AE
25#include "bnx2x.h"
26
27enum sample_bulletin_result {
28 PFVF_BULLETIN_UNCHANGED,
29 PFVF_BULLETIN_UPDATED,
30 PFVF_BULLETIN_CRC_ERR
31};
32
33#ifdef CONFIG_BNX2X_SRIOV
8ca5e17e 34
370d4a26
YM
35extern struct workqueue_struct *bnx2x_iov_wq;
36
290ca2bb
AE
37/* The bnx2x device structure holds vfdb structure described below.
38 * The VF array is indexed by the relative vfid.
39 */
8ca5e17e 40#define BNX2X_VF_MAX_QUEUES 16
8db573ba
AE
41#define BNX2X_VF_MAX_TPA_AGG_QUEUES 8
42
290ca2bb
AE
43struct bnx2x_sriov {
44 u32 first_vf_in_pf;
45
46 /* standard SRIOV capability fields, mostly for debugging */
47 int pos; /* capability position */
48 int nres; /* number of resources */
49 u32 cap; /* SR-IOV Capabilities */
50 u16 ctrl; /* SR-IOV Control */
51 u16 total; /* total VFs associated with the PF */
52 u16 initial; /* initial VFs associated with the PF */
53 u16 nr_virtfn; /* number of VFs available */
54 u16 offset; /* first VF Routing ID offset */
55 u16 stride; /* following VF stride */
56 u32 pgsz; /* page size for BAR alignment */
57 u8 link; /* Function Dependency Link */
58};
59
60/* bars */
61struct bnx2x_vf_bar {
62 u64 bar;
63 u32 size;
64};
65
f1929b01
AE
66struct bnx2x_vf_bar_info {
67 struct bnx2x_vf_bar bars[PCI_SRIOV_NUM_BARS];
68 u8 nr_bars;
69};
70
290ca2bb
AE
71/* vf queue (used both for rx or tx) */
72struct bnx2x_vf_queue {
73 struct eth_context *cxt;
74
75 /* MACs object */
76 struct bnx2x_vlan_mac_obj mac_obj;
77
78 /* VLANs object */
79 struct bnx2x_vlan_mac_obj vlan_obj;
05cc5a39
YM
80
81 /* VLAN-MACs object */
82 struct bnx2x_vlan_mac_obj vlan_mac_obj;
83
e8379c79 84 unsigned long accept_flags; /* last accept flags configured */
290ca2bb
AE
85
86 /* Queue Slow-path State object */
87 struct bnx2x_queue_sp_obj sp_obj;
88
89 u32 cid;
90 u16 index;
91 u16 sb_idx;
b9871bcf 92 bool is_leading;
3a3534ec 93 bool sp_initialized;
290ca2bb
AE
94};
95
2dc33bbc
YM
96/* struct bnx2x_vf_queue_construct_params - prepare queue construction
97 * parameters: q-init, q-setup and SB index
290ca2bb 98 */
2dc33bbc 99struct bnx2x_vf_queue_construct_params {
290ca2bb
AE
100 struct bnx2x_queue_state_params qstate;
101 struct bnx2x_queue_setup_params prep_qsetup;
102};
103
290ca2bb
AE
104/* forward */
105struct bnx2x_virtf;
fd1fc79d
AE
106
107/* VFOP definitions */
fd1fc79d 108
2dc33bbc 109struct bnx2x_vf_mac_vlan_filter {
fd1fc79d 110 int type;
05cc5a39
YM
111#define BNX2X_VF_FILTER_MAC BIT(0)
112#define BNX2X_VF_FILTER_VLAN BIT(1)
113#define BNX2X_VF_FILTER_VLAN_MAC \
114 (BNX2X_VF_FILTER_MAC | BNX2X_VF_FILTER_VLAN) /*shortcut*/
fd1fc79d
AE
115
116 bool add;
78d55054 117 bool applied;
fd1fc79d
AE
118 u8 *mac;
119 u16 vid;
120};
121
2dc33bbc
YM
122struct bnx2x_vf_mac_vlan_filters {
123 int count;
124 struct bnx2x_vf_mac_vlan_filter filters[];
fd1fc79d
AE
125};
126
290ca2bb
AE
127/* vf context */
128struct bnx2x_virtf {
129 u16 cfg_flags;
05cc5a39
YM
130#define VF_CFG_STATS_COALESCE 0x1
131#define VF_CFG_EXT_BULLETIN 0x2
132#define VF_CFG_VLAN_FILTER 0x4
6495d15a
DK
133 u8 link_cfg; /* IFLA_VF_LINK_STATE_AUTO
134 * IFLA_VF_LINK_STATE_ENABLE
135 * IFLA_VF_LINK_STATE_DISABLE
136 */
290ca2bb
AE
137 u8 state;
138#define VF_FREE 0 /* VF ready to be acquired holds no resc */
16a5fd92 139#define VF_ACQUIRED 1 /* VF acquired, but not initialized */
290ca2bb
AE
140#define VF_ENABLED 2 /* VF Enabled */
141#define VF_RESET 3 /* VF FLR'd, pending cleanup */
142
2dc33bbc 143 bool flr_clnup_stage; /* true during flr cleanup */
290ca2bb
AE
144
145 /* dma */
05cc5a39 146 dma_addr_t fw_stat_map;
b9871bcf 147 u16 stats_stride;
290ca2bb
AE
148 dma_addr_t bulletin_map;
149
150 /* Allocated resources counters. Before the VF is acquired, the
151 * counters hold the following values:
152 *
153 * - xxq_count = 0 as the queues memory is not allocated yet.
154 *
155 * - sb_count = The number of status blocks configured for this VF in
156 * the IGU CAM. Initially read during probe.
157 *
158 * - xx_rules_count = The number of rules statically and equally
159 * allocated for each VF, during PF load.
160 */
161 struct vf_pf_resc_request alloc_resc;
162#define vf_rxq_count(vf) ((vf)->alloc_resc.num_rxqs)
163#define vf_txq_count(vf) ((vf)->alloc_resc.num_txqs)
164#define vf_sb_count(vf) ((vf)->alloc_resc.num_sbs)
165#define vf_mac_rules_cnt(vf) ((vf)->alloc_resc.num_mac_filters)
166#define vf_vlan_rules_cnt(vf) ((vf)->alloc_resc.num_vlan_filters)
167#define vf_mc_rules_cnt(vf) ((vf)->alloc_resc.num_mc_filters)
168
169 u8 sb_count; /* actual number of SBs */
170 u8 igu_base_id; /* base igu status block id */
171
172 struct bnx2x_vf_queue *vfqs;
b9871bcf
AE
173#define LEADING_IDX 0
174#define bnx2x_vfq_is_leading(vfq) ((vfq)->index == LEADING_IDX)
175#define bnx2x_vfq(vf, nr, var) ((vf)->vfqs[(nr)].var)
176#define bnx2x_leading_vfq(vf, var) ((vf)->vfqs[LEADING_IDX].var)
290ca2bb
AE
177
178 u8 index; /* index in the vf array */
179 u8 abs_vfid;
180 u8 sp_cl_id;
181 u32 error; /* 0 means all's-well */
182
183 /* BDF */
184 unsigned int bus;
185 unsigned int devfn;
186
187 /* bars */
188 struct bnx2x_vf_bar bars[PCI_SRIOV_NUM_BARS];
189
190 /* set-mac ramrod state 1-pending, 0-done */
191 unsigned long filter_state;
192
193 /* leading rss client id ~~ the client id of the first rxq, must be
194 * set for each txq.
195 */
196 int leading_rss;
197
198 /* MCAST object */
199 struct bnx2x_mcast_obj mcast_obj;
200
201 /* RSS configuration object */
202 struct bnx2x_rss_config_obj rss_conf_obj;
203
204 /* slow-path operations */
290ca2bb
AE
205 struct mutex op_mutex; /* one vfop at a time mutex */
206 enum channel_tlvs op_current;
02dc4025
YM
207
208 u8 fp_hsi;
05cc5a39
YM
209
210 struct bnx2x_credit_pool_obj vf_vlans_pool;
211 struct bnx2x_credit_pool_obj vf_macs_pool;
290ca2bb
AE
212};
213
214#define BNX2X_NR_VIRTFN(bp) ((bp)->vfdb->sriov.nr_virtfn)
215
216#define for_each_vf(bp, var) \
217 for ((var) = 0; (var) < BNX2X_NR_VIRTFN(bp); (var)++)
218
8ca5e17e
AE
219#define for_each_vfq(vf, var) \
220 for ((var) = 0; (var) < vf_rxq_count(vf); (var)++)
221
222#define for_each_vf_sb(vf, var) \
223 for ((var) = 0; (var) < vf_sb_count(vf); (var)++)
224
b93288d5
AE
225#define is_vf_multi(vf) (vf_rxq_count(vf) > 1)
226
b56e9670
AE
227#define HW_VF_HANDLE(bp, abs_vfid) \
228 (u16)(BP_ABS_FUNC((bp)) | (1<<3) | ((u16)(abs_vfid) << 4))
229
230#define FW_PF_MAX_HANDLE 8
231
232#define FW_VF_HANDLE(abs_vfid) \
233 (abs_vfid + FW_PF_MAX_HANDLE)
234
05cc5a39
YM
235#define GET_NUM_VFS_PER_PATH(bp) 64 /* use max possible value */
236#define GET_NUM_VFS_PER_PF(bp) ((bp)->vfdb ? (bp)->vfdb->sriov.total \
237 : 0)
238#define VF_MAC_CREDIT_CNT 1
239#define VF_VLAN_CREDIT_CNT 2 /* VLAN0 + 'real' VLAN */
240
8ca5e17e
AE
241/* locking and unlocking the channel mutex */
242void bnx2x_lock_vf_pf_channel(struct bnx2x *bp, struct bnx2x_virtf *vf,
243 enum channel_tlvs tlv);
244
245void bnx2x_unlock_vf_pf_channel(struct bnx2x *bp, struct bnx2x_virtf *vf,
246 enum channel_tlvs expected_tlv);
247
b56e9670
AE
248/* VF mail box (aka vf-pf channel) */
249
250/* a container for the bi-directional vf<-->pf messages.
251 * The actual response will be placed according to the offset parameter
252 * provided in the request
253 */
254
255#define MBX_MSG_ALIGN 8
256#define MBX_MSG_ALIGNED_SIZE (roundup(sizeof(struct bnx2x_vf_mbx_msg), \
257 MBX_MSG_ALIGN))
258
1ab4434c
AE
259struct bnx2x_vf_mbx_msg {
260 union vfpf_tlvs req;
261 union pfvf_tlvs resp;
262};
263
290ca2bb
AE
264struct bnx2x_vf_mbx {
265 struct bnx2x_vf_mbx_msg *msg;
266 dma_addr_t msg_mapping;
267
268 /* VF GPA address */
269 u32 vf_addr_lo;
270 u32 vf_addr_hi;
271
272 struct vfpf_first_tlv first_tlv; /* saved VF request header */
290ca2bb
AE
273};
274
b56e9670
AE
275struct bnx2x_vf_sp {
276 union {
277 struct eth_classify_rules_ramrod_data e2;
278 } mac_rdata;
279
280 union {
281 struct eth_classify_rules_ramrod_data e2;
282 } vlan_rdata;
283
05cc5a39
YM
284 union {
285 struct eth_classify_rules_ramrod_data e2;
286 } vlan_mac_rdata;
287
b56e9670
AE
288 union {
289 struct eth_filter_rules_ramrod_data e2;
290 } rx_mode_rdata;
291
292 union {
293 struct eth_multicast_rules_ramrod_data e2;
294 } mcast_rdata;
295
296 union {
297 struct client_init_ramrod_data init_data;
298 struct client_update_ramrod_data update_data;
299 } q_data;
b9871bcf
AE
300
301 union {
302 struct eth_rss_update_ramrod_data e2;
303 } rss_rdata;
b56e9670
AE
304};
305
290ca2bb
AE
306struct hw_dma {
307 void *addr;
308 dma_addr_t mapping;
309 size_t size;
310};
311
312struct bnx2x_vfdb {
313#define BP_VFDB(bp) ((bp)->vfdb)
314 /* vf array */
315 struct bnx2x_virtf *vfs;
58fee00f
YM
316#define BP_VF(bp, idx) ((BP_VFDB(bp) && (bp)->vfdb->vfs) ? \
317 &((bp)->vfdb->vfs[idx]) : NULL)
6495d15a 318#define bnx2x_vf(bp, idx, var) ((bp)->vfdb->vfs[idx].var)
290ca2bb
AE
319
320 /* queue array - for all vfs */
321 struct bnx2x_vf_queue *vfqs;
322
323 /* vf HW contexts */
324 struct hw_dma context[BNX2X_VF_CIDS/ILT_PAGE_CIDS];
6495d15a 325#define BP_VF_CXT_PAGE(bp, i) (&(bp)->vfdb->context[i])
290ca2bb
AE
326
327 /* SR-IOV information */
328 struct bnx2x_sriov sriov;
329 struct hw_dma mbx_dma;
330#define BP_VF_MBX_DMA(bp) (&((bp)->vfdb->mbx_dma))
331 struct bnx2x_vf_mbx mbxs[BNX2X_MAX_NUM_OF_VFS];
6495d15a 332#define BP_VF_MBX(bp, vfid) (&((bp)->vfdb->mbxs[vfid]))
290ca2bb 333
abc5a021
AE
334 struct hw_dma bulletin_dma;
335#define BP_VF_BULLETIN_DMA(bp) (&((bp)->vfdb->bulletin_dma))
336#define BP_VF_BULLETIN(bp, vf) \
337 (((struct pf_vf_bulletin_content *)(BP_VF_BULLETIN_DMA(bp)->addr)) \
338 + (vf))
339
290ca2bb
AE
340 struct hw_dma sp_dma;
341#define bnx2x_vf_sp(bp, vf, field) ((bp)->vfdb->sp_dma.addr + \
342 (vf)->index * sizeof(struct bnx2x_vf_sp) + \
343 offsetof(struct bnx2x_vf_sp, field))
344#define bnx2x_vf_sp_map(bp, vf, field) ((bp)->vfdb->sp_dma.mapping + \
345 (vf)->index * sizeof(struct bnx2x_vf_sp) + \
346 offsetof(struct bnx2x_vf_sp, field))
347
348#define FLRD_VFS_DWORDS (BNX2X_MAX_NUM_OF_VFS / 32)
349 u32 flrd_vfs[FLRD_VFS_DWORDS];
b9871bcf
AE
350
351 /* the number of msix vectors belonging to this PF designated for VFs */
352 u16 vf_sbs_pool;
353 u16 first_vf_igu_entry;
370d4a26
YM
354
355 /* sp_rtnl synchronization */
356 struct mutex event_mutex;
357 u64 event_occur;
6495d15a
DK
358
359 /* bulletin board update synchronization */
360 struct mutex bulletin_mutex;
290ca2bb
AE
361};
362
fd1fc79d
AE
363/* queue access */
364static inline struct bnx2x_vf_queue *vfq_get(struct bnx2x_virtf *vf, u8 index)
365{
366 return &(vf->vfqs[index]);
367}
368
8ca5e17e 369/* FW ids */
b56e9670
AE
370static inline u8 vf_igu_sb(struct bnx2x_virtf *vf, u16 sb_idx)
371{
372 return vf->igu_base_id + sb_idx;
373}
374
8ca5e17e
AE
375static inline u8 vf_hc_qzone(struct bnx2x_virtf *vf, u16 sb_idx)
376{
377 return vf_igu_sb(vf, sb_idx);
378}
379
380static u8 vfq_cl_id(struct bnx2x_virtf *vf, struct bnx2x_vf_queue *q)
381{
382 return vf->igu_base_id + q->index;
383}
384
8db573ba
AE
385static inline u8 vfq_stat_id(struct bnx2x_virtf *vf, struct bnx2x_vf_queue *q)
386{
b9871bcf
AE
387 if (vf->cfg_flags & VF_CFG_STATS_COALESCE)
388 return vf->leading_rss;
389 else
390 return vfq_cl_id(vf, q);
8db573ba
AE
391}
392
8ca5e17e
AE
393static inline u8 vfq_qzone_id(struct bnx2x_virtf *vf, struct bnx2x_vf_queue *q)
394{
395 return vfq_cl_id(vf, q);
396}
397
290ca2bb
AE
398/* global iov routines */
399int bnx2x_iov_init_ilt(struct bnx2x *bp, u16 line);
400int bnx2x_iov_init_one(struct bnx2x *bp, int int_mode_param, int num_vfs_param);
401void bnx2x_iov_remove_one(struct bnx2x *bp);
b56e9670
AE
402void bnx2x_iov_free_mem(struct bnx2x *bp);
403int bnx2x_iov_alloc_mem(struct bnx2x *bp);
404int bnx2x_iov_nic_init(struct bnx2x *bp);
f1929b01 405int bnx2x_iov_chip_cleanup(struct bnx2x *bp);
b56e9670
AE
406void bnx2x_iov_init_dq(struct bnx2x *bp);
407void bnx2x_iov_init_dmae(struct bnx2x *bp);
fd1fc79d
AE
408void bnx2x_iov_set_queue_sp_obj(struct bnx2x *bp, int vf_cid,
409 struct bnx2x_queue_sp_obj **q_obj);
fd1fc79d 410int bnx2x_iov_eq_sp_event(struct bnx2x *bp, union event_ring_elem *elem);
67c431a5
AE
411void bnx2x_iov_adjust_stats_req(struct bnx2x *bp);
412void bnx2x_iov_storm_stats_update(struct bnx2x *bp);
fd1fc79d 413/* global vf mailbox routines */
370d4a26
YM
414void bnx2x_vf_mbx(struct bnx2x *bp);
415void bnx2x_vf_mbx_schedule(struct bnx2x *bp,
416 struct vf_pf_event_data *vfpf_event);
b56e9670 417void bnx2x_vf_enable_mbx(struct bnx2x *bp, u8 abs_vfid);
954ea748
AE
418
419/* CORE VF API */
420typedef u8 bnx2x_mac_addr_t[ETH_ALEN];
421
8ca5e17e
AE
422/* acquire */
423int bnx2x_vf_acquire(struct bnx2x *bp, struct bnx2x_virtf *vf,
b93288d5
AE
424 struct vf_pf_resc_request *resc);
425/* init */
426int bnx2x_vf_init(struct bnx2x *bp, struct bnx2x_virtf *vf,
427 dma_addr_t *sb_map);
8db573ba 428
8db573ba
AE
429/* VFOP queue construction helpers */
430void bnx2x_vfop_qctor_dump_tx(struct bnx2x *bp, struct bnx2x_virtf *vf,
431 struct bnx2x_queue_init_params *init_params,
432 struct bnx2x_queue_setup_params *setup_params,
433 u16 q_idx, u16 sb_idx);
434
435void bnx2x_vfop_qctor_dump_rx(struct bnx2x *bp, struct bnx2x_virtf *vf,
436 struct bnx2x_queue_init_params *init_params,
437 struct bnx2x_queue_setup_params *setup_params,
438 u16 q_idx, u16 sb_idx);
439
440void bnx2x_vfop_qctor_prep(struct bnx2x *bp,
441 struct bnx2x_virtf *vf,
442 struct bnx2x_vf_queue *q,
2dc33bbc 443 struct bnx2x_vf_queue_construct_params *p,
8db573ba 444 unsigned long q_type);
f1929b01 445
2dc33bbc
YM
446int bnx2x_vf_mac_vlan_config_list(struct bnx2x *bp, struct bnx2x_virtf *vf,
447 struct bnx2x_vf_mac_vlan_filters *filters,
448 int qid, bool drv_only);
449
450int bnx2x_vf_queue_setup(struct bnx2x *bp, struct bnx2x_virtf *vf, int qid,
451 struct bnx2x_vf_queue_construct_params *qctor);
452
453int bnx2x_vf_queue_teardown(struct bnx2x *bp, struct bnx2x_virtf *vf, int qid);
454
455int bnx2x_vf_mcast(struct bnx2x *bp, struct bnx2x_virtf *vf,
456 bnx2x_mac_addr_t *mcasts, int mc_num, bool drv_only);
457
458int bnx2x_vf_rxmode(struct bnx2x *bp, struct bnx2x_virtf *vf,
459 int qid, unsigned long accept_flags);
460
461int bnx2x_vf_close(struct bnx2x *bp, struct bnx2x_virtf *vf);
462
463int bnx2x_vf_free(struct bnx2x *bp, struct bnx2x_virtf *vf);
464
465int bnx2x_vf_rss_update(struct bnx2x *bp, struct bnx2x_virtf *vf,
466 struct bnx2x_config_rss_params *rss);
b9871bcf 467
2dc33bbc
YM
468int bnx2x_vf_tpa_update(struct bnx2x *bp, struct bnx2x_virtf *vf,
469 struct vfpf_tpa_tlv *tlv,
470 struct bnx2x_queue_update_tpa_params *params);
14a94ebd 471
f1929b01
AE
472/* VF release ~ VF close + VF release-resources
473 *
474 * Release is the ultimate SW shutdown and is called whenever an
475 * irrecoverable error is encountered.
476 */
2dc33bbc 477int bnx2x_vf_release(struct bnx2x *bp, struct bnx2x_virtf *vf);
290ca2bb 478int bnx2x_vf_idx_by_abs_fid(struct bnx2x *bp, u16 abs_vfid);
8ca5e17e 479u8 bnx2x_vf_max_queue_cnt(struct bnx2x *bp, struct bnx2x_virtf *vf);
d16132ce
AE
480
481/* FLR routines */
482
b56e9670
AE
483/* VF FLR helpers */
484int bnx2x_vf_flr_clnup_epilog(struct bnx2x *bp, u8 abs_vfid);
485void bnx2x_vf_enable_access(struct bnx2x *bp, u8 abs_vfid);
d16132ce
AE
486
487/* Handles an FLR (or VF_DISABLE) notification form the MCP */
488void bnx2x_vf_handle_flr_event(struct bnx2x *bp);
489
fd1fc79d
AE
490bool bnx2x_tlv_supported(u16 tlvtype);
491
6495d15a 492u32 bnx2x_crc_vf_bulletin(struct pf_vf_bulletin_content *bulletin);
abc5a021 493int bnx2x_post_vf_bulletin(struct bnx2x *bp, int vf);
6495d15a
DK
494void bnx2x_vf_bulletin_finalize(struct pf_vf_bulletin_content *bulletin,
495 bool support_long);
abc5a021 496
abc5a021
AE
497enum sample_bulletin_result bnx2x_sample_bulletin(struct bnx2x *bp);
498
6411280a
AE
499/* VF side vfpf channel functions */
500int bnx2x_vfpf_acquire(struct bnx2x *bp, u8 tx_count, u8 rx_count);
501int bnx2x_vfpf_release(struct bnx2x *bp);
502int bnx2x_vfpf_release(struct bnx2x *bp);
503int bnx2x_vfpf_init(struct bnx2x *bp);
504void bnx2x_vfpf_close_vf(struct bnx2x *bp);
60cad4e6
AE
505int bnx2x_vfpf_setup_q(struct bnx2x *bp, struct bnx2x_fastpath *fp,
506 bool is_leading);
f8f4f61a 507int bnx2x_vfpf_config_mac(struct bnx2x *bp, u8 *addr, u8 vf_qid, bool set);
60cad4e6
AE
508int bnx2x_vfpf_config_rss(struct bnx2x *bp,
509 struct bnx2x_config_rss_params *params);
6411280a
AE
510int bnx2x_vfpf_set_mcast(struct net_device *dev);
511int bnx2x_vfpf_storm_rx_mode(struct bnx2x *bp);
512
513static inline void bnx2x_vf_fill_fw_str(struct bnx2x *bp, char *buf,
514 size_t buf_len)
515{
516 strlcpy(buf, bp->acquire_resp.pfdev_info.fw_ver, buf_len);
517}
518
519static inline int bnx2x_vf_ustorm_prods_offset(struct bnx2x *bp,
520 struct bnx2x_fastpath *fp)
521{
522 return PXP_VF_ADDR_USDM_QUEUES_START +
523 bp->acquire_resp.resc.hw_qid[fp->index] *
524 sizeof(struct ustorm_queue_zone_data);
525}
526
527enum sample_bulletin_result bnx2x_sample_bulletin(struct bnx2x *bp);
37173488 528void bnx2x_timer_sriov(struct bnx2x *bp);
1d6f3cd8 529void __iomem *bnx2x_vf_doorbells(struct bnx2x *bp);
e2a367f8 530void bnx2x_vf_pci_dealloc(struct bnx2x *bp);
6411280a 531int bnx2x_vf_pci_alloc(struct bnx2x *bp);
3c76feff
AE
532int bnx2x_enable_sriov(struct bnx2x *bp);
533void bnx2x_disable_sriov(struct bnx2x *bp);
6411280a
AE
534static inline int bnx2x_vf_headroom(struct bnx2x *bp)
535{
b9871bcf 536 return bp->vfdb->sriov.nr_virtfn * BNX2X_CIDS_PER_VF;
6411280a 537}
3ec9f9ca 538void bnx2x_pf_set_vfs_vlan(struct bnx2x *bp);
3c76feff 539int bnx2x_sriov_configure(struct pci_dev *dev, int num_vfs);
78c3bcc5 540void bnx2x_iov_channel_down(struct bnx2x *bp);
6411280a 541
370d4a26
YM
542void bnx2x_iov_task(struct work_struct *work);
543
544void bnx2x_schedule_iov_task(struct bnx2x *bp, enum bnx2x_iov_flag flag);
545
6495d15a
DK
546void bnx2x_iov_link_update(struct bnx2x *bp);
547int bnx2x_iov_link_update_vf(struct bnx2x *bp, int idx);
548
549int bnx2x_set_vf_link_state(struct net_device *dev, int vf, int link_state);
550
05cc5a39 551int bnx2x_vfpf_update_vlan(struct bnx2x *bp, u16 vid, u8 vf_qid, bool add);
6411280a
AE
552#else /* CONFIG_BNX2X_SRIOV */
553
ce7fa78c
YM
554#define GET_NUM_VFS_PER_PATH(bp) 0
555#define GET_NUM_VFS_PER_PF(bp) 0
556#define VF_MAC_CREDIT_CNT 0
557#define VF_VLAN_CREDIT_CNT 0
558
6411280a
AE
559static inline void bnx2x_iov_set_queue_sp_obj(struct bnx2x *bp, int vf_cid,
560 struct bnx2x_queue_sp_obj **q_obj) {}
6411280a
AE
561static inline void bnx2x_vf_handle_flr_event(struct bnx2x *bp) {}
562static inline int bnx2x_iov_eq_sp_event(struct bnx2x *bp,
563 union event_ring_elem *elem) {return 1; }
370d4a26
YM
564static inline void bnx2x_vf_mbx(struct bnx2x *bp) {}
565static inline void bnx2x_vf_mbx_schedule(struct bnx2x *bp,
566 struct vf_pf_event_data *vfpf_event) {}
6411280a
AE
567static inline int bnx2x_iov_init_ilt(struct bnx2x *bp, u16 line) {return line; }
568static inline void bnx2x_iov_init_dq(struct bnx2x *bp) {}
569static inline int bnx2x_iov_alloc_mem(struct bnx2x *bp) {return 0; }
580d9d08 570static inline void bnx2x_iov_free_mem(struct bnx2x *bp) {}
6411280a
AE
571static inline int bnx2x_iov_chip_cleanup(struct bnx2x *bp) {return 0; }
572static inline void bnx2x_iov_init_dmae(struct bnx2x *bp) {}
573static inline int bnx2x_iov_init_one(struct bnx2x *bp, int int_mode_param,
574 int num_vfs_param) {return 0; }
575static inline void bnx2x_iov_remove_one(struct bnx2x *bp) {}
3c76feff
AE
576static inline int bnx2x_enable_sriov(struct bnx2x *bp) {return 0; }
577static inline void bnx2x_disable_sriov(struct bnx2x *bp) {}
6411280a
AE
578static inline int bnx2x_vfpf_acquire(struct bnx2x *bp,
579 u8 tx_count, u8 rx_count) {return 0; }
580static inline int bnx2x_vfpf_release(struct bnx2x *bp) {return 0; }
581static inline int bnx2x_vfpf_init(struct bnx2x *bp) {return 0; }
582static inline void bnx2x_vfpf_close_vf(struct bnx2x *bp) {}
60cad4e6 583static inline int bnx2x_vfpf_setup_q(struct bnx2x *bp, struct bnx2x_fastpath *fp, bool is_leading) {return 0; }
f8f4f61a
DK
584static inline int bnx2x_vfpf_config_mac(struct bnx2x *bp, u8 *addr,
585 u8 vf_qid, bool set) {return 0; }
9b0be651
DK
586static inline int bnx2x_vfpf_config_rss(struct bnx2x *bp,
587 struct bnx2x_config_rss_params *params) {return 0; }
6411280a
AE
588static inline int bnx2x_vfpf_set_mcast(struct net_device *dev) {return 0; }
589static inline int bnx2x_vfpf_storm_rx_mode(struct bnx2x *bp) {return 0; }
590static inline int bnx2x_iov_nic_init(struct bnx2x *bp) {return 0; }
591static inline int bnx2x_vf_headroom(struct bnx2x *bp) {return 0; }
592static inline void bnx2x_iov_adjust_stats_req(struct bnx2x *bp) {}
593static inline void bnx2x_vf_fill_fw_str(struct bnx2x *bp, char *buf,
594 size_t buf_len) {}
595static inline int bnx2x_vf_ustorm_prods_offset(struct bnx2x *bp,
596 struct bnx2x_fastpath *fp) {return 0; }
597static inline enum sample_bulletin_result bnx2x_sample_bulletin(struct bnx2x *bp)
598{
599 return PFVF_BULLETIN_UNCHANGED;
600}
37173488 601static inline void bnx2x_timer_sriov(struct bnx2x *bp) {}
6411280a 602
1d6f3cd8
DK
603static inline void __iomem *bnx2x_vf_doorbells(struct bnx2x *bp)
604{
605 return NULL;
606}
607
62555582 608static inline void bnx2x_vf_pci_dealloc(struct bnx2x *bp) {}
6411280a 609static inline int bnx2x_vf_pci_alloc(struct bnx2x *bp) {return 0; }
3ec9f9ca 610static inline void bnx2x_pf_set_vfs_vlan(struct bnx2x *bp) {}
3c76feff 611static inline int bnx2x_sriov_configure(struct pci_dev *dev, int num_vfs) {return 0; }
78c3bcc5 612static inline void bnx2x_iov_channel_down(struct bnx2x *bp) {}
6411280a 613
370d4a26 614static inline void bnx2x_iov_task(struct work_struct *work) {}
19915f53 615static inline void bnx2x_schedule_iov_task(struct bnx2x *bp, enum bnx2x_iov_flag flag) {}
6495d15a
DK
616static inline void bnx2x_iov_link_update(struct bnx2x *bp) {}
617static inline int bnx2x_iov_link_update_vf(struct bnx2x *bp, int idx) {return 0; }
618
619static inline int bnx2x_set_vf_link_state(struct net_device *dev, int vf,
620 int link_state) {return 0; }
621struct pf_vf_bulletin_content;
622static inline void bnx2x_vf_bulletin_finalize(struct pf_vf_bulletin_content *bulletin,
623 bool support_long) {}
370d4a26 624
05cc5a39
YM
625static inline int bnx2x_vfpf_update_vlan(struct bnx2x *bp, u16 vid, u8 vf_qid, bool add) {return 0; }
626
6411280a 627#endif /* CONFIG_BNX2X_SRIOV */
1ab4434c 628#endif /* bnx2x_sriov.h */