]>
Commit | Line | Data |
---|---|---|
a4636960 MC |
1 | /* cnic.c: Broadcom CNIC core network driver. |
2 | * | |
3238a9be | 3 | * Copyright (c) 2006-2012 Broadcom Corporation |
a4636960 MC |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * Original skeleton written by: John(Zongxi) Chen (zongxi@broadcom.com) | |
10 | * Modified and maintained by: Michael Chan <mchan@broadcom.com> | |
11 | */ | |
12 | ||
ddf79b20 JP |
13 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
14 | ||
a4636960 MC |
15 | #include <linux/module.h> |
16 | ||
17 | #include <linux/kernel.h> | |
18 | #include <linux/errno.h> | |
19 | #include <linux/list.h> | |
20 | #include <linux/slab.h> | |
21 | #include <linux/pci.h> | |
22 | #include <linux/init.h> | |
23 | #include <linux/netdevice.h> | |
24 | #include <linux/uio_driver.h> | |
25 | #include <linux/in.h> | |
26 | #include <linux/dma-mapping.h> | |
27 | #include <linux/delay.h> | |
28 | #include <linux/ethtool.h> | |
29 | #include <linux/if_vlan.h> | |
70c71606 | 30 | #include <linux/prefetch.h> |
973e574e | 31 | #include <linux/random.h> |
a4636960 MC |
32 | #if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE) |
33 | #define BCM_VLAN 1 | |
34 | #endif | |
35 | #include <net/ip.h> | |
36 | #include <net/tcp.h> | |
37 | #include <net/route.h> | |
38 | #include <net/ipv6.h> | |
39 | #include <net/ip6_route.h> | |
c05e85a0 | 40 | #include <net/ip6_checksum.h> |
a4636960 MC |
41 | #include <scsi/iscsi_if.h> |
42 | ||
4bd9b0ff | 43 | #define BCM_CNIC 1 |
a4636960 MC |
44 | #include "cnic_if.h" |
45 | #include "bnx2.h" | |
68c64d20 | 46 | #include "bnx2x/bnx2x.h" |
5d1e859c DK |
47 | #include "bnx2x/bnx2x_reg.h" |
48 | #include "bnx2x/bnx2x_fw_defs.h" | |
49 | #include "bnx2x/bnx2x_hsi.h" | |
adfc5217 JK |
50 | #include "../../../scsi/bnx2i/57xx_iscsi_constants.h" |
51 | #include "../../../scsi/bnx2i/57xx_iscsi_hsi.h" | |
8ec3e702 | 52 | #include "../../../scsi/bnx2fc/bnx2fc_constants.h" |
a4636960 MC |
53 | #include "cnic.h" |
54 | #include "cnic_defs.h" | |
55 | ||
68c64d20 | 56 | #define CNIC_MODULE_NAME "cnic" |
a4636960 | 57 | |
047fc566 | 58 | static char version[] = |
68c64d20 | 59 | "Broadcom NetXtreme II CNIC Driver " CNIC_MODULE_NAME " v" CNIC_MODULE_VERSION " (" CNIC_MODULE_RELDATE ")\n"; |
a4636960 MC |
60 | |
61 | MODULE_AUTHOR("Michael Chan <mchan@broadcom.com> and John(Zongxi) " | |
62 | "Chen (zongxi@broadcom.com"); | |
63 | MODULE_DESCRIPTION("Broadcom NetXtreme II CNIC Driver"); | |
64 | MODULE_LICENSE("GPL"); | |
65 | MODULE_VERSION(CNIC_MODULE_VERSION); | |
66 | ||
8adc9240 | 67 | /* cnic_dev_list modifications are protected by both rtnl and cnic_dev_lock */ |
a4636960 | 68 | static LIST_HEAD(cnic_dev_list); |
a3ceeeb8 | 69 | static LIST_HEAD(cnic_udev_list); |
a4636960 MC |
70 | static DEFINE_RWLOCK(cnic_dev_lock); |
71 | static DEFINE_MUTEX(cnic_lock); | |
72 | ||
13707f9e ED |
73 | static struct cnic_ulp_ops __rcu *cnic_ulp_tbl[MAX_CNIC_ULP_TYPE]; |
74 | ||
75 | /* helper function, assuming cnic_lock is held */ | |
76 | static inline struct cnic_ulp_ops *cnic_ulp_tbl_prot(int type) | |
77 | { | |
78 | return rcu_dereference_protected(cnic_ulp_tbl[type], | |
79 | lockdep_is_held(&cnic_lock)); | |
80 | } | |
a4636960 MC |
81 | |
82 | static int cnic_service_bnx2(void *, void *); | |
71034ba8 | 83 | static int cnic_service_bnx2x(void *, void *); |
a4636960 MC |
84 | static int cnic_ctl(void *, struct cnic_ctl_info *); |
85 | ||
86 | static struct cnic_ops cnic_bnx2_ops = { | |
87 | .cnic_owner = THIS_MODULE, | |
88 | .cnic_handler = cnic_service_bnx2, | |
89 | .cnic_ctl = cnic_ctl, | |
90 | }; | |
91 | ||
71034ba8 MC |
92 | static struct cnic_ops cnic_bnx2x_ops = { |
93 | .cnic_owner = THIS_MODULE, | |
94 | .cnic_handler = cnic_service_bnx2x, | |
95 | .cnic_ctl = cnic_ctl, | |
96 | }; | |
97 | ||
fdf24086 MC |
98 | static struct workqueue_struct *cnic_wq; |
99 | ||
86b53606 MC |
100 | static void cnic_shutdown_rings(struct cnic_dev *); |
101 | static void cnic_init_rings(struct cnic_dev *); | |
a4636960 MC |
102 | static int cnic_cm_set_pg(struct cnic_sock *); |
103 | ||
104 | static int cnic_uio_open(struct uio_info *uinfo, struct inode *inode) | |
105 | { | |
cd801536 MC |
106 | struct cnic_uio_dev *udev = uinfo->priv; |
107 | struct cnic_dev *dev; | |
a4636960 MC |
108 | |
109 | if (!capable(CAP_NET_ADMIN)) | |
110 | return -EPERM; | |
111 | ||
cd801536 | 112 | if (udev->uio_dev != -1) |
a4636960 MC |
113 | return -EBUSY; |
114 | ||
86b53606 | 115 | rtnl_lock(); |
cd801536 MC |
116 | dev = udev->dev; |
117 | ||
a3ceeeb8 | 118 | if (!dev || !test_bit(CNIC_F_CNIC_UP, &dev->flags)) { |
86b53606 MC |
119 | rtnl_unlock(); |
120 | return -ENODEV; | |
121 | } | |
122 | ||
cd801536 | 123 | udev->uio_dev = iminor(inode); |
a4636960 | 124 | |
a3ceeeb8 | 125 | cnic_shutdown_rings(dev); |
86b53606 MC |
126 | cnic_init_rings(dev); |
127 | rtnl_unlock(); | |
a4636960 MC |
128 | |
129 | return 0; | |
130 | } | |
131 | ||
132 | static int cnic_uio_close(struct uio_info *uinfo, struct inode *inode) | |
133 | { | |
cd801536 | 134 | struct cnic_uio_dev *udev = uinfo->priv; |
6ef57a0e | 135 | |
cd801536 | 136 | udev->uio_dev = -1; |
a4636960 MC |
137 | return 0; |
138 | } | |
139 | ||
140 | static inline void cnic_hold(struct cnic_dev *dev) | |
141 | { | |
142 | atomic_inc(&dev->ref_count); | |
143 | } | |
144 | ||
145 | static inline void cnic_put(struct cnic_dev *dev) | |
146 | { | |
147 | atomic_dec(&dev->ref_count); | |
148 | } | |
149 | ||
150 | static inline void csk_hold(struct cnic_sock *csk) | |
151 | { | |
152 | atomic_inc(&csk->ref_count); | |
153 | } | |
154 | ||
155 | static inline void csk_put(struct cnic_sock *csk) | |
156 | { | |
157 | atomic_dec(&csk->ref_count); | |
158 | } | |
159 | ||
160 | static struct cnic_dev *cnic_from_netdev(struct net_device *netdev) | |
161 | { | |
162 | struct cnic_dev *cdev; | |
163 | ||
164 | read_lock(&cnic_dev_lock); | |
165 | list_for_each_entry(cdev, &cnic_dev_list, list) { | |
166 | if (netdev == cdev->netdev) { | |
167 | cnic_hold(cdev); | |
168 | read_unlock(&cnic_dev_lock); | |
169 | return cdev; | |
170 | } | |
171 | } | |
172 | read_unlock(&cnic_dev_lock); | |
173 | return NULL; | |
174 | } | |
175 | ||
7fc1ece4 MC |
176 | static inline void ulp_get(struct cnic_ulp_ops *ulp_ops) |
177 | { | |
178 | atomic_inc(&ulp_ops->ref_count); | |
179 | } | |
180 | ||
181 | static inline void ulp_put(struct cnic_ulp_ops *ulp_ops) | |
182 | { | |
183 | atomic_dec(&ulp_ops->ref_count); | |
184 | } | |
185 | ||
a4636960 MC |
186 | static void cnic_ctx_wr(struct cnic_dev *dev, u32 cid_addr, u32 off, u32 val) |
187 | { | |
188 | struct cnic_local *cp = dev->cnic_priv; | |
189 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
190 | struct drv_ctl_info info; | |
191 | struct drv_ctl_io *io = &info.data.io; | |
192 | ||
193 | info.cmd = DRV_CTL_CTX_WR_CMD; | |
194 | io->cid_addr = cid_addr; | |
195 | io->offset = off; | |
196 | io->data = val; | |
197 | ethdev->drv_ctl(dev->netdev, &info); | |
198 | } | |
199 | ||
71034ba8 MC |
200 | static void cnic_ctx_tbl_wr(struct cnic_dev *dev, u32 off, dma_addr_t addr) |
201 | { | |
202 | struct cnic_local *cp = dev->cnic_priv; | |
203 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
204 | struct drv_ctl_info info; | |
205 | struct drv_ctl_io *io = &info.data.io; | |
206 | ||
207 | info.cmd = DRV_CTL_CTXTBL_WR_CMD; | |
208 | io->offset = off; | |
209 | io->dma_addr = addr; | |
210 | ethdev->drv_ctl(dev->netdev, &info); | |
211 | } | |
212 | ||
213 | static void cnic_ring_ctl(struct cnic_dev *dev, u32 cid, u32 cl_id, int start) | |
214 | { | |
215 | struct cnic_local *cp = dev->cnic_priv; | |
216 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
217 | struct drv_ctl_info info; | |
218 | struct drv_ctl_l2_ring *ring = &info.data.ring; | |
219 | ||
220 | if (start) | |
221 | info.cmd = DRV_CTL_START_L2_CMD; | |
222 | else | |
223 | info.cmd = DRV_CTL_STOP_L2_CMD; | |
224 | ||
225 | ring->cid = cid; | |
226 | ring->client_id = cl_id; | |
227 | ethdev->drv_ctl(dev->netdev, &info); | |
228 | } | |
229 | ||
a4636960 MC |
230 | static void cnic_reg_wr_ind(struct cnic_dev *dev, u32 off, u32 val) |
231 | { | |
232 | struct cnic_local *cp = dev->cnic_priv; | |
233 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
234 | struct drv_ctl_info info; | |
235 | struct drv_ctl_io *io = &info.data.io; | |
236 | ||
237 | info.cmd = DRV_CTL_IO_WR_CMD; | |
238 | io->offset = off; | |
239 | io->data = val; | |
240 | ethdev->drv_ctl(dev->netdev, &info); | |
241 | } | |
242 | ||
243 | static u32 cnic_reg_rd_ind(struct cnic_dev *dev, u32 off) | |
244 | { | |
245 | struct cnic_local *cp = dev->cnic_priv; | |
246 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
247 | struct drv_ctl_info info; | |
248 | struct drv_ctl_io *io = &info.data.io; | |
249 | ||
250 | info.cmd = DRV_CTL_IO_RD_CMD; | |
251 | io->offset = off; | |
252 | ethdev->drv_ctl(dev->netdev, &info); | |
253 | return io->data; | |
254 | } | |
255 | ||
1d187b34 BW |
256 | static void cnic_ulp_ctl(struct cnic_dev *dev, int ulp_type, bool reg) |
257 | { | |
258 | struct cnic_local *cp = dev->cnic_priv; | |
259 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
260 | struct drv_ctl_info info; | |
2e499d3c BW |
261 | struct fcoe_capabilities *fcoe_cap = |
262 | &info.data.register_data.fcoe_features; | |
1d187b34 | 263 | |
2e499d3c | 264 | if (reg) { |
1d187b34 | 265 | info.cmd = DRV_CTL_ULP_REGISTER_CMD; |
2e499d3c BW |
266 | if (ulp_type == CNIC_ULP_FCOE && dev->fcoe_cap) |
267 | memcpy(fcoe_cap, dev->fcoe_cap, sizeof(*fcoe_cap)); | |
268 | } else { | |
1d187b34 | 269 | info.cmd = DRV_CTL_ULP_UNREGISTER_CMD; |
2e499d3c | 270 | } |
1d187b34 BW |
271 | |
272 | info.data.ulp_type = ulp_type; | |
273 | ethdev->drv_ctl(dev->netdev, &info); | |
274 | } | |
275 | ||
a4636960 MC |
276 | static int cnic_in_use(struct cnic_sock *csk) |
277 | { | |
278 | return test_bit(SK_F_INUSE, &csk->flags); | |
279 | } | |
280 | ||
c2bff63f | 281 | static void cnic_spq_completion(struct cnic_dev *dev, int cmd, u32 count) |
a4636960 MC |
282 | { |
283 | struct cnic_local *cp = dev->cnic_priv; | |
284 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
285 | struct drv_ctl_info info; | |
286 | ||
c2bff63f DK |
287 | info.cmd = cmd; |
288 | info.data.credit.credit_count = count; | |
a4636960 MC |
289 | ethdev->drv_ctl(dev->netdev, &info); |
290 | } | |
291 | ||
71034ba8 MC |
292 | static int cnic_get_l5_cid(struct cnic_local *cp, u32 cid, u32 *l5_cid) |
293 | { | |
294 | u32 i; | |
295 | ||
a2028b23 MC |
296 | if (!cp->ctx_tbl) |
297 | return -EINVAL; | |
298 | ||
520efdf4 | 299 | for (i = 0; i < cp->max_cid_space; i++) { |
71034ba8 MC |
300 | if (cp->ctx_tbl[i].cid == cid) { |
301 | *l5_cid = i; | |
302 | return 0; | |
303 | } | |
304 | } | |
305 | return -EINVAL; | |
306 | } | |
307 | ||
a4636960 MC |
308 | static int cnic_send_nlmsg(struct cnic_local *cp, u32 type, |
309 | struct cnic_sock *csk) | |
310 | { | |
311 | struct iscsi_path path_req; | |
312 | char *buf = NULL; | |
313 | u16 len = 0; | |
314 | u32 msg_type = ISCSI_KEVENT_IF_DOWN; | |
315 | struct cnic_ulp_ops *ulp_ops; | |
cd801536 | 316 | struct cnic_uio_dev *udev = cp->udev; |
939b82e5 | 317 | int rc = 0, retry = 0; |
a4636960 | 318 | |
cd801536 | 319 | if (!udev || udev->uio_dev == -1) |
a4636960 MC |
320 | return -ENODEV; |
321 | ||
322 | if (csk) { | |
323 | len = sizeof(path_req); | |
324 | buf = (char *) &path_req; | |
325 | memset(&path_req, 0, len); | |
326 | ||
327 | msg_type = ISCSI_KEVENT_PATH_REQ; | |
328 | path_req.handle = (u64) csk->l5_cid; | |
329 | if (test_bit(SK_F_IPV6, &csk->flags)) { | |
330 | memcpy(&path_req.dst.v6_addr, &csk->dst_ip[0], | |
331 | sizeof(struct in6_addr)); | |
332 | path_req.ip_addr_len = 16; | |
333 | } else { | |
334 | memcpy(&path_req.dst.v4_addr, &csk->dst_ip[0], | |
335 | sizeof(struct in_addr)); | |
336 | path_req.ip_addr_len = 4; | |
337 | } | |
338 | path_req.vlan_id = csk->vlan_id; | |
339 | path_req.pmtu = csk->mtu; | |
340 | } | |
341 | ||
939b82e5 MC |
342 | while (retry < 3) { |
343 | rc = 0; | |
344 | rcu_read_lock(); | |
345 | ulp_ops = rcu_dereference(cnic_ulp_tbl[CNIC_ULP_ISCSI]); | |
346 | if (ulp_ops) | |
347 | rc = ulp_ops->iscsi_nl_send_msg( | |
348 | cp->ulp_handle[CNIC_ULP_ISCSI], | |
349 | msg_type, buf, len); | |
350 | rcu_read_unlock(); | |
351 | if (rc == 0 || msg_type != ISCSI_KEVENT_PATH_REQ) | |
352 | break; | |
353 | ||
354 | msleep(100); | |
355 | retry++; | |
356 | } | |
558e4c75 | 357 | return rc; |
a4636960 MC |
358 | } |
359 | ||
42ecbb84 EW |
360 | static void cnic_cm_upcall(struct cnic_local *, struct cnic_sock *, u8); |
361 | ||
a4636960 MC |
362 | static int cnic_iscsi_nl_msg_recv(struct cnic_dev *dev, u32 msg_type, |
363 | char *buf, u16 len) | |
364 | { | |
365 | int rc = -EINVAL; | |
366 | ||
367 | switch (msg_type) { | |
368 | case ISCSI_UEVENT_PATH_UPDATE: { | |
369 | struct cnic_local *cp; | |
370 | u32 l5_cid; | |
371 | struct cnic_sock *csk; | |
372 | struct iscsi_path *path_resp; | |
373 | ||
374 | if (len < sizeof(*path_resp)) | |
375 | break; | |
376 | ||
377 | path_resp = (struct iscsi_path *) buf; | |
378 | cp = dev->cnic_priv; | |
379 | l5_cid = (u32) path_resp->handle; | |
380 | if (l5_cid >= MAX_CM_SK_TBL_SZ) | |
381 | break; | |
382 | ||
d02a5e6c MC |
383 | rcu_read_lock(); |
384 | if (!rcu_dereference(cp->ulp_ops[CNIC_ULP_L4])) { | |
385 | rc = -ENODEV; | |
386 | rcu_read_unlock(); | |
387 | break; | |
388 | } | |
a4636960 MC |
389 | csk = &cp->csk_tbl[l5_cid]; |
390 | csk_hold(csk); | |
42ecbb84 EW |
391 | if (cnic_in_use(csk) && |
392 | test_bit(SK_F_CONNECT_START, &csk->flags)) { | |
393 | ||
4cbbb04d EW |
394 | csk->vlan_id = path_resp->vlan_id; |
395 | ||
a4636960 MC |
396 | memcpy(csk->ha, path_resp->mac_addr, 6); |
397 | if (test_bit(SK_F_IPV6, &csk->flags)) | |
398 | memcpy(&csk->src_ip[0], &path_resp->src.v6_addr, | |
399 | sizeof(struct in6_addr)); | |
400 | else | |
401 | memcpy(&csk->src_ip[0], &path_resp->src.v4_addr, | |
402 | sizeof(struct in_addr)); | |
42ecbb84 EW |
403 | |
404 | if (is_valid_ether_addr(csk->ha)) { | |
a4636960 | 405 | cnic_cm_set_pg(csk); |
42ecbb84 EW |
406 | } else if (!test_bit(SK_F_OFFLD_SCHED, &csk->flags) && |
407 | !test_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) { | |
408 | ||
409 | cnic_cm_upcall(cp, csk, | |
410 | L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE); | |
411 | clear_bit(SK_F_CONNECT_START, &csk->flags); | |
412 | } | |
a4636960 MC |
413 | } |
414 | csk_put(csk); | |
d02a5e6c | 415 | rcu_read_unlock(); |
a4636960 MC |
416 | rc = 0; |
417 | } | |
418 | } | |
419 | ||
420 | return rc; | |
421 | } | |
422 | ||
423 | static int cnic_offld_prep(struct cnic_sock *csk) | |
424 | { | |
425 | if (test_and_set_bit(SK_F_OFFLD_SCHED, &csk->flags)) | |
426 | return 0; | |
427 | ||
428 | if (!test_bit(SK_F_CONNECT_START, &csk->flags)) { | |
429 | clear_bit(SK_F_OFFLD_SCHED, &csk->flags); | |
430 | return 0; | |
431 | } | |
432 | ||
433 | return 1; | |
434 | } | |
435 | ||
436 | static int cnic_close_prep(struct cnic_sock *csk) | |
437 | { | |
438 | clear_bit(SK_F_CONNECT_START, &csk->flags); | |
439 | smp_mb__after_clear_bit(); | |
440 | ||
441 | if (test_and_clear_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) { | |
442 | while (test_and_set_bit(SK_F_OFFLD_SCHED, &csk->flags)) | |
443 | msleep(1); | |
444 | ||
445 | return 1; | |
446 | } | |
447 | return 0; | |
448 | } | |
449 | ||
450 | static int cnic_abort_prep(struct cnic_sock *csk) | |
451 | { | |
452 | clear_bit(SK_F_CONNECT_START, &csk->flags); | |
453 | smp_mb__after_clear_bit(); | |
454 | ||
455 | while (test_and_set_bit(SK_F_OFFLD_SCHED, &csk->flags)) | |
456 | msleep(1); | |
457 | ||
458 | if (test_and_clear_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) { | |
459 | csk->state = L4_KCQE_OPCODE_VALUE_RESET_COMP; | |
460 | return 1; | |
461 | } | |
462 | ||
463 | return 0; | |
464 | } | |
465 | ||
466 | int cnic_register_driver(int ulp_type, struct cnic_ulp_ops *ulp_ops) | |
467 | { | |
468 | struct cnic_dev *dev; | |
469 | ||
0d37f36f | 470 | if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) { |
ddf79b20 | 471 | pr_err("%s: Bad type %d\n", __func__, ulp_type); |
a4636960 MC |
472 | return -EINVAL; |
473 | } | |
474 | mutex_lock(&cnic_lock); | |
13707f9e | 475 | if (cnic_ulp_tbl_prot(ulp_type)) { |
ddf79b20 JP |
476 | pr_err("%s: Type %d has already been registered\n", |
477 | __func__, ulp_type); | |
a4636960 MC |
478 | mutex_unlock(&cnic_lock); |
479 | return -EBUSY; | |
480 | } | |
481 | ||
482 | read_lock(&cnic_dev_lock); | |
483 | list_for_each_entry(dev, &cnic_dev_list, list) { | |
484 | struct cnic_local *cp = dev->cnic_priv; | |
485 | ||
486 | clear_bit(ULP_F_INIT, &cp->ulp_flags[ulp_type]); | |
487 | } | |
488 | read_unlock(&cnic_dev_lock); | |
489 | ||
7fc1ece4 | 490 | atomic_set(&ulp_ops->ref_count, 0); |
a4636960 MC |
491 | rcu_assign_pointer(cnic_ulp_tbl[ulp_type], ulp_ops); |
492 | mutex_unlock(&cnic_lock); | |
493 | ||
494 | /* Prevent race conditions with netdev_event */ | |
495 | rtnl_lock(); | |
a4636960 MC |
496 | list_for_each_entry(dev, &cnic_dev_list, list) { |
497 | struct cnic_local *cp = dev->cnic_priv; | |
498 | ||
499 | if (!test_and_set_bit(ULP_F_INIT, &cp->ulp_flags[ulp_type])) | |
500 | ulp_ops->cnic_init(dev); | |
501 | } | |
a4636960 MC |
502 | rtnl_unlock(); |
503 | ||
504 | return 0; | |
505 | } | |
506 | ||
507 | int cnic_unregister_driver(int ulp_type) | |
508 | { | |
509 | struct cnic_dev *dev; | |
7fc1ece4 MC |
510 | struct cnic_ulp_ops *ulp_ops; |
511 | int i = 0; | |
a4636960 | 512 | |
0d37f36f | 513 | if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) { |
ddf79b20 | 514 | pr_err("%s: Bad type %d\n", __func__, ulp_type); |
a4636960 MC |
515 | return -EINVAL; |
516 | } | |
517 | mutex_lock(&cnic_lock); | |
13707f9e | 518 | ulp_ops = cnic_ulp_tbl_prot(ulp_type); |
7fc1ece4 | 519 | if (!ulp_ops) { |
ddf79b20 JP |
520 | pr_err("%s: Type %d has not been registered\n", |
521 | __func__, ulp_type); | |
a4636960 MC |
522 | goto out_unlock; |
523 | } | |
524 | read_lock(&cnic_dev_lock); | |
525 | list_for_each_entry(dev, &cnic_dev_list, list) { | |
526 | struct cnic_local *cp = dev->cnic_priv; | |
527 | ||
528 | if (rcu_dereference(cp->ulp_ops[ulp_type])) { | |
ddf79b20 JP |
529 | pr_err("%s: Type %d still has devices registered\n", |
530 | __func__, ulp_type); | |
a4636960 MC |
531 | read_unlock(&cnic_dev_lock); |
532 | goto out_unlock; | |
533 | } | |
534 | } | |
535 | read_unlock(&cnic_dev_lock); | |
536 | ||
2cfa5a04 | 537 | RCU_INIT_POINTER(cnic_ulp_tbl[ulp_type], NULL); |
a4636960 MC |
538 | |
539 | mutex_unlock(&cnic_lock); | |
540 | synchronize_rcu(); | |
7fc1ece4 MC |
541 | while ((atomic_read(&ulp_ops->ref_count) != 0) && (i < 20)) { |
542 | msleep(100); | |
543 | i++; | |
544 | } | |
545 | ||
546 | if (atomic_read(&ulp_ops->ref_count) != 0) | |
022f0978 JL |
547 | pr_warn("%s: Failed waiting for ref count to go to zero\n", |
548 | __func__); | |
a4636960 MC |
549 | return 0; |
550 | ||
551 | out_unlock: | |
552 | mutex_unlock(&cnic_lock); | |
553 | return -EINVAL; | |
554 | } | |
555 | ||
556 | static int cnic_start_hw(struct cnic_dev *); | |
557 | static void cnic_stop_hw(struct cnic_dev *); | |
558 | ||
559 | static int cnic_register_device(struct cnic_dev *dev, int ulp_type, | |
560 | void *ulp_ctx) | |
561 | { | |
562 | struct cnic_local *cp = dev->cnic_priv; | |
563 | struct cnic_ulp_ops *ulp_ops; | |
564 | ||
0d37f36f | 565 | if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) { |
ddf79b20 | 566 | pr_err("%s: Bad type %d\n", __func__, ulp_type); |
a4636960 MC |
567 | return -EINVAL; |
568 | } | |
569 | mutex_lock(&cnic_lock); | |
13707f9e | 570 | if (cnic_ulp_tbl_prot(ulp_type) == NULL) { |
ddf79b20 JP |
571 | pr_err("%s: Driver with type %d has not been registered\n", |
572 | __func__, ulp_type); | |
a4636960 MC |
573 | mutex_unlock(&cnic_lock); |
574 | return -EAGAIN; | |
575 | } | |
576 | if (rcu_dereference(cp->ulp_ops[ulp_type])) { | |
ddf79b20 JP |
577 | pr_err("%s: Type %d has already been registered to this device\n", |
578 | __func__, ulp_type); | |
a4636960 MC |
579 | mutex_unlock(&cnic_lock); |
580 | return -EBUSY; | |
581 | } | |
582 | ||
583 | clear_bit(ULP_F_START, &cp->ulp_flags[ulp_type]); | |
584 | cp->ulp_handle[ulp_type] = ulp_ctx; | |
13707f9e | 585 | ulp_ops = cnic_ulp_tbl_prot(ulp_type); |
a4636960 MC |
586 | rcu_assign_pointer(cp->ulp_ops[ulp_type], ulp_ops); |
587 | cnic_hold(dev); | |
588 | ||
589 | if (test_bit(CNIC_F_CNIC_UP, &dev->flags)) | |
590 | if (!test_and_set_bit(ULP_F_START, &cp->ulp_flags[ulp_type])) | |
591 | ulp_ops->cnic_start(cp->ulp_handle[ulp_type]); | |
592 | ||
593 | mutex_unlock(&cnic_lock); | |
594 | ||
1d187b34 BW |
595 | cnic_ulp_ctl(dev, ulp_type, true); |
596 | ||
a4636960 MC |
597 | return 0; |
598 | ||
599 | } | |
600 | EXPORT_SYMBOL(cnic_register_driver); | |
601 | ||
602 | static int cnic_unregister_device(struct cnic_dev *dev, int ulp_type) | |
603 | { | |
604 | struct cnic_local *cp = dev->cnic_priv; | |
681dbd71 | 605 | int i = 0; |
a4636960 | 606 | |
0d37f36f | 607 | if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) { |
ddf79b20 | 608 | pr_err("%s: Bad type %d\n", __func__, ulp_type); |
a4636960 MC |
609 | return -EINVAL; |
610 | } | |
611 | mutex_lock(&cnic_lock); | |
612 | if (rcu_dereference(cp->ulp_ops[ulp_type])) { | |
2cfa5a04 | 613 | RCU_INIT_POINTER(cp->ulp_ops[ulp_type], NULL); |
a4636960 MC |
614 | cnic_put(dev); |
615 | } else { | |
ddf79b20 JP |
616 | pr_err("%s: device not registered to this ulp type %d\n", |
617 | __func__, ulp_type); | |
a4636960 MC |
618 | mutex_unlock(&cnic_lock); |
619 | return -EINVAL; | |
620 | } | |
621 | mutex_unlock(&cnic_lock); | |
622 | ||
42bb8d56 MC |
623 | if (ulp_type == CNIC_ULP_ISCSI) |
624 | cnic_send_nlmsg(cp, ISCSI_KEVENT_IF_DOWN, NULL); | |
2e499d3c BW |
625 | else if (ulp_type == CNIC_ULP_FCOE) |
626 | dev->fcoe_cap = NULL; | |
42bb8d56 | 627 | |
a4636960 MC |
628 | synchronize_rcu(); |
629 | ||
681dbd71 MC |
630 | while (test_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[ulp_type]) && |
631 | i < 20) { | |
632 | msleep(100); | |
633 | i++; | |
634 | } | |
635 | if (test_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[ulp_type])) | |
ddf79b20 | 636 | netdev_warn(dev->netdev, "Failed waiting for ULP up call to complete\n"); |
681dbd71 | 637 | |
1d187b34 BW |
638 | cnic_ulp_ctl(dev, ulp_type, false); |
639 | ||
a4636960 MC |
640 | return 0; |
641 | } | |
642 | EXPORT_SYMBOL(cnic_unregister_driver); | |
643 | ||
11f23aa8 EW |
644 | static int cnic_init_id_tbl(struct cnic_id_tbl *id_tbl, u32 size, u32 start_id, |
645 | u32 next) | |
a4636960 MC |
646 | { |
647 | id_tbl->start = start_id; | |
648 | id_tbl->max = size; | |
11f23aa8 | 649 | id_tbl->next = next; |
a4636960 MC |
650 | spin_lock_init(&id_tbl->lock); |
651 | id_tbl->table = kzalloc(DIV_ROUND_UP(size, 32) * 4, GFP_KERNEL); | |
652 | if (!id_tbl->table) | |
653 | return -ENOMEM; | |
654 | ||
655 | return 0; | |
656 | } | |
657 | ||
658 | static void cnic_free_id_tbl(struct cnic_id_tbl *id_tbl) | |
659 | { | |
660 | kfree(id_tbl->table); | |
661 | id_tbl->table = NULL; | |
662 | } | |
663 | ||
664 | static int cnic_alloc_id(struct cnic_id_tbl *id_tbl, u32 id) | |
665 | { | |
666 | int ret = -1; | |
667 | ||
668 | id -= id_tbl->start; | |
669 | if (id >= id_tbl->max) | |
670 | return ret; | |
671 | ||
672 | spin_lock(&id_tbl->lock); | |
673 | if (!test_bit(id, id_tbl->table)) { | |
674 | set_bit(id, id_tbl->table); | |
675 | ret = 0; | |
676 | } | |
677 | spin_unlock(&id_tbl->lock); | |
678 | return ret; | |
679 | } | |
680 | ||
681 | /* Returns -1 if not successful */ | |
682 | static u32 cnic_alloc_new_id(struct cnic_id_tbl *id_tbl) | |
683 | { | |
684 | u32 id; | |
685 | ||
686 | spin_lock(&id_tbl->lock); | |
687 | id = find_next_zero_bit(id_tbl->table, id_tbl->max, id_tbl->next); | |
688 | if (id >= id_tbl->max) { | |
689 | id = -1; | |
690 | if (id_tbl->next != 0) { | |
691 | id = find_first_zero_bit(id_tbl->table, id_tbl->next); | |
692 | if (id >= id_tbl->next) | |
693 | id = -1; | |
694 | } | |
695 | } | |
696 | ||
697 | if (id < id_tbl->max) { | |
698 | set_bit(id, id_tbl->table); | |
699 | id_tbl->next = (id + 1) & (id_tbl->max - 1); | |
700 | id += id_tbl->start; | |
701 | } | |
702 | ||
703 | spin_unlock(&id_tbl->lock); | |
704 | ||
705 | return id; | |
706 | } | |
707 | ||
708 | static void cnic_free_id(struct cnic_id_tbl *id_tbl, u32 id) | |
709 | { | |
710 | if (id == -1) | |
711 | return; | |
712 | ||
713 | id -= id_tbl->start; | |
714 | if (id >= id_tbl->max) | |
715 | return; | |
716 | ||
717 | clear_bit(id, id_tbl->table); | |
718 | } | |
719 | ||
720 | static void cnic_free_dma(struct cnic_dev *dev, struct cnic_dma *dma) | |
721 | { | |
722 | int i; | |
723 | ||
724 | if (!dma->pg_arr) | |
725 | return; | |
726 | ||
727 | for (i = 0; i < dma->num_pages; i++) { | |
728 | if (dma->pg_arr[i]) { | |
2bc4078e | 729 | dma_free_coherent(&dev->pcidev->dev, BNX2_PAGE_SIZE, |
3248e168 | 730 | dma->pg_arr[i], dma->pg_map_arr[i]); |
a4636960 MC |
731 | dma->pg_arr[i] = NULL; |
732 | } | |
733 | } | |
734 | if (dma->pgtbl) { | |
3248e168 MC |
735 | dma_free_coherent(&dev->pcidev->dev, dma->pgtbl_size, |
736 | dma->pgtbl, dma->pgtbl_map); | |
a4636960 MC |
737 | dma->pgtbl = NULL; |
738 | } | |
739 | kfree(dma->pg_arr); | |
740 | dma->pg_arr = NULL; | |
741 | dma->num_pages = 0; | |
742 | } | |
743 | ||
744 | static void cnic_setup_page_tbl(struct cnic_dev *dev, struct cnic_dma *dma) | |
745 | { | |
746 | int i; | |
5138826b | 747 | __le32 *page_table = (__le32 *) dma->pgtbl; |
a4636960 MC |
748 | |
749 | for (i = 0; i < dma->num_pages; i++) { | |
750 | /* Each entry needs to be in big endian format. */ | |
5138826b | 751 | *page_table = cpu_to_le32((u64) dma->pg_map_arr[i] >> 32); |
a4636960 | 752 | page_table++; |
5138826b | 753 | *page_table = cpu_to_le32(dma->pg_map_arr[i] & 0xffffffff); |
a4636960 MC |
754 | page_table++; |
755 | } | |
756 | } | |
757 | ||
71034ba8 MC |
758 | static void cnic_setup_page_tbl_le(struct cnic_dev *dev, struct cnic_dma *dma) |
759 | { | |
760 | int i; | |
5138826b | 761 | __le32 *page_table = (__le32 *) dma->pgtbl; |
71034ba8 MC |
762 | |
763 | for (i = 0; i < dma->num_pages; i++) { | |
764 | /* Each entry needs to be in little endian format. */ | |
5138826b | 765 | *page_table = cpu_to_le32(dma->pg_map_arr[i] & 0xffffffff); |
71034ba8 | 766 | page_table++; |
5138826b | 767 | *page_table = cpu_to_le32((u64) dma->pg_map_arr[i] >> 32); |
71034ba8 MC |
768 | page_table++; |
769 | } | |
770 | } | |
771 | ||
a4636960 MC |
772 | static int cnic_alloc_dma(struct cnic_dev *dev, struct cnic_dma *dma, |
773 | int pages, int use_pg_tbl) | |
774 | { | |
775 | int i, size; | |
776 | struct cnic_local *cp = dev->cnic_priv; | |
777 | ||
778 | size = pages * (sizeof(void *) + sizeof(dma_addr_t)); | |
779 | dma->pg_arr = kzalloc(size, GFP_ATOMIC); | |
780 | if (dma->pg_arr == NULL) | |
781 | return -ENOMEM; | |
782 | ||
783 | dma->pg_map_arr = (dma_addr_t *) (dma->pg_arr + pages); | |
784 | dma->num_pages = pages; | |
785 | ||
786 | for (i = 0; i < pages; i++) { | |
3248e168 | 787 | dma->pg_arr[i] = dma_alloc_coherent(&dev->pcidev->dev, |
2bc4078e | 788 | BNX2_PAGE_SIZE, |
3248e168 MC |
789 | &dma->pg_map_arr[i], |
790 | GFP_ATOMIC); | |
a4636960 MC |
791 | if (dma->pg_arr[i] == NULL) |
792 | goto error; | |
793 | } | |
794 | if (!use_pg_tbl) | |
795 | return 0; | |
796 | ||
2bc4078e MC |
797 | dma->pgtbl_size = ((pages * 8) + BNX2_PAGE_SIZE - 1) & |
798 | ~(BNX2_PAGE_SIZE - 1); | |
3248e168 MC |
799 | dma->pgtbl = dma_alloc_coherent(&dev->pcidev->dev, dma->pgtbl_size, |
800 | &dma->pgtbl_map, GFP_ATOMIC); | |
a4636960 MC |
801 | if (dma->pgtbl == NULL) |
802 | goto error; | |
803 | ||
804 | cp->setup_pgtbl(dev, dma); | |
805 | ||
806 | return 0; | |
807 | ||
808 | error: | |
809 | cnic_free_dma(dev, dma); | |
810 | return -ENOMEM; | |
811 | } | |
812 | ||
86b53606 MC |
813 | static void cnic_free_context(struct cnic_dev *dev) |
814 | { | |
815 | struct cnic_local *cp = dev->cnic_priv; | |
816 | int i; | |
817 | ||
818 | for (i = 0; i < cp->ctx_blks; i++) { | |
819 | if (cp->ctx_arr[i].ctx) { | |
3248e168 MC |
820 | dma_free_coherent(&dev->pcidev->dev, cp->ctx_blk_size, |
821 | cp->ctx_arr[i].ctx, | |
822 | cp->ctx_arr[i].mapping); | |
86b53606 MC |
823 | cp->ctx_arr[i].ctx = NULL; |
824 | } | |
825 | } | |
826 | } | |
827 | ||
74dd0c42 | 828 | static void __cnic_free_uio_rings(struct cnic_uio_dev *udev) |
a4636960 | 829 | { |
cd801536 MC |
830 | if (udev->l2_buf) { |
831 | dma_free_coherent(&udev->pdev->dev, udev->l2_buf_size, | |
832 | udev->l2_buf, udev->l2_buf_map); | |
833 | udev->l2_buf = NULL; | |
a4636960 MC |
834 | } |
835 | ||
cd801536 MC |
836 | if (udev->l2_ring) { |
837 | dma_free_coherent(&udev->pdev->dev, udev->l2_ring_size, | |
838 | udev->l2_ring, udev->l2_ring_map); | |
839 | udev->l2_ring = NULL; | |
a4636960 | 840 | } |
a3ceeeb8 | 841 | |
74dd0c42 MC |
842 | } |
843 | ||
844 | static void __cnic_free_uio(struct cnic_uio_dev *udev) | |
845 | { | |
846 | uio_unregister_device(&udev->cnic_uinfo); | |
847 | ||
848 | __cnic_free_uio_rings(udev); | |
849 | ||
a3ceeeb8 MC |
850 | pci_dev_put(udev->pdev); |
851 | kfree(udev); | |
c06c0462 MC |
852 | } |
853 | ||
cd801536 | 854 | static void cnic_free_uio(struct cnic_uio_dev *udev) |
c06c0462 | 855 | { |
cd801536 | 856 | if (!udev) |
c06c0462 MC |
857 | return; |
858 | ||
a3ceeeb8 MC |
859 | write_lock(&cnic_dev_lock); |
860 | list_del_init(&udev->list); | |
861 | write_unlock(&cnic_dev_lock); | |
cd801536 | 862 | __cnic_free_uio(udev); |
c06c0462 MC |
863 | } |
864 | ||
865 | static void cnic_free_resc(struct cnic_dev *dev) | |
866 | { | |
867 | struct cnic_local *cp = dev->cnic_priv; | |
cd801536 | 868 | struct cnic_uio_dev *udev = cp->udev; |
c06c0462 | 869 | |
cd801536 | 870 | if (udev) { |
a3ceeeb8 | 871 | udev->dev = NULL; |
cd801536 | 872 | cp->udev = NULL; |
f81b0ac4 MC |
873 | if (udev->uio_dev == -1) |
874 | __cnic_free_uio_rings(udev); | |
c06c0462 | 875 | } |
a4636960 | 876 | |
86b53606 | 877 | cnic_free_context(dev); |
a4636960 MC |
878 | kfree(cp->ctx_arr); |
879 | cp->ctx_arr = NULL; | |
880 | cp->ctx_blks = 0; | |
881 | ||
882 | cnic_free_dma(dev, &cp->gbl_buf_info); | |
a4636960 | 883 | cnic_free_dma(dev, &cp->kwq_info); |
71034ba8 | 884 | cnic_free_dma(dev, &cp->kwq_16_data_info); |
e21ba414 | 885 | cnic_free_dma(dev, &cp->kcq2.dma); |
e6c28894 | 886 | cnic_free_dma(dev, &cp->kcq1.dma); |
a4636960 MC |
887 | kfree(cp->iscsi_tbl); |
888 | cp->iscsi_tbl = NULL; | |
889 | kfree(cp->ctx_tbl); | |
890 | cp->ctx_tbl = NULL; | |
891 | ||
e1928c86 | 892 | cnic_free_id_tbl(&cp->fcoe_cid_tbl); |
a4636960 MC |
893 | cnic_free_id_tbl(&cp->cid_tbl); |
894 | } | |
895 | ||
896 | static int cnic_alloc_context(struct cnic_dev *dev) | |
897 | { | |
898 | struct cnic_local *cp = dev->cnic_priv; | |
899 | ||
4ce45e02 | 900 | if (BNX2_CHIP(cp) == BNX2_CHIP_5709) { |
a4636960 MC |
901 | int i, k, arr_size; |
902 | ||
2bc4078e MC |
903 | cp->ctx_blk_size = BNX2_PAGE_SIZE; |
904 | cp->cids_per_blk = BNX2_PAGE_SIZE / 128; | |
a4636960 MC |
905 | arr_size = BNX2_MAX_CID / cp->cids_per_blk * |
906 | sizeof(struct cnic_ctx); | |
907 | cp->ctx_arr = kzalloc(arr_size, GFP_KERNEL); | |
908 | if (cp->ctx_arr == NULL) | |
909 | return -ENOMEM; | |
910 | ||
911 | k = 0; | |
912 | for (i = 0; i < 2; i++) { | |
913 | u32 j, reg, off, lo, hi; | |
914 | ||
915 | if (i == 0) | |
916 | off = BNX2_PG_CTX_MAP; | |
917 | else | |
918 | off = BNX2_ISCSI_CTX_MAP; | |
919 | ||
920 | reg = cnic_reg_rd_ind(dev, off); | |
921 | lo = reg >> 16; | |
922 | hi = reg & 0xffff; | |
923 | for (j = lo; j < hi; j += cp->cids_per_blk, k++) | |
924 | cp->ctx_arr[k].cid = j; | |
925 | } | |
926 | ||
927 | cp->ctx_blks = k; | |
928 | if (cp->ctx_blks >= (BNX2_MAX_CID / cp->cids_per_blk)) { | |
929 | cp->ctx_blks = 0; | |
930 | return -ENOMEM; | |
931 | } | |
932 | ||
933 | for (i = 0; i < cp->ctx_blks; i++) { | |
934 | cp->ctx_arr[i].ctx = | |
3248e168 | 935 | dma_alloc_coherent(&dev->pcidev->dev, |
2bc4078e | 936 | BNX2_PAGE_SIZE, |
3248e168 MC |
937 | &cp->ctx_arr[i].mapping, |
938 | GFP_KERNEL); | |
a4636960 MC |
939 | if (cp->ctx_arr[i].ctx == NULL) |
940 | return -ENOMEM; | |
941 | } | |
942 | } | |
943 | return 0; | |
944 | } | |
945 | ||
59e51373 MC |
946 | static u16 cnic_bnx2_next_idx(u16 idx) |
947 | { | |
948 | return idx + 1; | |
949 | } | |
950 | ||
951 | static u16 cnic_bnx2_hw_idx(u16 idx) | |
952 | { | |
953 | return idx; | |
954 | } | |
955 | ||
956 | static u16 cnic_bnx2x_next_idx(u16 idx) | |
e6c28894 | 957 | { |
59e51373 MC |
958 | idx++; |
959 | if ((idx & MAX_KCQE_CNT) == MAX_KCQE_CNT) | |
960 | idx++; | |
961 | ||
962 | return idx; | |
963 | } | |
964 | ||
965 | static u16 cnic_bnx2x_hw_idx(u16 idx) | |
966 | { | |
967 | if ((idx & MAX_KCQE_CNT) == MAX_KCQE_CNT) | |
968 | idx++; | |
969 | return idx; | |
970 | } | |
971 | ||
972 | static int cnic_alloc_kcq(struct cnic_dev *dev, struct kcq_info *info, | |
973 | bool use_pg_tbl) | |
974 | { | |
975 | int err, i, use_page_tbl = 0; | |
e6c28894 MC |
976 | struct kcqe **kcq; |
977 | ||
59e51373 MC |
978 | if (use_pg_tbl) |
979 | use_page_tbl = 1; | |
e6c28894 | 980 | |
59e51373 | 981 | err = cnic_alloc_dma(dev, &info->dma, KCQ_PAGE_CNT, use_page_tbl); |
e6c28894 MC |
982 | if (err) |
983 | return err; | |
984 | ||
985 | kcq = (struct kcqe **) info->dma.pg_arr; | |
986 | info->kcq = kcq; | |
987 | ||
59e51373 MC |
988 | info->next_idx = cnic_bnx2_next_idx; |
989 | info->hw_idx = cnic_bnx2_hw_idx; | |
990 | if (use_pg_tbl) | |
e6c28894 MC |
991 | return 0; |
992 | ||
59e51373 MC |
993 | info->next_idx = cnic_bnx2x_next_idx; |
994 | info->hw_idx = cnic_bnx2x_hw_idx; | |
995 | ||
e6c28894 MC |
996 | for (i = 0; i < KCQ_PAGE_CNT; i++) { |
997 | struct bnx2x_bd_chain_next *next = | |
998 | (struct bnx2x_bd_chain_next *) &kcq[i][MAX_KCQE_CNT]; | |
999 | int j = i + 1; | |
1000 | ||
1001 | if (j >= KCQ_PAGE_CNT) | |
1002 | j = 0; | |
1003 | next->addr_hi = (u64) info->dma.pg_map_arr[j] >> 32; | |
1004 | next->addr_lo = info->dma.pg_map_arr[j] & 0xffffffff; | |
1005 | } | |
1006 | return 0; | |
1007 | } | |
1008 | ||
74dd0c42 MC |
1009 | static int __cnic_alloc_uio_rings(struct cnic_uio_dev *udev, int pages) |
1010 | { | |
1011 | struct cnic_local *cp = udev->dev->cnic_priv; | |
1012 | ||
1013 | if (udev->l2_ring) | |
1014 | return 0; | |
1015 | ||
2bc4078e | 1016 | udev->l2_ring_size = pages * BNX2_PAGE_SIZE; |
74dd0c42 MC |
1017 | udev->l2_ring = dma_alloc_coherent(&udev->pdev->dev, udev->l2_ring_size, |
1018 | &udev->l2_ring_map, | |
1019 | GFP_KERNEL | __GFP_COMP); | |
1020 | if (!udev->l2_ring) | |
1021 | return -ENOMEM; | |
1022 | ||
1023 | udev->l2_buf_size = (cp->l2_rx_ring_size + 1) * cp->l2_single_buf_size; | |
1024 | udev->l2_buf_size = PAGE_ALIGN(udev->l2_buf_size); | |
1025 | udev->l2_buf = dma_alloc_coherent(&udev->pdev->dev, udev->l2_buf_size, | |
1026 | &udev->l2_buf_map, | |
1027 | GFP_KERNEL | __GFP_COMP); | |
1028 | if (!udev->l2_buf) { | |
1029 | __cnic_free_uio_rings(udev); | |
1030 | return -ENOMEM; | |
1031 | } | |
1032 | ||
1033 | return 0; | |
1034 | ||
1035 | } | |
1036 | ||
cd801536 | 1037 | static int cnic_alloc_uio_rings(struct cnic_dev *dev, int pages) |
ec0248ea MC |
1038 | { |
1039 | struct cnic_local *cp = dev->cnic_priv; | |
cd801536 MC |
1040 | struct cnic_uio_dev *udev; |
1041 | ||
a3ceeeb8 MC |
1042 | read_lock(&cnic_dev_lock); |
1043 | list_for_each_entry(udev, &cnic_udev_list, list) { | |
1044 | if (udev->pdev == dev->pcidev) { | |
1045 | udev->dev = dev; | |
f81b0ac4 MC |
1046 | if (__cnic_alloc_uio_rings(udev, pages)) { |
1047 | udev->dev = NULL; | |
1048 | read_unlock(&cnic_dev_lock); | |
1049 | return -ENOMEM; | |
1050 | } | |
a3ceeeb8 MC |
1051 | cp->udev = udev; |
1052 | read_unlock(&cnic_dev_lock); | |
1053 | return 0; | |
1054 | } | |
1055 | } | |
1056 | read_unlock(&cnic_dev_lock); | |
1057 | ||
cd801536 MC |
1058 | udev = kzalloc(sizeof(struct cnic_uio_dev), GFP_ATOMIC); |
1059 | if (!udev) | |
1060 | return -ENOMEM; | |
1061 | ||
1062 | udev->uio_dev = -1; | |
ec0248ea | 1063 | |
cd801536 MC |
1064 | udev->dev = dev; |
1065 | udev->pdev = dev->pcidev; | |
ec0248ea | 1066 | |
74dd0c42 MC |
1067 | if (__cnic_alloc_uio_rings(udev, pages)) |
1068 | goto err_udev; | |
ec0248ea | 1069 | |
a3ceeeb8 MC |
1070 | write_lock(&cnic_dev_lock); |
1071 | list_add(&udev->list, &cnic_udev_list); | |
1072 | write_unlock(&cnic_dev_lock); | |
1073 | ||
1074 | pci_dev_get(udev->pdev); | |
1075 | ||
cd801536 MC |
1076 | cp->udev = udev; |
1077 | ||
ec0248ea | 1078 | return 0; |
74dd0c42 | 1079 | |
f7e4c977 JJ |
1080 | err_udev: |
1081 | kfree(udev); | |
1082 | return -ENOMEM; | |
ec0248ea MC |
1083 | } |
1084 | ||
cd801536 MC |
1085 | static int cnic_init_uio(struct cnic_dev *dev) |
1086 | { | |
a4636960 | 1087 | struct cnic_local *cp = dev->cnic_priv; |
cd801536 | 1088 | struct cnic_uio_dev *udev = cp->udev; |
a4636960 | 1089 | struct uio_info *uinfo; |
cd801536 | 1090 | int ret = 0; |
a4636960 | 1091 | |
cd801536 | 1092 | if (!udev) |
5e9b2dbf | 1093 | return -ENOMEM; |
a4636960 | 1094 | |
cd801536 MC |
1095 | uinfo = &udev->cnic_uinfo; |
1096 | ||
ae0eef66 MC |
1097 | uinfo->mem[0].addr = pci_resource_start(dev->pcidev, 0); |
1098 | uinfo->mem[0].internal_addr = dev->regview; | |
1099 | uinfo->mem[0].memtype = UIO_MEM_PHYS; | |
a4636960 | 1100 | |
5e9b2dbf | 1101 | if (test_bit(CNIC_F_BNX2_CLASS, &dev->flags)) { |
ae0eef66 MC |
1102 | uinfo->mem[0].size = MB_GET_CID_ADDR(TX_TSS_CID + |
1103 | TX_MAX_TSS_RINGS + 1); | |
a4dde3ab | 1104 | uinfo->mem[1].addr = (unsigned long) cp->status_blk.gen & |
cd801536 | 1105 | PAGE_MASK; |
5e9b2dbf MC |
1106 | if (cp->ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) |
1107 | uinfo->mem[1].size = BNX2_SBLK_MSIX_ALIGN_SIZE * 9; | |
1108 | else | |
1109 | uinfo->mem[1].size = BNX2_SBLK_MSIX_ALIGN_SIZE; | |
1110 | ||
1111 | uinfo->name = "bnx2_cnic"; | |
71034ba8 | 1112 | } else if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags)) { |
ae0eef66 MC |
1113 | uinfo->mem[0].size = pci_resource_len(dev->pcidev, 0); |
1114 | ||
71034ba8 MC |
1115 | uinfo->mem[1].addr = (unsigned long) cp->bnx2x_def_status_blk & |
1116 | PAGE_MASK; | |
523224a3 | 1117 | uinfo->mem[1].size = sizeof(*cp->bnx2x_def_status_blk); |
71034ba8 MC |
1118 | |
1119 | uinfo->name = "bnx2x_cnic"; | |
5e9b2dbf MC |
1120 | } |
1121 | ||
a4636960 MC |
1122 | uinfo->mem[1].memtype = UIO_MEM_LOGICAL; |
1123 | ||
cd801536 MC |
1124 | uinfo->mem[2].addr = (unsigned long) udev->l2_ring; |
1125 | uinfo->mem[2].size = udev->l2_ring_size; | |
a4636960 MC |
1126 | uinfo->mem[2].memtype = UIO_MEM_LOGICAL; |
1127 | ||
cd801536 MC |
1128 | uinfo->mem[3].addr = (unsigned long) udev->l2_buf; |
1129 | uinfo->mem[3].size = udev->l2_buf_size; | |
a4636960 MC |
1130 | uinfo->mem[3].memtype = UIO_MEM_LOGICAL; |
1131 | ||
a4636960 MC |
1132 | uinfo->version = CNIC_MODULE_VERSION; |
1133 | uinfo->irq = UIO_IRQ_CUSTOM; | |
1134 | ||
1135 | uinfo->open = cnic_uio_open; | |
1136 | uinfo->release = cnic_uio_close; | |
1137 | ||
a3ceeeb8 MC |
1138 | if (udev->uio_dev == -1) { |
1139 | if (!uinfo->priv) { | |
1140 | uinfo->priv = udev; | |
a4636960 | 1141 | |
a3ceeeb8 MC |
1142 | ret = uio_register_device(&udev->pdev->dev, uinfo); |
1143 | } | |
1144 | } else { | |
1145 | cnic_init_rings(dev); | |
1146 | } | |
a4636960 | 1147 | |
cd801536 | 1148 | return ret; |
5e9b2dbf MC |
1149 | } |
1150 | ||
1151 | static int cnic_alloc_bnx2_resc(struct cnic_dev *dev) | |
1152 | { | |
1153 | struct cnic_local *cp = dev->cnic_priv; | |
1154 | int ret; | |
1155 | ||
1156 | ret = cnic_alloc_dma(dev, &cp->kwq_info, KWQ_PAGE_CNT, 1); | |
1157 | if (ret) | |
1158 | goto error; | |
1159 | cp->kwq = (struct kwqe **) cp->kwq_info.pg_arr; | |
1160 | ||
59e51373 | 1161 | ret = cnic_alloc_kcq(dev, &cp->kcq1, true); |
5e9b2dbf MC |
1162 | if (ret) |
1163 | goto error; | |
5e9b2dbf MC |
1164 | |
1165 | ret = cnic_alloc_context(dev); | |
1166 | if (ret) | |
1167 | goto error; | |
1168 | ||
cd801536 | 1169 | ret = cnic_alloc_uio_rings(dev, 2); |
5e9b2dbf MC |
1170 | if (ret) |
1171 | goto error; | |
1172 | ||
cd801536 | 1173 | ret = cnic_init_uio(dev); |
5e9b2dbf MC |
1174 | if (ret) |
1175 | goto error; | |
a4636960 MC |
1176 | |
1177 | return 0; | |
1178 | ||
1179 | error: | |
1180 | cnic_free_resc(dev); | |
1181 | return ret; | |
1182 | } | |
1183 | ||
71034ba8 MC |
1184 | static int cnic_alloc_bnx2x_context(struct cnic_dev *dev) |
1185 | { | |
1186 | struct cnic_local *cp = dev->cnic_priv; | |
71034ba8 | 1187 | int ctx_blk_size = cp->ethdev->ctx_blk_size; |
520efdf4 | 1188 | int total_mem, blks, i; |
71034ba8 | 1189 | |
520efdf4 | 1190 | total_mem = BNX2X_CONTEXT_MEM_SIZE * cp->max_cid_space; |
71034ba8 MC |
1191 | blks = total_mem / ctx_blk_size; |
1192 | if (total_mem % ctx_blk_size) | |
1193 | blks++; | |
1194 | ||
1195 | if (blks > cp->ethdev->ctx_tbl_len) | |
1196 | return -ENOMEM; | |
1197 | ||
baeb2ffa | 1198 | cp->ctx_arr = kcalloc(blks, sizeof(struct cnic_ctx), GFP_KERNEL); |
71034ba8 MC |
1199 | if (cp->ctx_arr == NULL) |
1200 | return -ENOMEM; | |
1201 | ||
1202 | cp->ctx_blks = blks; | |
1203 | cp->ctx_blk_size = ctx_blk_size; | |
ee87a82a | 1204 | if (!BNX2X_CHIP_IS_57710(cp->chip_id)) |
71034ba8 MC |
1205 | cp->ctx_align = 0; |
1206 | else | |
1207 | cp->ctx_align = ctx_blk_size; | |
1208 | ||
1209 | cp->cids_per_blk = ctx_blk_size / BNX2X_CONTEXT_MEM_SIZE; | |
1210 | ||
1211 | for (i = 0; i < blks; i++) { | |
1212 | cp->ctx_arr[i].ctx = | |
3248e168 MC |
1213 | dma_alloc_coherent(&dev->pcidev->dev, cp->ctx_blk_size, |
1214 | &cp->ctx_arr[i].mapping, | |
1215 | GFP_KERNEL); | |
71034ba8 MC |
1216 | if (cp->ctx_arr[i].ctx == NULL) |
1217 | return -ENOMEM; | |
1218 | ||
1219 | if (cp->ctx_align && cp->ctx_blk_size == ctx_blk_size) { | |
1220 | if (cp->ctx_arr[i].mapping & (cp->ctx_align - 1)) { | |
1221 | cnic_free_context(dev); | |
1222 | cp->ctx_blk_size += cp->ctx_align; | |
1223 | i = -1; | |
1224 | continue; | |
1225 | } | |
1226 | } | |
1227 | } | |
1228 | return 0; | |
1229 | } | |
1230 | ||
1231 | static int cnic_alloc_bnx2x_resc(struct cnic_dev *dev) | |
1232 | { | |
1233 | struct cnic_local *cp = dev->cnic_priv; | |
520efdf4 MC |
1234 | struct cnic_eth_dev *ethdev = cp->ethdev; |
1235 | u32 start_cid = ethdev->starting_cid; | |
71034ba8 MC |
1236 | int i, j, n, ret, pages; |
1237 | struct cnic_dma *kwq_16_dma = &cp->kwq_16_data_info; | |
1238 | ||
b37a41e3 | 1239 | cp->max_cid_space = MAX_ISCSI_TBL_SZ; |
520efdf4 | 1240 | cp->iscsi_start_cid = start_cid; |
e1928c86 MC |
1241 | cp->fcoe_start_cid = start_cid + MAX_ISCSI_TBL_SZ; |
1242 | ||
619c5cb6 | 1243 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) { |
dc219a2e | 1244 | cp->max_cid_space += dev->max_fcoe_conn; |
e1928c86 MC |
1245 | cp->fcoe_init_cid = ethdev->fcoe_init_cid; |
1246 | if (!cp->fcoe_init_cid) | |
1247 | cp->fcoe_init_cid = 0x10; | |
1248 | } | |
1249 | ||
71034ba8 MC |
1250 | cp->iscsi_tbl = kzalloc(sizeof(struct cnic_iscsi) * MAX_ISCSI_TBL_SZ, |
1251 | GFP_KERNEL); | |
1252 | if (!cp->iscsi_tbl) | |
1253 | goto error; | |
1254 | ||
1255 | cp->ctx_tbl = kzalloc(sizeof(struct cnic_context) * | |
520efdf4 | 1256 | cp->max_cid_space, GFP_KERNEL); |
71034ba8 MC |
1257 | if (!cp->ctx_tbl) |
1258 | goto error; | |
1259 | ||
1260 | for (i = 0; i < MAX_ISCSI_TBL_SZ; i++) { | |
1261 | cp->ctx_tbl[i].proto.iscsi = &cp->iscsi_tbl[i]; | |
1262 | cp->ctx_tbl[i].ulp_proto_id = CNIC_ULP_ISCSI; | |
1263 | } | |
1264 | ||
e1928c86 MC |
1265 | for (i = MAX_ISCSI_TBL_SZ; i < cp->max_cid_space; i++) |
1266 | cp->ctx_tbl[i].ulp_proto_id = CNIC_ULP_FCOE; | |
1267 | ||
520efdf4 | 1268 | pages = PAGE_ALIGN(cp->max_cid_space * CNIC_KWQ16_DATA_SIZE) / |
71034ba8 MC |
1269 | PAGE_SIZE; |
1270 | ||
1271 | ret = cnic_alloc_dma(dev, kwq_16_dma, pages, 0); | |
1272 | if (ret) | |
1273 | return -ENOMEM; | |
1274 | ||
1275 | n = PAGE_SIZE / CNIC_KWQ16_DATA_SIZE; | |
520efdf4 | 1276 | for (i = 0, j = 0; i < cp->max_cid_space; i++) { |
71034ba8 MC |
1277 | long off = CNIC_KWQ16_DATA_SIZE * (i % n); |
1278 | ||
1279 | cp->ctx_tbl[i].kwqe_data = kwq_16_dma->pg_arr[j] + off; | |
1280 | cp->ctx_tbl[i].kwqe_data_mapping = kwq_16_dma->pg_map_arr[j] + | |
1281 | off; | |
1282 | ||
1283 | if ((i % n) == (n - 1)) | |
1284 | j++; | |
1285 | } | |
1286 | ||
59e51373 | 1287 | ret = cnic_alloc_kcq(dev, &cp->kcq1, false); |
71034ba8 MC |
1288 | if (ret) |
1289 | goto error; | |
71034ba8 | 1290 | |
51a8f54d | 1291 | if (CNIC_SUPPORTS_FCOE(cp)) { |
619c5cb6 | 1292 | ret = cnic_alloc_kcq(dev, &cp->kcq2, true); |
e21ba414 MC |
1293 | if (ret) |
1294 | goto error; | |
1295 | } | |
1296 | ||
71034ba8 MC |
1297 | pages = PAGE_ALIGN(BNX2X_ISCSI_GLB_BUF_SIZE) / PAGE_SIZE; |
1298 | ret = cnic_alloc_dma(dev, &cp->gbl_buf_info, pages, 0); | |
1299 | if (ret) | |
1300 | goto error; | |
1301 | ||
1302 | ret = cnic_alloc_bnx2x_context(dev); | |
1303 | if (ret) | |
1304 | goto error; | |
1305 | ||
82346a7b MC |
1306 | if (cp->ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI) |
1307 | return 0; | |
1308 | ||
71034ba8 MC |
1309 | cp->bnx2x_def_status_blk = cp->ethdev->irq_arr[1].status_blk; |
1310 | ||
1311 | cp->l2_rx_ring_size = 15; | |
1312 | ||
cd801536 | 1313 | ret = cnic_alloc_uio_rings(dev, 4); |
71034ba8 MC |
1314 | if (ret) |
1315 | goto error; | |
1316 | ||
cd801536 | 1317 | ret = cnic_init_uio(dev); |
71034ba8 MC |
1318 | if (ret) |
1319 | goto error; | |
1320 | ||
1321 | return 0; | |
1322 | ||
1323 | error: | |
1324 | cnic_free_resc(dev); | |
1325 | return -ENOMEM; | |
1326 | } | |
1327 | ||
a4636960 MC |
1328 | static inline u32 cnic_kwq_avail(struct cnic_local *cp) |
1329 | { | |
1330 | return cp->max_kwq_idx - | |
1331 | ((cp->kwq_prod_idx - cp->kwq_con_idx) & cp->max_kwq_idx); | |
1332 | } | |
1333 | ||
1334 | static int cnic_submit_bnx2_kwqes(struct cnic_dev *dev, struct kwqe *wqes[], | |
1335 | u32 num_wqes) | |
1336 | { | |
1337 | struct cnic_local *cp = dev->cnic_priv; | |
1338 | struct kwqe *prod_qe; | |
1339 | u16 prod, sw_prod, i; | |
1340 | ||
1341 | if (!test_bit(CNIC_F_CNIC_UP, &dev->flags)) | |
1342 | return -EAGAIN; /* bnx2 is down */ | |
1343 | ||
1344 | spin_lock_bh(&cp->cnic_ulp_lock); | |
1345 | if (num_wqes > cnic_kwq_avail(cp) && | |
1f1332a3 | 1346 | !test_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags)) { |
a4636960 MC |
1347 | spin_unlock_bh(&cp->cnic_ulp_lock); |
1348 | return -EAGAIN; | |
1349 | } | |
1350 | ||
1f1332a3 | 1351 | clear_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags); |
a4636960 MC |
1352 | |
1353 | prod = cp->kwq_prod_idx; | |
1354 | sw_prod = prod & MAX_KWQ_IDX; | |
1355 | for (i = 0; i < num_wqes; i++) { | |
1356 | prod_qe = &cp->kwq[KWQ_PG(sw_prod)][KWQ_IDX(sw_prod)]; | |
1357 | memcpy(prod_qe, wqes[i], sizeof(struct kwqe)); | |
1358 | prod++; | |
1359 | sw_prod = prod & MAX_KWQ_IDX; | |
1360 | } | |
1361 | cp->kwq_prod_idx = prod; | |
1362 | ||
1363 | CNIC_WR16(dev, cp->kwq_io_addr, cp->kwq_prod_idx); | |
1364 | ||
1365 | spin_unlock_bh(&cp->cnic_ulp_lock); | |
1366 | return 0; | |
1367 | } | |
1368 | ||
71034ba8 MC |
1369 | static void *cnic_get_kwqe_16_data(struct cnic_local *cp, u32 l5_cid, |
1370 | union l5cm_specific_data *l5_data) | |
1371 | { | |
1372 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
1373 | dma_addr_t map; | |
1374 | ||
1375 | map = ctx->kwqe_data_mapping; | |
1376 | l5_data->phy_address.lo = (u64) map & 0xffffffff; | |
1377 | l5_data->phy_address.hi = (u64) map >> 32; | |
1378 | return ctx->kwqe_data; | |
1379 | } | |
1380 | ||
1381 | static int cnic_submit_kwqe_16(struct cnic_dev *dev, u32 cmd, u32 cid, | |
1382 | u32 type, union l5cm_specific_data *l5_data) | |
1383 | { | |
1384 | struct cnic_local *cp = dev->cnic_priv; | |
1385 | struct l5cm_spe kwqe; | |
1386 | struct kwqe_16 *kwq[1]; | |
68d7c1aa | 1387 | u16 type_16; |
71034ba8 MC |
1388 | int ret; |
1389 | ||
1390 | kwqe.hdr.conn_and_cmd_data = | |
1391 | cpu_to_le32(((cmd << SPE_HDR_CMD_ID_SHIFT) | | |
ceb7e1c7 | 1392 | BNX2X_HW_CID(cp, cid))); |
68d7c1aa MC |
1393 | |
1394 | type_16 = (type << SPE_HDR_CONN_TYPE_SHIFT) & SPE_HDR_CONN_TYPE; | |
1395 | type_16 |= (cp->pfid << SPE_HDR_FUNCTION_ID_SHIFT) & | |
1396 | SPE_HDR_FUNCTION_ID; | |
1397 | ||
1398 | kwqe.hdr.type = cpu_to_le16(type_16); | |
523224a3 | 1399 | kwqe.hdr.reserved1 = 0; |
71034ba8 MC |
1400 | kwqe.data.phy_address.lo = cpu_to_le32(l5_data->phy_address.lo); |
1401 | kwqe.data.phy_address.hi = cpu_to_le32(l5_data->phy_address.hi); | |
1402 | ||
1403 | kwq[0] = (struct kwqe_16 *) &kwqe; | |
1404 | ||
1405 | spin_lock_bh(&cp->cnic_ulp_lock); | |
1406 | ret = cp->ethdev->drv_submit_kwqes_16(dev->netdev, kwq, 1); | |
1407 | spin_unlock_bh(&cp->cnic_ulp_lock); | |
1408 | ||
1409 | if (ret == 1) | |
1410 | return 0; | |
1411 | ||
23021c21 | 1412 | return ret; |
71034ba8 MC |
1413 | } |
1414 | ||
1415 | static void cnic_reply_bnx2x_kcqes(struct cnic_dev *dev, int ulp_type, | |
1416 | struct kcqe *cqes[], u32 num_cqes) | |
1417 | { | |
1418 | struct cnic_local *cp = dev->cnic_priv; | |
1419 | struct cnic_ulp_ops *ulp_ops; | |
1420 | ||
1421 | rcu_read_lock(); | |
1422 | ulp_ops = rcu_dereference(cp->ulp_ops[ulp_type]); | |
1423 | if (likely(ulp_ops)) { | |
1424 | ulp_ops->indicate_kcqes(cp->ulp_handle[ulp_type], | |
1425 | cqes, num_cqes); | |
1426 | } | |
1427 | rcu_read_unlock(); | |
1428 | } | |
1429 | ||
1430 | static int cnic_bnx2x_iscsi_init1(struct cnic_dev *dev, struct kwqe *kwqe) | |
1431 | { | |
1432 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 1433 | struct bnx2x *bp = netdev_priv(dev->netdev); |
71034ba8 | 1434 | struct iscsi_kwqe_init1 *req1 = (struct iscsi_kwqe_init1 *) kwqe; |
1420398d MC |
1435 | int hq_bds, pages; |
1436 | u32 pfid = cp->pfid; | |
71034ba8 MC |
1437 | |
1438 | cp->num_iscsi_tasks = req1->num_tasks_per_conn; | |
1439 | cp->num_ccells = req1->num_ccells_per_conn; | |
1440 | cp->task_array_size = BNX2X_ISCSI_TASK_CONTEXT_SIZE * | |
1441 | cp->num_iscsi_tasks; | |
1442 | cp->r2tq_size = cp->num_iscsi_tasks * BNX2X_ISCSI_MAX_PENDING_R2TS * | |
1443 | BNX2X_ISCSI_R2TQE_SIZE; | |
1444 | cp->hq_size = cp->num_ccells * BNX2X_ISCSI_HQ_BD_SIZE; | |
1445 | pages = PAGE_ALIGN(cp->hq_size) / PAGE_SIZE; | |
1446 | hq_bds = pages * (PAGE_SIZE / BNX2X_ISCSI_HQ_BD_SIZE); | |
1447 | cp->num_cqs = req1->num_cqs; | |
1448 | ||
1449 | if (!dev->max_iscsi_conn) | |
1450 | return 0; | |
1451 | ||
1452 | /* init Tstorm RAM */ | |
1420398d | 1453 | CNIC_WR16(dev, BAR_TSTRORM_INTMEM + TSTORM_ISCSI_RQ_SIZE_OFFSET(pfid), |
71034ba8 | 1454 | req1->rq_num_wqes); |
1420398d | 1455 | CNIC_WR16(dev, BAR_TSTRORM_INTMEM + TSTORM_ISCSI_PAGE_SIZE_OFFSET(pfid), |
71034ba8 MC |
1456 | PAGE_SIZE); |
1457 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + | |
1420398d | 1458 | TSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT); |
71034ba8 | 1459 | CNIC_WR16(dev, BAR_TSTRORM_INTMEM + |
1420398d | 1460 | TSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid), |
71034ba8 MC |
1461 | req1->num_tasks_per_conn); |
1462 | ||
1463 | /* init Ustorm RAM */ | |
1464 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + | |
1420398d | 1465 | USTORM_ISCSI_RQ_BUFFER_SIZE_OFFSET(pfid), |
71034ba8 | 1466 | req1->rq_buffer_size); |
1420398d | 1467 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_PAGE_SIZE_OFFSET(pfid), |
71034ba8 MC |
1468 | PAGE_SIZE); |
1469 | CNIC_WR8(dev, BAR_USTRORM_INTMEM + | |
1420398d | 1470 | USTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT); |
71034ba8 | 1471 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + |
1420398d | 1472 | USTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid), |
71034ba8 | 1473 | req1->num_tasks_per_conn); |
1420398d | 1474 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_RQ_SIZE_OFFSET(pfid), |
71034ba8 | 1475 | req1->rq_num_wqes); |
1420398d | 1476 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_CQ_SIZE_OFFSET(pfid), |
71034ba8 | 1477 | req1->cq_num_wqes); |
1420398d | 1478 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_R2TQ_SIZE_OFFSET(pfid), |
71034ba8 MC |
1479 | cp->num_iscsi_tasks * BNX2X_ISCSI_MAX_PENDING_R2TS); |
1480 | ||
1481 | /* init Xstorm RAM */ | |
1420398d | 1482 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_PAGE_SIZE_OFFSET(pfid), |
71034ba8 MC |
1483 | PAGE_SIZE); |
1484 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + | |
1420398d | 1485 | XSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT); |
71034ba8 | 1486 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + |
1420398d | 1487 | XSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid), |
71034ba8 | 1488 | req1->num_tasks_per_conn); |
1420398d | 1489 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_HQ_SIZE_OFFSET(pfid), |
71034ba8 | 1490 | hq_bds); |
1420398d | 1491 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_SQ_SIZE_OFFSET(pfid), |
71034ba8 | 1492 | req1->num_tasks_per_conn); |
1420398d | 1493 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_R2TQ_SIZE_OFFSET(pfid), |
71034ba8 MC |
1494 | cp->num_iscsi_tasks * BNX2X_ISCSI_MAX_PENDING_R2TS); |
1495 | ||
1496 | /* init Cstorm RAM */ | |
1420398d | 1497 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_ISCSI_PAGE_SIZE_OFFSET(pfid), |
71034ba8 MC |
1498 | PAGE_SIZE); |
1499 | CNIC_WR8(dev, BAR_CSTRORM_INTMEM + | |
1420398d | 1500 | CSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT); |
71034ba8 | 1501 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + |
1420398d | 1502 | CSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid), |
71034ba8 | 1503 | req1->num_tasks_per_conn); |
1420398d | 1504 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_ISCSI_CQ_SIZE_OFFSET(pfid), |
71034ba8 | 1505 | req1->cq_num_wqes); |
1420398d | 1506 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_ISCSI_HQ_SIZE_OFFSET(pfid), |
71034ba8 MC |
1507 | hq_bds); |
1508 | ||
1509 | return 0; | |
1510 | } | |
1511 | ||
1512 | static int cnic_bnx2x_iscsi_init2(struct cnic_dev *dev, struct kwqe *kwqe) | |
1513 | { | |
1514 | struct iscsi_kwqe_init2 *req2 = (struct iscsi_kwqe_init2 *) kwqe; | |
1515 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 1516 | struct bnx2x *bp = netdev_priv(dev->netdev); |
1420398d | 1517 | u32 pfid = cp->pfid; |
71034ba8 MC |
1518 | struct iscsi_kcqe kcqe; |
1519 | struct kcqe *cqes[1]; | |
1520 | ||
1521 | memset(&kcqe, 0, sizeof(kcqe)); | |
1522 | if (!dev->max_iscsi_conn) { | |
1523 | kcqe.completion_status = | |
1524 | ISCSI_KCQE_COMPLETION_STATUS_ISCSI_NOT_SUPPORTED; | |
1525 | goto done; | |
1526 | } | |
1527 | ||
1528 | CNIC_WR(dev, BAR_TSTRORM_INTMEM + | |
1420398d | 1529 | TSTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid), req2->error_bit_map[0]); |
71034ba8 | 1530 | CNIC_WR(dev, BAR_TSTRORM_INTMEM + |
1420398d | 1531 | TSTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid) + 4, |
71034ba8 MC |
1532 | req2->error_bit_map[1]); |
1533 | ||
1534 | CNIC_WR16(dev, BAR_USTRORM_INTMEM + | |
1420398d | 1535 | USTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfid), req2->max_cq_sqn); |
71034ba8 | 1536 | CNIC_WR(dev, BAR_USTRORM_INTMEM + |
1420398d | 1537 | USTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid), req2->error_bit_map[0]); |
71034ba8 | 1538 | CNIC_WR(dev, BAR_USTRORM_INTMEM + |
1420398d | 1539 | USTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid) + 4, |
71034ba8 MC |
1540 | req2->error_bit_map[1]); |
1541 | ||
1542 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + | |
1420398d | 1543 | CSTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfid), req2->max_cq_sqn); |
71034ba8 MC |
1544 | |
1545 | kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_SUCCESS; | |
1546 | ||
1547 | done: | |
1548 | kcqe.op_code = ISCSI_KCQE_OPCODE_INIT; | |
1549 | cqes[0] = (struct kcqe *) &kcqe; | |
1550 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_ISCSI, cqes, 1); | |
1551 | ||
1552 | return 0; | |
1553 | } | |
1554 | ||
1555 | static void cnic_free_bnx2x_conn_resc(struct cnic_dev *dev, u32 l5_cid) | |
1556 | { | |
1557 | struct cnic_local *cp = dev->cnic_priv; | |
1558 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
1559 | ||
1560 | if (ctx->ulp_proto_id == CNIC_ULP_ISCSI) { | |
1561 | struct cnic_iscsi *iscsi = ctx->proto.iscsi; | |
1562 | ||
1563 | cnic_free_dma(dev, &iscsi->hq_info); | |
1564 | cnic_free_dma(dev, &iscsi->r2tq_info); | |
1565 | cnic_free_dma(dev, &iscsi->task_array_info); | |
e1928c86 MC |
1566 | cnic_free_id(&cp->cid_tbl, ctx->cid); |
1567 | } else { | |
1568 | cnic_free_id(&cp->fcoe_cid_tbl, ctx->cid); | |
71034ba8 | 1569 | } |
e1928c86 | 1570 | |
71034ba8 MC |
1571 | ctx->cid = 0; |
1572 | } | |
1573 | ||
1574 | static int cnic_alloc_bnx2x_conn_resc(struct cnic_dev *dev, u32 l5_cid) | |
1575 | { | |
1576 | u32 cid; | |
1577 | int ret, pages; | |
1578 | struct cnic_local *cp = dev->cnic_priv; | |
1579 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
1580 | struct cnic_iscsi *iscsi = ctx->proto.iscsi; | |
1581 | ||
e1928c86 MC |
1582 | if (ctx->ulp_proto_id == CNIC_ULP_FCOE) { |
1583 | cid = cnic_alloc_new_id(&cp->fcoe_cid_tbl); | |
1584 | if (cid == -1) { | |
1585 | ret = -ENOMEM; | |
1586 | goto error; | |
1587 | } | |
1588 | ctx->cid = cid; | |
1589 | return 0; | |
1590 | } | |
1591 | ||
71034ba8 MC |
1592 | cid = cnic_alloc_new_id(&cp->cid_tbl); |
1593 | if (cid == -1) { | |
1594 | ret = -ENOMEM; | |
1595 | goto error; | |
1596 | } | |
1597 | ||
1598 | ctx->cid = cid; | |
1599 | pages = PAGE_ALIGN(cp->task_array_size) / PAGE_SIZE; | |
1600 | ||
1601 | ret = cnic_alloc_dma(dev, &iscsi->task_array_info, pages, 1); | |
1602 | if (ret) | |
1603 | goto error; | |
1604 | ||
1605 | pages = PAGE_ALIGN(cp->r2tq_size) / PAGE_SIZE; | |
1606 | ret = cnic_alloc_dma(dev, &iscsi->r2tq_info, pages, 1); | |
1607 | if (ret) | |
1608 | goto error; | |
1609 | ||
1610 | pages = PAGE_ALIGN(cp->hq_size) / PAGE_SIZE; | |
1611 | ret = cnic_alloc_dma(dev, &iscsi->hq_info, pages, 1); | |
1612 | if (ret) | |
1613 | goto error; | |
1614 | ||
1615 | return 0; | |
1616 | ||
1617 | error: | |
1618 | cnic_free_bnx2x_conn_resc(dev, l5_cid); | |
1619 | return ret; | |
1620 | } | |
1621 | ||
1622 | static void *cnic_get_bnx2x_ctx(struct cnic_dev *dev, u32 cid, int init, | |
1623 | struct regpair *ctx_addr) | |
1624 | { | |
1625 | struct cnic_local *cp = dev->cnic_priv; | |
1626 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
1627 | int blk = (cid - ethdev->starting_cid) / cp->cids_per_blk; | |
1628 | int off = (cid - ethdev->starting_cid) % cp->cids_per_blk; | |
1629 | unsigned long align_off = 0; | |
1630 | dma_addr_t ctx_map; | |
1631 | void *ctx; | |
1632 | ||
1633 | if (cp->ctx_align) { | |
1634 | unsigned long mask = cp->ctx_align - 1; | |
1635 | ||
1636 | if (cp->ctx_arr[blk].mapping & mask) | |
1637 | align_off = cp->ctx_align - | |
1638 | (cp->ctx_arr[blk].mapping & mask); | |
1639 | } | |
1640 | ctx_map = cp->ctx_arr[blk].mapping + align_off + | |
1641 | (off * BNX2X_CONTEXT_MEM_SIZE); | |
1642 | ctx = cp->ctx_arr[blk].ctx + align_off + | |
1643 | (off * BNX2X_CONTEXT_MEM_SIZE); | |
1644 | if (init) | |
1645 | memset(ctx, 0, BNX2X_CONTEXT_MEM_SIZE); | |
1646 | ||
1647 | ctx_addr->lo = ctx_map & 0xffffffff; | |
1648 | ctx_addr->hi = (u64) ctx_map >> 32; | |
1649 | return ctx; | |
1650 | } | |
1651 | ||
1652 | static int cnic_setup_bnx2x_ctx(struct cnic_dev *dev, struct kwqe *wqes[], | |
1653 | u32 num) | |
1654 | { | |
1655 | struct cnic_local *cp = dev->cnic_priv; | |
1656 | struct iscsi_kwqe_conn_offload1 *req1 = | |
1657 | (struct iscsi_kwqe_conn_offload1 *) wqes[0]; | |
1658 | struct iscsi_kwqe_conn_offload2 *req2 = | |
1659 | (struct iscsi_kwqe_conn_offload2 *) wqes[1]; | |
1660 | struct iscsi_kwqe_conn_offload3 *req3; | |
1661 | struct cnic_context *ctx = &cp->ctx_tbl[req1->iscsi_conn_id]; | |
1662 | struct cnic_iscsi *iscsi = ctx->proto.iscsi; | |
1663 | u32 cid = ctx->cid; | |
ceb7e1c7 | 1664 | u32 hw_cid = BNX2X_HW_CID(cp, cid); |
71034ba8 MC |
1665 | struct iscsi_context *ictx; |
1666 | struct regpair context_addr; | |
1667 | int i, j, n = 2, n_max; | |
619c5cb6 | 1668 | u8 port = CNIC_PORT(cp); |
71034ba8 MC |
1669 | |
1670 | ctx->ctx_flags = 0; | |
1671 | if (!req2->num_additional_wqes) | |
1672 | return -EINVAL; | |
1673 | ||
1674 | n_max = req2->num_additional_wqes + 2; | |
1675 | ||
1676 | ictx = cnic_get_bnx2x_ctx(dev, cid, 1, &context_addr); | |
1677 | if (ictx == NULL) | |
1678 | return -ENOMEM; | |
1679 | ||
1680 | req3 = (struct iscsi_kwqe_conn_offload3 *) wqes[n++]; | |
1681 | ||
1682 | ictx->xstorm_ag_context.hq_prod = 1; | |
1683 | ||
1684 | ictx->xstorm_st_context.iscsi.first_burst_length = | |
1685 | ISCSI_DEF_FIRST_BURST_LEN; | |
1686 | ictx->xstorm_st_context.iscsi.max_send_pdu_length = | |
1687 | ISCSI_DEF_MAX_RECV_SEG_LEN; | |
1688 | ictx->xstorm_st_context.iscsi.sq_pbl_base.lo = | |
1689 | req1->sq_page_table_addr_lo; | |
1690 | ictx->xstorm_st_context.iscsi.sq_pbl_base.hi = | |
1691 | req1->sq_page_table_addr_hi; | |
1692 | ictx->xstorm_st_context.iscsi.sq_curr_pbe.lo = req2->sq_first_pte.hi; | |
1693 | ictx->xstorm_st_context.iscsi.sq_curr_pbe.hi = req2->sq_first_pte.lo; | |
1694 | ictx->xstorm_st_context.iscsi.hq_pbl_base.lo = | |
1695 | iscsi->hq_info.pgtbl_map & 0xffffffff; | |
1696 | ictx->xstorm_st_context.iscsi.hq_pbl_base.hi = | |
1697 | (u64) iscsi->hq_info.pgtbl_map >> 32; | |
1698 | ictx->xstorm_st_context.iscsi.hq_curr_pbe_base.lo = | |
1699 | iscsi->hq_info.pgtbl[0]; | |
1700 | ictx->xstorm_st_context.iscsi.hq_curr_pbe_base.hi = | |
1701 | iscsi->hq_info.pgtbl[1]; | |
1702 | ictx->xstorm_st_context.iscsi.r2tq_pbl_base.lo = | |
1703 | iscsi->r2tq_info.pgtbl_map & 0xffffffff; | |
1704 | ictx->xstorm_st_context.iscsi.r2tq_pbl_base.hi = | |
1705 | (u64) iscsi->r2tq_info.pgtbl_map >> 32; | |
1706 | ictx->xstorm_st_context.iscsi.r2tq_curr_pbe_base.lo = | |
1707 | iscsi->r2tq_info.pgtbl[0]; | |
1708 | ictx->xstorm_st_context.iscsi.r2tq_curr_pbe_base.hi = | |
1709 | iscsi->r2tq_info.pgtbl[1]; | |
1710 | ictx->xstorm_st_context.iscsi.task_pbl_base.lo = | |
1711 | iscsi->task_array_info.pgtbl_map & 0xffffffff; | |
1712 | ictx->xstorm_st_context.iscsi.task_pbl_base.hi = | |
1713 | (u64) iscsi->task_array_info.pgtbl_map >> 32; | |
1714 | ictx->xstorm_st_context.iscsi.task_pbl_cache_idx = | |
1715 | BNX2X_ISCSI_PBL_NOT_CACHED; | |
1716 | ictx->xstorm_st_context.iscsi.flags.flags |= | |
1717 | XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA; | |
1718 | ictx->xstorm_st_context.iscsi.flags.flags |= | |
1719 | XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T; | |
619c5cb6 VZ |
1720 | ictx->xstorm_st_context.common.ethernet.reserved_vlan_type = |
1721 | ETH_P_8021Q; | |
1722 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id) && | |
1723 | cp->port_mode == CHIP_2_PORT_MODE) { | |
1724 | ||
1725 | port = 0; | |
1726 | } | |
1727 | ictx->xstorm_st_context.common.flags = | |
1728 | 1 << XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED_SHIFT; | |
1729 | ictx->xstorm_st_context.common.flags = | |
1730 | port << XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT; | |
71034ba8 MC |
1731 | |
1732 | ictx->tstorm_st_context.iscsi.hdr_bytes_2_fetch = ISCSI_HEADER_SIZE; | |
1733 | /* TSTORM requires the base address of RQ DB & not PTE */ | |
1734 | ictx->tstorm_st_context.iscsi.rq_db_phy_addr.lo = | |
1735 | req2->rq_page_table_addr_lo & PAGE_MASK; | |
1736 | ictx->tstorm_st_context.iscsi.rq_db_phy_addr.hi = | |
1737 | req2->rq_page_table_addr_hi; | |
1738 | ictx->tstorm_st_context.iscsi.iscsi_conn_id = req1->iscsi_conn_id; | |
1739 | ictx->tstorm_st_context.tcp.cwnd = 0x5A8; | |
1740 | ictx->tstorm_st_context.tcp.flags2 |= | |
1741 | TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN; | |
523224a3 DK |
1742 | ictx->tstorm_st_context.tcp.ooo_support_mode = |
1743 | TCP_TSTORM_OOO_DROP_AND_PROC_ACK; | |
71034ba8 | 1744 | |
523224a3 | 1745 | ictx->timers_context.flags |= TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG; |
71034ba8 MC |
1746 | |
1747 | ictx->ustorm_st_context.ring.rq.pbl_base.lo = | |
15971c3c | 1748 | req2->rq_page_table_addr_lo; |
71034ba8 | 1749 | ictx->ustorm_st_context.ring.rq.pbl_base.hi = |
15971c3c | 1750 | req2->rq_page_table_addr_hi; |
71034ba8 MC |
1751 | ictx->ustorm_st_context.ring.rq.curr_pbe.lo = req3->qp_first_pte[0].hi; |
1752 | ictx->ustorm_st_context.ring.rq.curr_pbe.hi = req3->qp_first_pte[0].lo; | |
1753 | ictx->ustorm_st_context.ring.r2tq.pbl_base.lo = | |
1754 | iscsi->r2tq_info.pgtbl_map & 0xffffffff; | |
1755 | ictx->ustorm_st_context.ring.r2tq.pbl_base.hi = | |
1756 | (u64) iscsi->r2tq_info.pgtbl_map >> 32; | |
1757 | ictx->ustorm_st_context.ring.r2tq.curr_pbe.lo = | |
1758 | iscsi->r2tq_info.pgtbl[0]; | |
1759 | ictx->ustorm_st_context.ring.r2tq.curr_pbe.hi = | |
1760 | iscsi->r2tq_info.pgtbl[1]; | |
1761 | ictx->ustorm_st_context.ring.cq_pbl_base.lo = | |
1762 | req1->cq_page_table_addr_lo; | |
1763 | ictx->ustorm_st_context.ring.cq_pbl_base.hi = | |
1764 | req1->cq_page_table_addr_hi; | |
1765 | ictx->ustorm_st_context.ring.cq[0].cq_sn = ISCSI_INITIAL_SN; | |
1766 | ictx->ustorm_st_context.ring.cq[0].curr_pbe.lo = req2->cq_first_pte.hi; | |
1767 | ictx->ustorm_st_context.ring.cq[0].curr_pbe.hi = req2->cq_first_pte.lo; | |
1768 | ictx->ustorm_st_context.task_pbe_cache_index = | |
1769 | BNX2X_ISCSI_PBL_NOT_CACHED; | |
1770 | ictx->ustorm_st_context.task_pdu_cache_index = | |
1771 | BNX2X_ISCSI_PDU_HEADER_NOT_CACHED; | |
1772 | ||
1773 | for (i = 1, j = 1; i < cp->num_cqs; i++, j++) { | |
1774 | if (j == 3) { | |
1775 | if (n >= n_max) | |
1776 | break; | |
1777 | req3 = (struct iscsi_kwqe_conn_offload3 *) wqes[n++]; | |
1778 | j = 0; | |
1779 | } | |
1780 | ictx->ustorm_st_context.ring.cq[i].cq_sn = ISCSI_INITIAL_SN; | |
1781 | ictx->ustorm_st_context.ring.cq[i].curr_pbe.lo = | |
1782 | req3->qp_first_pte[j].hi; | |
1783 | ictx->ustorm_st_context.ring.cq[i].curr_pbe.hi = | |
1784 | req3->qp_first_pte[j].lo; | |
1785 | } | |
1786 | ||
1787 | ictx->ustorm_st_context.task_pbl_base.lo = | |
1788 | iscsi->task_array_info.pgtbl_map & 0xffffffff; | |
1789 | ictx->ustorm_st_context.task_pbl_base.hi = | |
1790 | (u64) iscsi->task_array_info.pgtbl_map >> 32; | |
1791 | ictx->ustorm_st_context.tce_phy_addr.lo = | |
1792 | iscsi->task_array_info.pgtbl[0]; | |
1793 | ictx->ustorm_st_context.tce_phy_addr.hi = | |
1794 | iscsi->task_array_info.pgtbl[1]; | |
1795 | ictx->ustorm_st_context.iscsi_conn_id = req1->iscsi_conn_id; | |
1796 | ictx->ustorm_st_context.num_cqs = cp->num_cqs; | |
1797 | ictx->ustorm_st_context.negotiated_rx |= ISCSI_DEF_MAX_RECV_SEG_LEN; | |
1798 | ictx->ustorm_st_context.negotiated_rx_and_flags |= | |
1799 | ISCSI_DEF_MAX_BURST_LEN; | |
1800 | ictx->ustorm_st_context.negotiated_rx |= | |
1801 | ISCSI_DEFAULT_MAX_OUTSTANDING_R2T << | |
1802 | USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS_SHIFT; | |
1803 | ||
1804 | ictx->cstorm_st_context.hq_pbl_base.lo = | |
1805 | iscsi->hq_info.pgtbl_map & 0xffffffff; | |
1806 | ictx->cstorm_st_context.hq_pbl_base.hi = | |
1807 | (u64) iscsi->hq_info.pgtbl_map >> 32; | |
1808 | ictx->cstorm_st_context.hq_curr_pbe.lo = iscsi->hq_info.pgtbl[0]; | |
1809 | ictx->cstorm_st_context.hq_curr_pbe.hi = iscsi->hq_info.pgtbl[1]; | |
1810 | ictx->cstorm_st_context.task_pbl_base.lo = | |
1811 | iscsi->task_array_info.pgtbl_map & 0xffffffff; | |
1812 | ictx->cstorm_st_context.task_pbl_base.hi = | |
1813 | (u64) iscsi->task_array_info.pgtbl_map >> 32; | |
1814 | /* CSTORM and USTORM initialization is different, CSTORM requires | |
1815 | * CQ DB base & not PTE addr */ | |
1816 | ictx->cstorm_st_context.cq_db_base.lo = | |
1817 | req1->cq_page_table_addr_lo & PAGE_MASK; | |
1818 | ictx->cstorm_st_context.cq_db_base.hi = req1->cq_page_table_addr_hi; | |
1819 | ictx->cstorm_st_context.iscsi_conn_id = req1->iscsi_conn_id; | |
1820 | ictx->cstorm_st_context.cq_proc_en_bit_map = (1 << cp->num_cqs) - 1; | |
1821 | for (i = 0; i < cp->num_cqs; i++) { | |
1822 | ictx->cstorm_st_context.cq_c_prod_sqn_arr.sqn[i] = | |
1823 | ISCSI_INITIAL_SN; | |
1824 | ictx->cstorm_st_context.cq_c_sqn_2_notify_arr.sqn[i] = | |
1825 | ISCSI_INITIAL_SN; | |
1826 | } | |
1827 | ||
1828 | ictx->xstorm_ag_context.cdu_reserved = | |
1829 | CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_XCM_AG, | |
1830 | ISCSI_CONNECTION_TYPE); | |
1831 | ictx->ustorm_ag_context.cdu_usage = | |
1832 | CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_UCM_AG, | |
1833 | ISCSI_CONNECTION_TYPE); | |
1834 | return 0; | |
1835 | ||
1836 | } | |
1837 | ||
1838 | static int cnic_bnx2x_iscsi_ofld1(struct cnic_dev *dev, struct kwqe *wqes[], | |
1839 | u32 num, int *work) | |
1840 | { | |
1841 | struct iscsi_kwqe_conn_offload1 *req1; | |
1842 | struct iscsi_kwqe_conn_offload2 *req2; | |
1843 | struct cnic_local *cp = dev->cnic_priv; | |
fdf24086 | 1844 | struct cnic_context *ctx; |
71034ba8 MC |
1845 | struct iscsi_kcqe kcqe; |
1846 | struct kcqe *cqes[1]; | |
1847 | u32 l5_cid; | |
fdf24086 | 1848 | int ret = 0; |
71034ba8 MC |
1849 | |
1850 | if (num < 2) { | |
1851 | *work = num; | |
1852 | return -EINVAL; | |
1853 | } | |
1854 | ||
1855 | req1 = (struct iscsi_kwqe_conn_offload1 *) wqes[0]; | |
1856 | req2 = (struct iscsi_kwqe_conn_offload2 *) wqes[1]; | |
1857 | if ((num - 2) < req2->num_additional_wqes) { | |
1858 | *work = num; | |
1859 | return -EINVAL; | |
1860 | } | |
779bb41d | 1861 | *work = 2 + req2->num_additional_wqes; |
71034ba8 MC |
1862 | |
1863 | l5_cid = req1->iscsi_conn_id; | |
1864 | if (l5_cid >= MAX_ISCSI_TBL_SZ) | |
1865 | return -EINVAL; | |
1866 | ||
1867 | memset(&kcqe, 0, sizeof(kcqe)); | |
1868 | kcqe.op_code = ISCSI_KCQE_OPCODE_OFFLOAD_CONN; | |
1869 | kcqe.iscsi_conn_id = l5_cid; | |
1870 | kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAILURE; | |
1871 | ||
fdf24086 MC |
1872 | ctx = &cp->ctx_tbl[l5_cid]; |
1873 | if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) { | |
1874 | kcqe.completion_status = | |
1875 | ISCSI_KCQE_COMPLETION_STATUS_CID_BUSY; | |
1876 | goto done; | |
1877 | } | |
1878 | ||
71034ba8 MC |
1879 | if (atomic_inc_return(&cp->iscsi_conn) > dev->max_iscsi_conn) { |
1880 | atomic_dec(&cp->iscsi_conn); | |
71034ba8 MC |
1881 | goto done; |
1882 | } | |
1883 | ret = cnic_alloc_bnx2x_conn_resc(dev, l5_cid); | |
1884 | if (ret) { | |
1885 | atomic_dec(&cp->iscsi_conn); | |
1886 | ret = 0; | |
1887 | goto done; | |
1888 | } | |
1889 | ret = cnic_setup_bnx2x_ctx(dev, wqes, num); | |
1890 | if (ret < 0) { | |
1891 | cnic_free_bnx2x_conn_resc(dev, l5_cid); | |
1892 | atomic_dec(&cp->iscsi_conn); | |
1893 | goto done; | |
1894 | } | |
1895 | ||
1896 | kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_SUCCESS; | |
ceb7e1c7 | 1897 | kcqe.iscsi_conn_context_id = BNX2X_HW_CID(cp, cp->ctx_tbl[l5_cid].cid); |
71034ba8 MC |
1898 | |
1899 | done: | |
1900 | cqes[0] = (struct kcqe *) &kcqe; | |
1901 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_ISCSI, cqes, 1); | |
23021c21 | 1902 | return 0; |
71034ba8 MC |
1903 | } |
1904 | ||
1905 | ||
1906 | static int cnic_bnx2x_iscsi_update(struct cnic_dev *dev, struct kwqe *kwqe) | |
1907 | { | |
1908 | struct cnic_local *cp = dev->cnic_priv; | |
1909 | struct iscsi_kwqe_conn_update *req = | |
1910 | (struct iscsi_kwqe_conn_update *) kwqe; | |
1911 | void *data; | |
1912 | union l5cm_specific_data l5_data; | |
1913 | u32 l5_cid, cid = BNX2X_SW_CID(req->context_id); | |
1914 | int ret; | |
1915 | ||
1916 | if (cnic_get_l5_cid(cp, cid, &l5_cid) != 0) | |
1917 | return -EINVAL; | |
1918 | ||
1919 | data = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data); | |
1920 | if (!data) | |
1921 | return -ENOMEM; | |
1922 | ||
1923 | memcpy(data, kwqe, sizeof(struct kwqe)); | |
1924 | ||
1925 | ret = cnic_submit_kwqe_16(dev, ISCSI_RAMROD_CMD_ID_UPDATE_CONN, | |
1926 | req->context_id, ISCSI_CONNECTION_TYPE, &l5_data); | |
1927 | return ret; | |
1928 | } | |
1929 | ||
a2c9e769 | 1930 | static int cnic_bnx2x_destroy_ramrod(struct cnic_dev *dev, u32 l5_cid) |
71034ba8 MC |
1931 | { |
1932 | struct cnic_local *cp = dev->cnic_priv; | |
71034ba8 | 1933 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; |
a2c9e769 MC |
1934 | union l5cm_specific_data l5_data; |
1935 | int ret; | |
68d7c1aa | 1936 | u32 hw_cid; |
71034ba8 | 1937 | |
71034ba8 MC |
1938 | init_waitqueue_head(&ctx->waitq); |
1939 | ctx->wait_cond = 0; | |
1940 | memset(&l5_data, 0, sizeof(l5_data)); | |
523224a3 | 1941 | hw_cid = BNX2X_HW_CID(cp, ctx->cid); |
523224a3 DK |
1942 | |
1943 | ret = cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_COMMON_CFC_DEL, | |
68d7c1aa | 1944 | hw_cid, NONE_CONNECTION_TYPE, &l5_data); |
523224a3 | 1945 | |
619c5cb6 | 1946 | if (ret == 0) { |
dcc7e3a6 | 1947 | wait_event_timeout(ctx->waitq, ctx->wait_cond, CNIC_RAMROD_TMO); |
619c5cb6 VZ |
1948 | if (unlikely(test_bit(CTX_FL_CID_ERROR, &ctx->ctx_flags))) |
1949 | return -EBUSY; | |
1950 | } | |
71034ba8 | 1951 | |
dcc7e3a6 | 1952 | return 0; |
a2c9e769 MC |
1953 | } |
1954 | ||
1955 | static int cnic_bnx2x_iscsi_destroy(struct cnic_dev *dev, struct kwqe *kwqe) | |
1956 | { | |
1957 | struct cnic_local *cp = dev->cnic_priv; | |
1958 | struct iscsi_kwqe_conn_destroy *req = | |
1959 | (struct iscsi_kwqe_conn_destroy *) kwqe; | |
1960 | u32 l5_cid = req->reserved0; | |
1961 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
1962 | int ret = 0; | |
1963 | struct iscsi_kcqe kcqe; | |
1964 | struct kcqe *cqes[1]; | |
1965 | ||
1966 | if (!test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) | |
1967 | goto skip_cfc_delete; | |
1968 | ||
fdf24086 MC |
1969 | if (!time_after(jiffies, ctx->timestamp + (2 * HZ))) { |
1970 | unsigned long delta = ctx->timestamp + (2 * HZ) - jiffies; | |
1971 | ||
1972 | if (delta > (2 * HZ)) | |
1973 | delta = 0; | |
1974 | ||
1975 | set_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags); | |
1976 | queue_delayed_work(cnic_wq, &cp->delete_task, delta); | |
1977 | goto destroy_reply; | |
1978 | } | |
a2c9e769 MC |
1979 | |
1980 | ret = cnic_bnx2x_destroy_ramrod(dev, l5_cid); | |
1981 | ||
71034ba8 MC |
1982 | skip_cfc_delete: |
1983 | cnic_free_bnx2x_conn_resc(dev, l5_cid); | |
1984 | ||
619c5cb6 VZ |
1985 | if (!ret) { |
1986 | atomic_dec(&cp->iscsi_conn); | |
1987 | clear_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags); | |
1988 | } | |
71034ba8 | 1989 | |
fdf24086 | 1990 | destroy_reply: |
71034ba8 MC |
1991 | memset(&kcqe, 0, sizeof(kcqe)); |
1992 | kcqe.op_code = ISCSI_KCQE_OPCODE_DESTROY_CONN; | |
1993 | kcqe.iscsi_conn_id = l5_cid; | |
1994 | kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_SUCCESS; | |
1995 | kcqe.iscsi_conn_context_id = req->context_id; | |
1996 | ||
1997 | cqes[0] = (struct kcqe *) &kcqe; | |
1998 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_ISCSI, cqes, 1); | |
1999 | ||
23021c21 | 2000 | return 0; |
71034ba8 MC |
2001 | } |
2002 | ||
2003 | static void cnic_init_storm_conn_bufs(struct cnic_dev *dev, | |
2004 | struct l4_kwq_connect_req1 *kwqe1, | |
2005 | struct l4_kwq_connect_req3 *kwqe3, | |
2006 | struct l5cm_active_conn_buffer *conn_buf) | |
2007 | { | |
2008 | struct l5cm_conn_addr_params *conn_addr = &conn_buf->conn_addr_buf; | |
2009 | struct l5cm_xstorm_conn_buffer *xstorm_buf = | |
2010 | &conn_buf->xstorm_conn_buffer; | |
2011 | struct l5cm_tstorm_conn_buffer *tstorm_buf = | |
2012 | &conn_buf->tstorm_conn_buffer; | |
2013 | struct regpair context_addr; | |
2014 | u32 cid = BNX2X_SW_CID(kwqe1->cid); | |
2015 | struct in6_addr src_ip, dst_ip; | |
2016 | int i; | |
2017 | u32 *addrp; | |
2018 | ||
2019 | addrp = (u32 *) &conn_addr->local_ip_addr; | |
2020 | for (i = 0; i < 4; i++, addrp++) | |
2021 | src_ip.in6_u.u6_addr32[i] = cpu_to_be32(*addrp); | |
2022 | ||
2023 | addrp = (u32 *) &conn_addr->remote_ip_addr; | |
2024 | for (i = 0; i < 4; i++, addrp++) | |
2025 | dst_ip.in6_u.u6_addr32[i] = cpu_to_be32(*addrp); | |
2026 | ||
2027 | cnic_get_bnx2x_ctx(dev, cid, 0, &context_addr); | |
2028 | ||
2029 | xstorm_buf->context_addr.hi = context_addr.hi; | |
2030 | xstorm_buf->context_addr.lo = context_addr.lo; | |
2031 | xstorm_buf->mss = 0xffff; | |
2032 | xstorm_buf->rcv_buf = kwqe3->rcv_buf; | |
2033 | if (kwqe1->tcp_flags & L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE) | |
2034 | xstorm_buf->params |= L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE; | |
2035 | xstorm_buf->pseudo_header_checksum = | |
2036 | swab16(~csum_ipv6_magic(&src_ip, &dst_ip, 0, IPPROTO_TCP, 0)); | |
2037 | ||
2038 | if (!(kwqe1->tcp_flags & L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK)) | |
2039 | tstorm_buf->params |= | |
2040 | L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE; | |
2041 | if (kwqe3->ka_timeout) { | |
2042 | tstorm_buf->ka_enable = 1; | |
2043 | tstorm_buf->ka_timeout = kwqe3->ka_timeout; | |
2044 | tstorm_buf->ka_interval = kwqe3->ka_interval; | |
2045 | tstorm_buf->ka_max_probe_count = kwqe3->ka_max_probe_count; | |
2046 | } | |
71034ba8 MC |
2047 | tstorm_buf->max_rt_time = 0xffffffff; |
2048 | } | |
2049 | ||
2050 | static void cnic_init_bnx2x_mac(struct cnic_dev *dev) | |
2051 | { | |
2052 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 2053 | struct bnx2x *bp = netdev_priv(dev->netdev); |
1420398d | 2054 | u32 pfid = cp->pfid; |
71034ba8 MC |
2055 | u8 *mac = dev->mac_addr; |
2056 | ||
2057 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + | |
1420398d | 2058 | XSTORM_ISCSI_LOCAL_MAC_ADDR0_OFFSET(pfid), mac[0]); |
71034ba8 | 2059 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 2060 | XSTORM_ISCSI_LOCAL_MAC_ADDR1_OFFSET(pfid), mac[1]); |
71034ba8 | 2061 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 2062 | XSTORM_ISCSI_LOCAL_MAC_ADDR2_OFFSET(pfid), mac[2]); |
71034ba8 | 2063 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 2064 | XSTORM_ISCSI_LOCAL_MAC_ADDR3_OFFSET(pfid), mac[3]); |
71034ba8 | 2065 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 2066 | XSTORM_ISCSI_LOCAL_MAC_ADDR4_OFFSET(pfid), mac[4]); |
71034ba8 | 2067 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 2068 | XSTORM_ISCSI_LOCAL_MAC_ADDR5_OFFSET(pfid), mac[5]); |
71034ba8 MC |
2069 | |
2070 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + | |
1420398d | 2071 | TSTORM_ISCSI_TCP_VARS_LSB_LOCAL_MAC_ADDR_OFFSET(pfid), mac[5]); |
71034ba8 | 2072 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + |
1420398d | 2073 | TSTORM_ISCSI_TCP_VARS_LSB_LOCAL_MAC_ADDR_OFFSET(pfid) + 1, |
71034ba8 MC |
2074 | mac[4]); |
2075 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + | |
619c5cb6 | 2076 | TSTORM_ISCSI_TCP_VARS_MID_LOCAL_MAC_ADDR_OFFSET(pfid), mac[3]); |
71034ba8 | 2077 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + |
619c5cb6 | 2078 | TSTORM_ISCSI_TCP_VARS_MID_LOCAL_MAC_ADDR_OFFSET(pfid) + 1, |
71034ba8 MC |
2079 | mac[2]); |
2080 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + | |
619c5cb6 | 2081 | TSTORM_ISCSI_TCP_VARS_MSB_LOCAL_MAC_ADDR_OFFSET(pfid), mac[1]); |
71034ba8 | 2082 | CNIC_WR8(dev, BAR_TSTRORM_INTMEM + |
619c5cb6 | 2083 | TSTORM_ISCSI_TCP_VARS_MSB_LOCAL_MAC_ADDR_OFFSET(pfid) + 1, |
71034ba8 MC |
2084 | mac[0]); |
2085 | } | |
2086 | ||
2087 | static void cnic_bnx2x_set_tcp_timestamp(struct cnic_dev *dev, int tcp_ts) | |
2088 | { | |
2089 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 2090 | struct bnx2x *bp = netdev_priv(dev->netdev); |
71034ba8 MC |
2091 | u8 xstorm_flags = XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN; |
2092 | u16 tstorm_flags = 0; | |
2093 | ||
2094 | if (tcp_ts) { | |
2095 | xstorm_flags |= XSTORM_L5CM_TCP_FLAGS_TS_ENABLED; | |
2096 | tstorm_flags |= TSTORM_L5CM_TCP_FLAGS_TS_ENABLED; | |
2097 | } | |
2098 | ||
2099 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + | |
1420398d | 2100 | XSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(cp->pfid), xstorm_flags); |
71034ba8 MC |
2101 | |
2102 | CNIC_WR16(dev, BAR_TSTRORM_INTMEM + | |
1420398d | 2103 | TSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(cp->pfid), tstorm_flags); |
71034ba8 MC |
2104 | } |
2105 | ||
2106 | static int cnic_bnx2x_connect(struct cnic_dev *dev, struct kwqe *wqes[], | |
2107 | u32 num, int *work) | |
2108 | { | |
2109 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 2110 | struct bnx2x *bp = netdev_priv(dev->netdev); |
71034ba8 MC |
2111 | struct l4_kwq_connect_req1 *kwqe1 = |
2112 | (struct l4_kwq_connect_req1 *) wqes[0]; | |
2113 | struct l4_kwq_connect_req3 *kwqe3; | |
2114 | struct l5cm_active_conn_buffer *conn_buf; | |
2115 | struct l5cm_conn_addr_params *conn_addr; | |
2116 | union l5cm_specific_data l5_data; | |
2117 | u32 l5_cid = kwqe1->pg_cid; | |
2118 | struct cnic_sock *csk = &cp->csk_tbl[l5_cid]; | |
2119 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
2120 | int ret; | |
2121 | ||
2122 | if (num < 2) { | |
2123 | *work = num; | |
2124 | return -EINVAL; | |
2125 | } | |
2126 | ||
2127 | if (kwqe1->conn_flags & L4_KWQ_CONNECT_REQ1_IP_V6) | |
2128 | *work = 3; | |
2129 | else | |
2130 | *work = 2; | |
2131 | ||
2132 | if (num < *work) { | |
2133 | *work = num; | |
2134 | return -EINVAL; | |
2135 | } | |
2136 | ||
2137 | if (sizeof(*conn_buf) > CNIC_KWQ16_DATA_SIZE) { | |
ddf79b20 | 2138 | netdev_err(dev->netdev, "conn_buf size too big\n"); |
71034ba8 MC |
2139 | return -ENOMEM; |
2140 | } | |
2141 | conn_buf = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data); | |
2142 | if (!conn_buf) | |
2143 | return -ENOMEM; | |
2144 | ||
2145 | memset(conn_buf, 0, sizeof(*conn_buf)); | |
2146 | ||
2147 | conn_addr = &conn_buf->conn_addr_buf; | |
2148 | conn_addr->remote_addr_0 = csk->ha[0]; | |
2149 | conn_addr->remote_addr_1 = csk->ha[1]; | |
2150 | conn_addr->remote_addr_2 = csk->ha[2]; | |
2151 | conn_addr->remote_addr_3 = csk->ha[3]; | |
2152 | conn_addr->remote_addr_4 = csk->ha[4]; | |
2153 | conn_addr->remote_addr_5 = csk->ha[5]; | |
2154 | ||
2155 | if (kwqe1->conn_flags & L4_KWQ_CONNECT_REQ1_IP_V6) { | |
2156 | struct l4_kwq_connect_req2 *kwqe2 = | |
2157 | (struct l4_kwq_connect_req2 *) wqes[1]; | |
2158 | ||
2159 | conn_addr->local_ip_addr.ip_addr_hi_hi = kwqe2->src_ip_v6_4; | |
2160 | conn_addr->local_ip_addr.ip_addr_hi_lo = kwqe2->src_ip_v6_3; | |
2161 | conn_addr->local_ip_addr.ip_addr_lo_hi = kwqe2->src_ip_v6_2; | |
2162 | ||
2163 | conn_addr->remote_ip_addr.ip_addr_hi_hi = kwqe2->dst_ip_v6_4; | |
2164 | conn_addr->remote_ip_addr.ip_addr_hi_lo = kwqe2->dst_ip_v6_3; | |
2165 | conn_addr->remote_ip_addr.ip_addr_lo_hi = kwqe2->dst_ip_v6_2; | |
2166 | conn_addr->params |= L5CM_CONN_ADDR_PARAMS_IP_VERSION; | |
2167 | } | |
2168 | kwqe3 = (struct l4_kwq_connect_req3 *) wqes[*work - 1]; | |
2169 | ||
2170 | conn_addr->local_ip_addr.ip_addr_lo_lo = kwqe1->src_ip; | |
2171 | conn_addr->remote_ip_addr.ip_addr_lo_lo = kwqe1->dst_ip; | |
2172 | conn_addr->local_tcp_port = kwqe1->src_port; | |
2173 | conn_addr->remote_tcp_port = kwqe1->dst_port; | |
2174 | ||
2175 | conn_addr->pmtu = kwqe3->pmtu; | |
2176 | cnic_init_storm_conn_bufs(dev, kwqe1, kwqe3, conn_buf); | |
2177 | ||
2178 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + | |
1420398d | 2179 | XSTORM_ISCSI_LOCAL_VLAN_OFFSET(cp->pfid), csk->vlan_id); |
71034ba8 MC |
2180 | |
2181 | cnic_bnx2x_set_tcp_timestamp(dev, | |
2182 | kwqe1->tcp_flags & L4_KWQ_CONNECT_REQ1_TIME_STAMP); | |
2183 | ||
2184 | ret = cnic_submit_kwqe_16(dev, L5CM_RAMROD_CMD_ID_TCP_CONNECT, | |
2185 | kwqe1->cid, ISCSI_CONNECTION_TYPE, &l5_data); | |
2186 | if (!ret) | |
6e0dda0c | 2187 | set_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags); |
71034ba8 MC |
2188 | |
2189 | return ret; | |
2190 | } | |
2191 | ||
2192 | static int cnic_bnx2x_close(struct cnic_dev *dev, struct kwqe *kwqe) | |
2193 | { | |
2194 | struct l4_kwq_close_req *req = (struct l4_kwq_close_req *) kwqe; | |
2195 | union l5cm_specific_data l5_data; | |
2196 | int ret; | |
2197 | ||
2198 | memset(&l5_data, 0, sizeof(l5_data)); | |
2199 | ret = cnic_submit_kwqe_16(dev, L5CM_RAMROD_CMD_ID_CLOSE, | |
2200 | req->cid, ISCSI_CONNECTION_TYPE, &l5_data); | |
2201 | return ret; | |
2202 | } | |
2203 | ||
2204 | static int cnic_bnx2x_reset(struct cnic_dev *dev, struct kwqe *kwqe) | |
2205 | { | |
2206 | struct l4_kwq_reset_req *req = (struct l4_kwq_reset_req *) kwqe; | |
2207 | union l5cm_specific_data l5_data; | |
2208 | int ret; | |
2209 | ||
2210 | memset(&l5_data, 0, sizeof(l5_data)); | |
2211 | ret = cnic_submit_kwqe_16(dev, L5CM_RAMROD_CMD_ID_ABORT, | |
2212 | req->cid, ISCSI_CONNECTION_TYPE, &l5_data); | |
2213 | return ret; | |
2214 | } | |
2215 | static int cnic_bnx2x_offload_pg(struct cnic_dev *dev, struct kwqe *kwqe) | |
2216 | { | |
2217 | struct l4_kwq_offload_pg *req = (struct l4_kwq_offload_pg *) kwqe; | |
2218 | struct l4_kcq kcqe; | |
2219 | struct kcqe *cqes[1]; | |
2220 | ||
2221 | memset(&kcqe, 0, sizeof(kcqe)); | |
2222 | kcqe.pg_host_opaque = req->host_opaque; | |
2223 | kcqe.pg_cid = req->host_opaque; | |
2224 | kcqe.op_code = L4_KCQE_OPCODE_VALUE_OFFLOAD_PG; | |
2225 | cqes[0] = (struct kcqe *) &kcqe; | |
2226 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_L4, cqes, 1); | |
2227 | return 0; | |
2228 | } | |
2229 | ||
2230 | static int cnic_bnx2x_update_pg(struct cnic_dev *dev, struct kwqe *kwqe) | |
2231 | { | |
2232 | struct l4_kwq_update_pg *req = (struct l4_kwq_update_pg *) kwqe; | |
2233 | struct l4_kcq kcqe; | |
2234 | struct kcqe *cqes[1]; | |
2235 | ||
2236 | memset(&kcqe, 0, sizeof(kcqe)); | |
2237 | kcqe.pg_host_opaque = req->pg_host_opaque; | |
2238 | kcqe.pg_cid = req->pg_cid; | |
2239 | kcqe.op_code = L4_KCQE_OPCODE_VALUE_UPDATE_PG; | |
2240 | cqes[0] = (struct kcqe *) &kcqe; | |
2241 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_L4, cqes, 1); | |
2242 | return 0; | |
2243 | } | |
2244 | ||
e1928c86 MC |
2245 | static int cnic_bnx2x_fcoe_stat(struct cnic_dev *dev, struct kwqe *kwqe) |
2246 | { | |
2247 | struct fcoe_kwqe_stat *req; | |
2248 | struct fcoe_stat_ramrod_params *fcoe_stat; | |
2249 | union l5cm_specific_data l5_data; | |
2250 | struct cnic_local *cp = dev->cnic_priv; | |
2251 | int ret; | |
2252 | u32 cid; | |
2253 | ||
2254 | req = (struct fcoe_kwqe_stat *) kwqe; | |
2255 | cid = BNX2X_HW_CID(cp, cp->fcoe_init_cid); | |
2256 | ||
2257 | fcoe_stat = cnic_get_kwqe_16_data(cp, BNX2X_FCOE_L5_CID_BASE, &l5_data); | |
2258 | if (!fcoe_stat) | |
2259 | return -ENOMEM; | |
2260 | ||
2261 | memset(fcoe_stat, 0, sizeof(*fcoe_stat)); | |
2262 | memcpy(&fcoe_stat->stat_kwqe, req, sizeof(*req)); | |
2263 | ||
619c5cb6 | 2264 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_STAT_FUNC, cid, |
e1928c86 MC |
2265 | FCOE_CONNECTION_TYPE, &l5_data); |
2266 | return ret; | |
2267 | } | |
2268 | ||
2269 | static int cnic_bnx2x_fcoe_init1(struct cnic_dev *dev, struct kwqe *wqes[], | |
2270 | u32 num, int *work) | |
2271 | { | |
2272 | int ret; | |
2273 | struct cnic_local *cp = dev->cnic_priv; | |
2274 | u32 cid; | |
2275 | struct fcoe_init_ramrod_params *fcoe_init; | |
2276 | struct fcoe_kwqe_init1 *req1; | |
2277 | struct fcoe_kwqe_init2 *req2; | |
2278 | struct fcoe_kwqe_init3 *req3; | |
2279 | union l5cm_specific_data l5_data; | |
2280 | ||
2281 | if (num < 3) { | |
2282 | *work = num; | |
2283 | return -EINVAL; | |
2284 | } | |
2285 | req1 = (struct fcoe_kwqe_init1 *) wqes[0]; | |
2286 | req2 = (struct fcoe_kwqe_init2 *) wqes[1]; | |
2287 | req3 = (struct fcoe_kwqe_init3 *) wqes[2]; | |
2288 | if (req2->hdr.op_code != FCOE_KWQE_OPCODE_INIT2) { | |
2289 | *work = 1; | |
2290 | return -EINVAL; | |
2291 | } | |
2292 | if (req3->hdr.op_code != FCOE_KWQE_OPCODE_INIT3) { | |
2293 | *work = 2; | |
2294 | return -EINVAL; | |
2295 | } | |
2296 | ||
2297 | if (sizeof(*fcoe_init) > CNIC_KWQ16_DATA_SIZE) { | |
2298 | netdev_err(dev->netdev, "fcoe_init size too big\n"); | |
2299 | return -ENOMEM; | |
2300 | } | |
2301 | fcoe_init = cnic_get_kwqe_16_data(cp, BNX2X_FCOE_L5_CID_BASE, &l5_data); | |
2302 | if (!fcoe_init) | |
2303 | return -ENOMEM; | |
2304 | ||
2305 | memset(fcoe_init, 0, sizeof(*fcoe_init)); | |
2306 | memcpy(&fcoe_init->init_kwqe1, req1, sizeof(*req1)); | |
2307 | memcpy(&fcoe_init->init_kwqe2, req2, sizeof(*req2)); | |
2308 | memcpy(&fcoe_init->init_kwqe3, req3, sizeof(*req3)); | |
619c5cb6 VZ |
2309 | fcoe_init->eq_pbl_base.lo = cp->kcq2.dma.pgtbl_map & 0xffffffff; |
2310 | fcoe_init->eq_pbl_base.hi = (u64) cp->kcq2.dma.pgtbl_map >> 32; | |
2311 | fcoe_init->eq_pbl_size = cp->kcq2.dma.num_pages; | |
e1928c86 MC |
2312 | |
2313 | fcoe_init->sb_num = cp->status_blk_num; | |
2314 | fcoe_init->eq_prod = MAX_KCQ_IDX; | |
2315 | fcoe_init->sb_id = HC_INDEX_FCOE_EQ_CONS; | |
2316 | cp->kcq2.sw_prod_idx = 0; | |
2317 | ||
2318 | cid = BNX2X_HW_CID(cp, cp->fcoe_init_cid); | |
619c5cb6 | 2319 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_INIT_FUNC, cid, |
e1928c86 MC |
2320 | FCOE_CONNECTION_TYPE, &l5_data); |
2321 | *work = 3; | |
2322 | return ret; | |
2323 | } | |
2324 | ||
2325 | static int cnic_bnx2x_fcoe_ofld1(struct cnic_dev *dev, struct kwqe *wqes[], | |
2326 | u32 num, int *work) | |
2327 | { | |
2328 | int ret = 0; | |
2329 | u32 cid = -1, l5_cid; | |
2330 | struct cnic_local *cp = dev->cnic_priv; | |
2331 | struct fcoe_kwqe_conn_offload1 *req1; | |
2332 | struct fcoe_kwqe_conn_offload2 *req2; | |
2333 | struct fcoe_kwqe_conn_offload3 *req3; | |
2334 | struct fcoe_kwqe_conn_offload4 *req4; | |
2335 | struct fcoe_conn_offload_ramrod_params *fcoe_offload; | |
2336 | struct cnic_context *ctx; | |
2337 | struct fcoe_context *fctx; | |
2338 | struct regpair ctx_addr; | |
2339 | union l5cm_specific_data l5_data; | |
2340 | struct fcoe_kcqe kcqe; | |
2341 | struct kcqe *cqes[1]; | |
2342 | ||
2343 | if (num < 4) { | |
2344 | *work = num; | |
2345 | return -EINVAL; | |
2346 | } | |
2347 | req1 = (struct fcoe_kwqe_conn_offload1 *) wqes[0]; | |
2348 | req2 = (struct fcoe_kwqe_conn_offload2 *) wqes[1]; | |
2349 | req3 = (struct fcoe_kwqe_conn_offload3 *) wqes[2]; | |
2350 | req4 = (struct fcoe_kwqe_conn_offload4 *) wqes[3]; | |
2351 | ||
2352 | *work = 4; | |
2353 | ||
2354 | l5_cid = req1->fcoe_conn_id; | |
dc219a2e | 2355 | if (l5_cid >= dev->max_fcoe_conn) |
e1928c86 MC |
2356 | goto err_reply; |
2357 | ||
2358 | l5_cid += BNX2X_FCOE_L5_CID_BASE; | |
2359 | ||
2360 | ctx = &cp->ctx_tbl[l5_cid]; | |
2361 | if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) | |
2362 | goto err_reply; | |
2363 | ||
2364 | ret = cnic_alloc_bnx2x_conn_resc(dev, l5_cid); | |
2365 | if (ret) { | |
2366 | ret = 0; | |
2367 | goto err_reply; | |
2368 | } | |
2369 | cid = ctx->cid; | |
2370 | ||
2371 | fctx = cnic_get_bnx2x_ctx(dev, cid, 1, &ctx_addr); | |
2372 | if (fctx) { | |
2373 | u32 hw_cid = BNX2X_HW_CID(cp, cid); | |
2374 | u32 val; | |
2375 | ||
2376 | val = CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_XCM_AG, | |
2377 | FCOE_CONNECTION_TYPE); | |
2378 | fctx->xstorm_ag_context.cdu_reserved = val; | |
2379 | val = CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_UCM_AG, | |
2380 | FCOE_CONNECTION_TYPE); | |
2381 | fctx->ustorm_ag_context.cdu_usage = val; | |
2382 | } | |
2383 | if (sizeof(*fcoe_offload) > CNIC_KWQ16_DATA_SIZE) { | |
2384 | netdev_err(dev->netdev, "fcoe_offload size too big\n"); | |
2385 | goto err_reply; | |
2386 | } | |
2387 | fcoe_offload = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data); | |
2388 | if (!fcoe_offload) | |
2389 | goto err_reply; | |
2390 | ||
2391 | memset(fcoe_offload, 0, sizeof(*fcoe_offload)); | |
2392 | memcpy(&fcoe_offload->offload_kwqe1, req1, sizeof(*req1)); | |
2393 | memcpy(&fcoe_offload->offload_kwqe2, req2, sizeof(*req2)); | |
2394 | memcpy(&fcoe_offload->offload_kwqe3, req3, sizeof(*req3)); | |
2395 | memcpy(&fcoe_offload->offload_kwqe4, req4, sizeof(*req4)); | |
2396 | ||
2397 | cid = BNX2X_HW_CID(cp, cid); | |
2398 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_OFFLOAD_CONN, cid, | |
2399 | FCOE_CONNECTION_TYPE, &l5_data); | |
2400 | if (!ret) | |
2401 | set_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags); | |
2402 | ||
2403 | return ret; | |
2404 | ||
2405 | err_reply: | |
2406 | if (cid != -1) | |
2407 | cnic_free_bnx2x_conn_resc(dev, l5_cid); | |
2408 | ||
2409 | memset(&kcqe, 0, sizeof(kcqe)); | |
2410 | kcqe.op_code = FCOE_KCQE_OPCODE_OFFLOAD_CONN; | |
2411 | kcqe.fcoe_conn_id = req1->fcoe_conn_id; | |
2412 | kcqe.completion_status = FCOE_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAILURE; | |
2413 | ||
2414 | cqes[0] = (struct kcqe *) &kcqe; | |
2415 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_FCOE, cqes, 1); | |
2416 | return ret; | |
2417 | } | |
2418 | ||
2419 | static int cnic_bnx2x_fcoe_enable(struct cnic_dev *dev, struct kwqe *kwqe) | |
2420 | { | |
2421 | struct fcoe_kwqe_conn_enable_disable *req; | |
2422 | struct fcoe_conn_enable_disable_ramrod_params *fcoe_enable; | |
2423 | union l5cm_specific_data l5_data; | |
2424 | int ret; | |
2425 | u32 cid, l5_cid; | |
2426 | struct cnic_local *cp = dev->cnic_priv; | |
2427 | ||
2428 | req = (struct fcoe_kwqe_conn_enable_disable *) kwqe; | |
2429 | cid = req->context_id; | |
2430 | l5_cid = req->conn_id + BNX2X_FCOE_L5_CID_BASE; | |
2431 | ||
2432 | if (sizeof(*fcoe_enable) > CNIC_KWQ16_DATA_SIZE) { | |
2433 | netdev_err(dev->netdev, "fcoe_enable size too big\n"); | |
2434 | return -ENOMEM; | |
2435 | } | |
2436 | fcoe_enable = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data); | |
2437 | if (!fcoe_enable) | |
2438 | return -ENOMEM; | |
2439 | ||
2440 | memset(fcoe_enable, 0, sizeof(*fcoe_enable)); | |
2441 | memcpy(&fcoe_enable->enable_disable_kwqe, req, sizeof(*req)); | |
2442 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_ENABLE_CONN, cid, | |
2443 | FCOE_CONNECTION_TYPE, &l5_data); | |
2444 | return ret; | |
2445 | } | |
2446 | ||
2447 | static int cnic_bnx2x_fcoe_disable(struct cnic_dev *dev, struct kwqe *kwqe) | |
2448 | { | |
2449 | struct fcoe_kwqe_conn_enable_disable *req; | |
2450 | struct fcoe_conn_enable_disable_ramrod_params *fcoe_disable; | |
2451 | union l5cm_specific_data l5_data; | |
2452 | int ret; | |
2453 | u32 cid, l5_cid; | |
2454 | struct cnic_local *cp = dev->cnic_priv; | |
2455 | ||
2456 | req = (struct fcoe_kwqe_conn_enable_disable *) kwqe; | |
2457 | cid = req->context_id; | |
2458 | l5_cid = req->conn_id; | |
dc219a2e | 2459 | if (l5_cid >= dev->max_fcoe_conn) |
e1928c86 MC |
2460 | return -EINVAL; |
2461 | ||
2462 | l5_cid += BNX2X_FCOE_L5_CID_BASE; | |
2463 | ||
2464 | if (sizeof(*fcoe_disable) > CNIC_KWQ16_DATA_SIZE) { | |
2465 | netdev_err(dev->netdev, "fcoe_disable size too big\n"); | |
2466 | return -ENOMEM; | |
2467 | } | |
2468 | fcoe_disable = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data); | |
2469 | if (!fcoe_disable) | |
2470 | return -ENOMEM; | |
2471 | ||
2472 | memset(fcoe_disable, 0, sizeof(*fcoe_disable)); | |
2473 | memcpy(&fcoe_disable->enable_disable_kwqe, req, sizeof(*req)); | |
2474 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_DISABLE_CONN, cid, | |
2475 | FCOE_CONNECTION_TYPE, &l5_data); | |
2476 | return ret; | |
2477 | } | |
2478 | ||
2479 | static int cnic_bnx2x_fcoe_destroy(struct cnic_dev *dev, struct kwqe *kwqe) | |
2480 | { | |
2481 | struct fcoe_kwqe_conn_destroy *req; | |
2482 | union l5cm_specific_data l5_data; | |
2483 | int ret; | |
2484 | u32 cid, l5_cid; | |
2485 | struct cnic_local *cp = dev->cnic_priv; | |
2486 | struct cnic_context *ctx; | |
2487 | struct fcoe_kcqe kcqe; | |
2488 | struct kcqe *cqes[1]; | |
2489 | ||
2490 | req = (struct fcoe_kwqe_conn_destroy *) kwqe; | |
2491 | cid = req->context_id; | |
2492 | l5_cid = req->conn_id; | |
dc219a2e | 2493 | if (l5_cid >= dev->max_fcoe_conn) |
e1928c86 MC |
2494 | return -EINVAL; |
2495 | ||
2496 | l5_cid += BNX2X_FCOE_L5_CID_BASE; | |
2497 | ||
2498 | ctx = &cp->ctx_tbl[l5_cid]; | |
2499 | ||
2500 | init_waitqueue_head(&ctx->waitq); | |
2501 | ctx->wait_cond = 0; | |
2502 | ||
dcc7e3a6 MC |
2503 | memset(&kcqe, 0, sizeof(kcqe)); |
2504 | kcqe.completion_status = FCOE_KCQE_COMPLETION_STATUS_ERROR; | |
e1928c86 MC |
2505 | memset(&l5_data, 0, sizeof(l5_data)); |
2506 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_TERMINATE_CONN, cid, | |
2507 | FCOE_CONNECTION_TYPE, &l5_data); | |
2508 | if (ret == 0) { | |
dcc7e3a6 MC |
2509 | wait_event_timeout(ctx->waitq, ctx->wait_cond, CNIC_RAMROD_TMO); |
2510 | if (ctx->wait_cond) | |
2511 | kcqe.completion_status = 0; | |
e1928c86 MC |
2512 | } |
2513 | ||
dcc7e3a6 MC |
2514 | set_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags); |
2515 | queue_delayed_work(cnic_wq, &cp->delete_task, msecs_to_jiffies(2000)); | |
2516 | ||
e1928c86 MC |
2517 | kcqe.op_code = FCOE_KCQE_OPCODE_DESTROY_CONN; |
2518 | kcqe.fcoe_conn_id = req->conn_id; | |
2519 | kcqe.fcoe_conn_context_id = cid; | |
2520 | ||
2521 | cqes[0] = (struct kcqe *) &kcqe; | |
2522 | cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_FCOE, cqes, 1); | |
2523 | return ret; | |
2524 | } | |
2525 | ||
74e49bbd MC |
2526 | static void cnic_bnx2x_delete_wait(struct cnic_dev *dev, u32 start_cid) |
2527 | { | |
2528 | struct cnic_local *cp = dev->cnic_priv; | |
2529 | u32 i; | |
2530 | ||
2531 | for (i = start_cid; i < cp->max_cid_space; i++) { | |
2532 | struct cnic_context *ctx = &cp->ctx_tbl[i]; | |
2533 | int j; | |
2534 | ||
2535 | while (test_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags)) | |
2536 | msleep(10); | |
2537 | ||
2538 | for (j = 0; j < 5; j++) { | |
2539 | if (!test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) | |
2540 | break; | |
2541 | msleep(20); | |
2542 | } | |
2543 | ||
2544 | if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) | |
2545 | netdev_warn(dev->netdev, "CID %x not deleted\n", | |
2546 | ctx->cid); | |
2547 | } | |
2548 | } | |
2549 | ||
e1928c86 MC |
2550 | static int cnic_bnx2x_fcoe_fw_destroy(struct cnic_dev *dev, struct kwqe *kwqe) |
2551 | { | |
2552 | struct fcoe_kwqe_destroy *req; | |
2553 | union l5cm_specific_data l5_data; | |
2554 | struct cnic_local *cp = dev->cnic_priv; | |
2555 | int ret; | |
2556 | u32 cid; | |
2557 | ||
74e49bbd MC |
2558 | cnic_bnx2x_delete_wait(dev, MAX_ISCSI_TBL_SZ); |
2559 | ||
e1928c86 MC |
2560 | req = (struct fcoe_kwqe_destroy *) kwqe; |
2561 | cid = BNX2X_HW_CID(cp, cp->fcoe_init_cid); | |
2562 | ||
2563 | memset(&l5_data, 0, sizeof(l5_data)); | |
619c5cb6 | 2564 | ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_DESTROY_FUNC, cid, |
e1928c86 MC |
2565 | FCOE_CONNECTION_TYPE, &l5_data); |
2566 | return ret; | |
2567 | } | |
2568 | ||
23021c21 MC |
2569 | static void cnic_bnx2x_kwqe_err(struct cnic_dev *dev, struct kwqe *kwqe) |
2570 | { | |
2571 | struct cnic_local *cp = dev->cnic_priv; | |
2572 | struct kcqe kcqe; | |
2573 | struct kcqe *cqes[1]; | |
2574 | u32 cid; | |
2575 | u32 opcode = KWQE_OPCODE(kwqe->kwqe_op_flag); | |
2576 | u32 layer_code = kwqe->kwqe_op_flag & KWQE_LAYER_MASK; | |
3238a9be | 2577 | u32 kcqe_op; |
23021c21 MC |
2578 | int ulp_type; |
2579 | ||
2580 | cid = kwqe->kwqe_info0; | |
2581 | memset(&kcqe, 0, sizeof(kcqe)); | |
2582 | ||
3238a9be MC |
2583 | if (layer_code == KWQE_FLAGS_LAYER_MASK_L5_FCOE) { |
2584 | u32 l5_cid = 0; | |
2585 | ||
2586 | ulp_type = CNIC_ULP_FCOE; | |
2587 | if (opcode == FCOE_KWQE_OPCODE_DISABLE_CONN) { | |
2588 | struct fcoe_kwqe_conn_enable_disable *req; | |
2589 | ||
2590 | req = (struct fcoe_kwqe_conn_enable_disable *) kwqe; | |
2591 | kcqe_op = FCOE_KCQE_OPCODE_DISABLE_CONN; | |
2592 | cid = req->context_id; | |
2593 | l5_cid = req->conn_id; | |
2594 | } else if (opcode == FCOE_KWQE_OPCODE_DESTROY) { | |
2595 | kcqe_op = FCOE_KCQE_OPCODE_DESTROY_FUNC; | |
2596 | } else { | |
2597 | return; | |
2598 | } | |
2599 | kcqe.kcqe_op_flag = kcqe_op << KCQE_FLAGS_OPCODE_SHIFT; | |
2600 | kcqe.kcqe_op_flag |= KCQE_FLAGS_LAYER_MASK_L5_FCOE; | |
8ec3e702 | 2601 | kcqe.kcqe_info1 = FCOE_KCQE_COMPLETION_STATUS_PARITY_ERROR; |
3238a9be MC |
2602 | kcqe.kcqe_info2 = cid; |
2603 | kcqe.kcqe_info0 = l5_cid; | |
2604 | ||
2605 | } else if (layer_code == KWQE_FLAGS_LAYER_MASK_L5_ISCSI) { | |
23021c21 MC |
2606 | ulp_type = CNIC_ULP_ISCSI; |
2607 | if (opcode == ISCSI_KWQE_OPCODE_UPDATE_CONN) | |
2608 | cid = kwqe->kwqe_info1; | |
2609 | ||
2610 | kcqe.kcqe_op_flag = (opcode + 0x10) << KCQE_FLAGS_OPCODE_SHIFT; | |
2611 | kcqe.kcqe_op_flag |= KCQE_FLAGS_LAYER_MASK_L5_ISCSI; | |
8ec3e702 | 2612 | kcqe.kcqe_info1 = ISCSI_KCQE_COMPLETION_STATUS_PARITY_ERR; |
23021c21 MC |
2613 | kcqe.kcqe_info2 = cid; |
2614 | cnic_get_l5_cid(cp, BNX2X_SW_CID(cid), &kcqe.kcqe_info0); | |
2615 | ||
2616 | } else if (layer_code == KWQE_FLAGS_LAYER_MASK_L4) { | |
2617 | struct l4_kcq *l4kcqe = (struct l4_kcq *) &kcqe; | |
23021c21 MC |
2618 | |
2619 | ulp_type = CNIC_ULP_L4; | |
2620 | if (opcode == L4_KWQE_OPCODE_VALUE_CONNECT1) | |
2621 | kcqe_op = L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE; | |
2622 | else if (opcode == L4_KWQE_OPCODE_VALUE_RESET) | |
2623 | kcqe_op = L4_KCQE_OPCODE_VALUE_RESET_COMP; | |
2624 | else if (opcode == L4_KWQE_OPCODE_VALUE_CLOSE) | |
2625 | kcqe_op = L4_KCQE_OPCODE_VALUE_CLOSE_COMP; | |
2626 | else | |
2627 | return; | |
2628 | ||
2629 | kcqe.kcqe_op_flag = (kcqe_op << KCQE_FLAGS_OPCODE_SHIFT) | | |
2630 | KCQE_FLAGS_LAYER_MASK_L4; | |
8ec3e702 | 2631 | l4kcqe->status = L4_KCQE_COMPLETION_STATUS_PARITY_ERROR; |
23021c21 MC |
2632 | l4kcqe->cid = cid; |
2633 | cnic_get_l5_cid(cp, BNX2X_SW_CID(cid), &l4kcqe->conn_id); | |
2634 | } else { | |
2635 | return; | |
2636 | } | |
2637 | ||
64699336 | 2638 | cqes[0] = &kcqe; |
23021c21 MC |
2639 | cnic_reply_bnx2x_kcqes(dev, ulp_type, cqes, 1); |
2640 | } | |
2641 | ||
e1928c86 MC |
2642 | static int cnic_submit_bnx2x_iscsi_kwqes(struct cnic_dev *dev, |
2643 | struct kwqe *wqes[], u32 num_wqes) | |
71034ba8 MC |
2644 | { |
2645 | int i, work, ret; | |
2646 | u32 opcode; | |
2647 | struct kwqe *kwqe; | |
2648 | ||
2649 | if (!test_bit(CNIC_F_CNIC_UP, &dev->flags)) | |
2650 | return -EAGAIN; /* bnx2 is down */ | |
2651 | ||
2652 | for (i = 0; i < num_wqes; ) { | |
2653 | kwqe = wqes[i]; | |
2654 | opcode = KWQE_OPCODE(kwqe->kwqe_op_flag); | |
2655 | work = 1; | |
2656 | ||
2657 | switch (opcode) { | |
2658 | case ISCSI_KWQE_OPCODE_INIT1: | |
2659 | ret = cnic_bnx2x_iscsi_init1(dev, kwqe); | |
2660 | break; | |
2661 | case ISCSI_KWQE_OPCODE_INIT2: | |
2662 | ret = cnic_bnx2x_iscsi_init2(dev, kwqe); | |
2663 | break; | |
2664 | case ISCSI_KWQE_OPCODE_OFFLOAD_CONN1: | |
2665 | ret = cnic_bnx2x_iscsi_ofld1(dev, &wqes[i], | |
2666 | num_wqes - i, &work); | |
2667 | break; | |
2668 | case ISCSI_KWQE_OPCODE_UPDATE_CONN: | |
2669 | ret = cnic_bnx2x_iscsi_update(dev, kwqe); | |
2670 | break; | |
2671 | case ISCSI_KWQE_OPCODE_DESTROY_CONN: | |
2672 | ret = cnic_bnx2x_iscsi_destroy(dev, kwqe); | |
2673 | break; | |
2674 | case L4_KWQE_OPCODE_VALUE_CONNECT1: | |
2675 | ret = cnic_bnx2x_connect(dev, &wqes[i], num_wqes - i, | |
2676 | &work); | |
2677 | break; | |
2678 | case L4_KWQE_OPCODE_VALUE_CLOSE: | |
2679 | ret = cnic_bnx2x_close(dev, kwqe); | |
2680 | break; | |
2681 | case L4_KWQE_OPCODE_VALUE_RESET: | |
2682 | ret = cnic_bnx2x_reset(dev, kwqe); | |
2683 | break; | |
2684 | case L4_KWQE_OPCODE_VALUE_OFFLOAD_PG: | |
2685 | ret = cnic_bnx2x_offload_pg(dev, kwqe); | |
2686 | break; | |
2687 | case L4_KWQE_OPCODE_VALUE_UPDATE_PG: | |
2688 | ret = cnic_bnx2x_update_pg(dev, kwqe); | |
2689 | break; | |
2690 | case L4_KWQE_OPCODE_VALUE_UPLOAD_PG: | |
2691 | ret = 0; | |
2692 | break; | |
2693 | default: | |
2694 | ret = 0; | |
ddf79b20 JP |
2695 | netdev_err(dev->netdev, "Unknown type of KWQE(0x%x)\n", |
2696 | opcode); | |
71034ba8 MC |
2697 | break; |
2698 | } | |
23021c21 | 2699 | if (ret < 0) { |
ddf79b20 JP |
2700 | netdev_err(dev->netdev, "KWQE(0x%x) failed\n", |
2701 | opcode); | |
23021c21 MC |
2702 | |
2703 | /* Possibly bnx2x parity error, send completion | |
2704 | * to ulp drivers with error code to speed up | |
2705 | * cleanup and reset recovery. | |
2706 | */ | |
2707 | if (ret == -EIO || ret == -EAGAIN) | |
2708 | cnic_bnx2x_kwqe_err(dev, kwqe); | |
2709 | } | |
71034ba8 MC |
2710 | i += work; |
2711 | } | |
2712 | return 0; | |
2713 | } | |
2714 | ||
e1928c86 MC |
2715 | static int cnic_submit_bnx2x_fcoe_kwqes(struct cnic_dev *dev, |
2716 | struct kwqe *wqes[], u32 num_wqes) | |
2717 | { | |
2718 | struct cnic_local *cp = dev->cnic_priv; | |
2719 | int i, work, ret; | |
2720 | u32 opcode; | |
2721 | struct kwqe *kwqe; | |
2722 | ||
2723 | if (!test_bit(CNIC_F_CNIC_UP, &dev->flags)) | |
2724 | return -EAGAIN; /* bnx2 is down */ | |
2725 | ||
619c5cb6 | 2726 | if (!BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) |
e1928c86 MC |
2727 | return -EINVAL; |
2728 | ||
2729 | for (i = 0; i < num_wqes; ) { | |
2730 | kwqe = wqes[i]; | |
2731 | opcode = KWQE_OPCODE(kwqe->kwqe_op_flag); | |
2732 | work = 1; | |
2733 | ||
2734 | switch (opcode) { | |
2735 | case FCOE_KWQE_OPCODE_INIT1: | |
2736 | ret = cnic_bnx2x_fcoe_init1(dev, &wqes[i], | |
2737 | num_wqes - i, &work); | |
2738 | break; | |
2739 | case FCOE_KWQE_OPCODE_OFFLOAD_CONN1: | |
2740 | ret = cnic_bnx2x_fcoe_ofld1(dev, &wqes[i], | |
2741 | num_wqes - i, &work); | |
2742 | break; | |
2743 | case FCOE_KWQE_OPCODE_ENABLE_CONN: | |
2744 | ret = cnic_bnx2x_fcoe_enable(dev, kwqe); | |
2745 | break; | |
2746 | case FCOE_KWQE_OPCODE_DISABLE_CONN: | |
2747 | ret = cnic_bnx2x_fcoe_disable(dev, kwqe); | |
2748 | break; | |
2749 | case FCOE_KWQE_OPCODE_DESTROY_CONN: | |
2750 | ret = cnic_bnx2x_fcoe_destroy(dev, kwqe); | |
2751 | break; | |
2752 | case FCOE_KWQE_OPCODE_DESTROY: | |
2753 | ret = cnic_bnx2x_fcoe_fw_destroy(dev, kwqe); | |
2754 | break; | |
2755 | case FCOE_KWQE_OPCODE_STAT: | |
2756 | ret = cnic_bnx2x_fcoe_stat(dev, kwqe); | |
2757 | break; | |
2758 | default: | |
2759 | ret = 0; | |
2760 | netdev_err(dev->netdev, "Unknown type of KWQE(0x%x)\n", | |
2761 | opcode); | |
2762 | break; | |
2763 | } | |
3238a9be | 2764 | if (ret < 0) { |
e1928c86 MC |
2765 | netdev_err(dev->netdev, "KWQE(0x%x) failed\n", |
2766 | opcode); | |
3238a9be MC |
2767 | |
2768 | /* Possibly bnx2x parity error, send completion | |
2769 | * to ulp drivers with error code to speed up | |
2770 | * cleanup and reset recovery. | |
2771 | */ | |
2772 | if (ret == -EIO || ret == -EAGAIN) | |
2773 | cnic_bnx2x_kwqe_err(dev, kwqe); | |
2774 | } | |
e1928c86 MC |
2775 | i += work; |
2776 | } | |
2777 | return 0; | |
2778 | } | |
2779 | ||
2780 | static int cnic_submit_bnx2x_kwqes(struct cnic_dev *dev, struct kwqe *wqes[], | |
2781 | u32 num_wqes) | |
2782 | { | |
2783 | int ret = -EINVAL; | |
2784 | u32 layer_code; | |
2785 | ||
2786 | if (!test_bit(CNIC_F_CNIC_UP, &dev->flags)) | |
2787 | return -EAGAIN; /* bnx2x is down */ | |
2788 | ||
2789 | if (!num_wqes) | |
2790 | return 0; | |
2791 | ||
2792 | layer_code = wqes[0]->kwqe_op_flag & KWQE_LAYER_MASK; | |
2793 | switch (layer_code) { | |
2794 | case KWQE_FLAGS_LAYER_MASK_L5_ISCSI: | |
2795 | case KWQE_FLAGS_LAYER_MASK_L4: | |
2796 | case KWQE_FLAGS_LAYER_MASK_L2: | |
2797 | ret = cnic_submit_bnx2x_iscsi_kwqes(dev, wqes, num_wqes); | |
2798 | break; | |
2799 | ||
2800 | case KWQE_FLAGS_LAYER_MASK_L5_FCOE: | |
2801 | ret = cnic_submit_bnx2x_fcoe_kwqes(dev, wqes, num_wqes); | |
2802 | break; | |
2803 | } | |
2804 | return ret; | |
2805 | } | |
2806 | ||
2807 | static inline u32 cnic_get_kcqe_layer_mask(u32 opflag) | |
2808 | { | |
2809 | if (unlikely(KCQE_OPCODE(opflag) == FCOE_RAMROD_CMD_ID_TERMINATE_CONN)) | |
2810 | return KCQE_FLAGS_LAYER_MASK_L4; | |
2811 | ||
2812 | return opflag & KCQE_FLAGS_LAYER_MASK; | |
2813 | } | |
2814 | ||
a4636960 MC |
2815 | static void service_kcqes(struct cnic_dev *dev, int num_cqes) |
2816 | { | |
2817 | struct cnic_local *cp = dev->cnic_priv; | |
c2bff63f | 2818 | int i, j, comp = 0; |
a4636960 MC |
2819 | |
2820 | i = 0; | |
2821 | j = 1; | |
2822 | while (num_cqes) { | |
2823 | struct cnic_ulp_ops *ulp_ops; | |
2824 | int ulp_type; | |
2825 | u32 kcqe_op_flag = cp->completed_kcq[i]->kcqe_op_flag; | |
e1928c86 | 2826 | u32 kcqe_layer = cnic_get_kcqe_layer_mask(kcqe_op_flag); |
a4636960 MC |
2827 | |
2828 | if (unlikely(kcqe_op_flag & KCQE_RAMROD_COMPLETION)) | |
c2bff63f | 2829 | comp++; |
a4636960 MC |
2830 | |
2831 | while (j < num_cqes) { | |
2832 | u32 next_op = cp->completed_kcq[i + j]->kcqe_op_flag; | |
2833 | ||
e1928c86 | 2834 | if (cnic_get_kcqe_layer_mask(next_op) != kcqe_layer) |
a4636960 MC |
2835 | break; |
2836 | ||
2837 | if (unlikely(next_op & KCQE_RAMROD_COMPLETION)) | |
c2bff63f | 2838 | comp++; |
a4636960 MC |
2839 | j++; |
2840 | } | |
2841 | ||
2842 | if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L5_RDMA) | |
2843 | ulp_type = CNIC_ULP_RDMA; | |
2844 | else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L5_ISCSI) | |
2845 | ulp_type = CNIC_ULP_ISCSI; | |
e1928c86 MC |
2846 | else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L5_FCOE) |
2847 | ulp_type = CNIC_ULP_FCOE; | |
a4636960 MC |
2848 | else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L4) |
2849 | ulp_type = CNIC_ULP_L4; | |
2850 | else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L2) | |
2851 | goto end; | |
2852 | else { | |
ddf79b20 JP |
2853 | netdev_err(dev->netdev, "Unknown type of KCQE(0x%x)\n", |
2854 | kcqe_op_flag); | |
a4636960 MC |
2855 | goto end; |
2856 | } | |
2857 | ||
2858 | rcu_read_lock(); | |
2859 | ulp_ops = rcu_dereference(cp->ulp_ops[ulp_type]); | |
2860 | if (likely(ulp_ops)) { | |
2861 | ulp_ops->indicate_kcqes(cp->ulp_handle[ulp_type], | |
2862 | cp->completed_kcq + i, j); | |
2863 | } | |
2864 | rcu_read_unlock(); | |
2865 | end: | |
2866 | num_cqes -= j; | |
2867 | i += j; | |
2868 | j = 1; | |
2869 | } | |
c2bff63f DK |
2870 | if (unlikely(comp)) |
2871 | cnic_spq_completion(dev, DRV_CTL_RET_L5_SPQ_CREDIT_CMD, comp); | |
a4636960 MC |
2872 | } |
2873 | ||
644b9d4f | 2874 | static int cnic_get_kcqes(struct cnic_dev *dev, struct kcq_info *info) |
a4636960 MC |
2875 | { |
2876 | struct cnic_local *cp = dev->cnic_priv; | |
644b9d4f | 2877 | u16 i, ri, hw_prod, last; |
a4636960 MC |
2878 | struct kcqe *kcqe; |
2879 | int kcqe_cnt = 0, last_cnt = 0; | |
2880 | ||
644b9d4f | 2881 | i = ri = last = info->sw_prod_idx; |
a4636960 | 2882 | ri &= MAX_KCQ_IDX; |
644b9d4f | 2883 | hw_prod = *info->hw_prod_idx_ptr; |
59e51373 | 2884 | hw_prod = info->hw_idx(hw_prod); |
a4636960 MC |
2885 | |
2886 | while ((i != hw_prod) && (kcqe_cnt < MAX_COMPLETED_KCQE)) { | |
644b9d4f | 2887 | kcqe = &info->kcq[KCQ_PG(ri)][KCQ_IDX(ri)]; |
a4636960 | 2888 | cp->completed_kcq[kcqe_cnt++] = kcqe; |
59e51373 | 2889 | i = info->next_idx(i); |
a4636960 MC |
2890 | ri = i & MAX_KCQ_IDX; |
2891 | if (likely(!(kcqe->kcqe_op_flag & KCQE_FLAGS_NEXT))) { | |
2892 | last_cnt = kcqe_cnt; | |
2893 | last = i; | |
2894 | } | |
2895 | } | |
2896 | ||
644b9d4f | 2897 | info->sw_prod_idx = last; |
a4636960 MC |
2898 | return last_cnt; |
2899 | } | |
2900 | ||
48f753d2 MC |
2901 | static int cnic_l2_completion(struct cnic_local *cp) |
2902 | { | |
2903 | u16 hw_cons, sw_cons; | |
cd801536 | 2904 | struct cnic_uio_dev *udev = cp->udev; |
48f753d2 | 2905 | union eth_rx_cqe *cqe, *cqe_ring = (union eth_rx_cqe *) |
2bc4078e | 2906 | (udev->l2_ring + (2 * BNX2_PAGE_SIZE)); |
48f753d2 MC |
2907 | u32 cmd; |
2908 | int comp = 0; | |
2909 | ||
2910 | if (!test_bit(CNIC_F_BNX2X_CLASS, &cp->dev->flags)) | |
2911 | return 0; | |
2912 | ||
2913 | hw_cons = *cp->rx_cons_ptr; | |
2914 | if ((hw_cons & BNX2X_MAX_RCQ_DESC_CNT) == BNX2X_MAX_RCQ_DESC_CNT) | |
2915 | hw_cons++; | |
2916 | ||
2917 | sw_cons = cp->rx_cons; | |
2918 | while (sw_cons != hw_cons) { | |
2919 | u8 cqe_fp_flags; | |
2920 | ||
2921 | cqe = &cqe_ring[sw_cons & BNX2X_MAX_RCQ_DESC_CNT]; | |
2922 | cqe_fp_flags = cqe->fast_path_cqe.type_error_flags; | |
2923 | if (cqe_fp_flags & ETH_FAST_PATH_RX_CQE_TYPE) { | |
2924 | cmd = le32_to_cpu(cqe->ramrod_cqe.conn_and_cmd_data); | |
2925 | cmd >>= COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT; | |
2926 | if (cmd == RAMROD_CMD_ID_ETH_CLIENT_SETUP || | |
2927 | cmd == RAMROD_CMD_ID_ETH_HALT) | |
2928 | comp++; | |
2929 | } | |
2930 | sw_cons = BNX2X_NEXT_RCQE(sw_cons); | |
2931 | } | |
2932 | return comp; | |
2933 | } | |
2934 | ||
86b53606 | 2935 | static void cnic_chk_pkt_rings(struct cnic_local *cp) |
a4636960 | 2936 | { |
541a7810 | 2937 | u16 rx_cons, tx_cons; |
48f753d2 | 2938 | int comp = 0; |
a4636960 | 2939 | |
541a7810 | 2940 | if (!test_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags)) |
66fee9ed MC |
2941 | return; |
2942 | ||
541a7810 MC |
2943 | rx_cons = *cp->rx_cons_ptr; |
2944 | tx_cons = *cp->tx_cons_ptr; | |
a4636960 | 2945 | if (cp->tx_cons != tx_cons || cp->rx_cons != rx_cons) { |
48f753d2 MC |
2946 | if (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags)) |
2947 | comp = cnic_l2_completion(cp); | |
2948 | ||
a4636960 MC |
2949 | cp->tx_cons = tx_cons; |
2950 | cp->rx_cons = rx_cons; | |
71034ba8 | 2951 | |
cd801536 MC |
2952 | if (cp->udev) |
2953 | uio_event_notify(&cp->udev->cnic_uinfo); | |
a4636960 | 2954 | } |
48f753d2 MC |
2955 | if (comp) |
2956 | clear_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags); | |
a4636960 MC |
2957 | } |
2958 | ||
b177a5d5 | 2959 | static u32 cnic_service_bnx2_queues(struct cnic_dev *dev) |
a4636960 | 2960 | { |
a4636960 | 2961 | struct cnic_local *cp = dev->cnic_priv; |
b177a5d5 | 2962 | u32 status_idx = (u16) *cp->kcq1.status_idx_ptr; |
a4636960 MC |
2963 | int kcqe_cnt; |
2964 | ||
107c3f4d MC |
2965 | /* status block index must be read before reading other fields */ |
2966 | rmb(); | |
a4636960 MC |
2967 | cp->kwq_con_idx = *cp->kwq_con_idx_ptr; |
2968 | ||
644b9d4f | 2969 | while ((kcqe_cnt = cnic_get_kcqes(dev, &cp->kcq1))) { |
a4636960 MC |
2970 | |
2971 | service_kcqes(dev, kcqe_cnt); | |
2972 | ||
2973 | /* Tell compiler that status_blk fields can change. */ | |
2974 | barrier(); | |
93736656 MC |
2975 | status_idx = (u16) *cp->kcq1.status_idx_ptr; |
2976 | /* status block index must be read first */ | |
2977 | rmb(); | |
2978 | cp->kwq_con_idx = *cp->kwq_con_idx_ptr; | |
a4636960 MC |
2979 | } |
2980 | ||
644b9d4f | 2981 | CNIC_WR16(dev, cp->kcq1.io_addr, cp->kcq1.sw_prod_idx); |
a4636960 | 2982 | |
86b53606 | 2983 | cnic_chk_pkt_rings(cp); |
b177a5d5 | 2984 | |
a4636960 MC |
2985 | return status_idx; |
2986 | } | |
2987 | ||
b177a5d5 | 2988 | static int cnic_service_bnx2(void *data, void *status_blk) |
a4636960 | 2989 | { |
b177a5d5 | 2990 | struct cnic_dev *dev = data; |
a4636960 | 2991 | |
eaaa6e9c MC |
2992 | if (unlikely(!test_bit(CNIC_F_CNIC_UP, &dev->flags))) { |
2993 | struct status_block *sblk = status_blk; | |
2994 | ||
2995 | return sblk->status_idx; | |
2996 | } | |
a4636960 | 2997 | |
b177a5d5 MC |
2998 | return cnic_service_bnx2_queues(dev); |
2999 | } | |
a4636960 | 3000 | |
b177a5d5 MC |
3001 | static void cnic_service_bnx2_msix(unsigned long data) |
3002 | { | |
3003 | struct cnic_dev *dev = (struct cnic_dev *) data; | |
3004 | struct cnic_local *cp = dev->cnic_priv; | |
a4636960 | 3005 | |
b177a5d5 | 3006 | cp->last_status_idx = cnic_service_bnx2_queues(dev); |
a4636960 | 3007 | |
a4636960 MC |
3008 | CNIC_WR(dev, BNX2_PCICFG_INT_ACK_CMD, cp->int_num | |
3009 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | cp->last_status_idx); | |
3010 | } | |
3011 | ||
66fee9ed MC |
3012 | static void cnic_doirq(struct cnic_dev *dev) |
3013 | { | |
3014 | struct cnic_local *cp = dev->cnic_priv; | |
66fee9ed MC |
3015 | |
3016 | if (likely(test_bit(CNIC_F_CNIC_UP, &dev->flags))) { | |
eaaa6e9c MC |
3017 | u16 prod = cp->kcq1.sw_prod_idx & MAX_KCQ_IDX; |
3018 | ||
66fee9ed | 3019 | prefetch(cp->status_blk.gen); |
e6c28894 | 3020 | prefetch(&cp->kcq1.kcq[KCQ_PG(prod)][KCQ_IDX(prod)]); |
66fee9ed MC |
3021 | |
3022 | tasklet_schedule(&cp->cnic_irq_task); | |
3023 | } | |
3024 | } | |
3025 | ||
a4636960 MC |
3026 | static irqreturn_t cnic_irq(int irq, void *dev_instance) |
3027 | { | |
3028 | struct cnic_dev *dev = dev_instance; | |
3029 | struct cnic_local *cp = dev->cnic_priv; | |
a4636960 MC |
3030 | |
3031 | if (cp->ack_int) | |
3032 | cp->ack_int(dev); | |
3033 | ||
66fee9ed | 3034 | cnic_doirq(dev); |
a4636960 MC |
3035 | |
3036 | return IRQ_HANDLED; | |
3037 | } | |
3038 | ||
71034ba8 MC |
3039 | static inline void cnic_ack_bnx2x_int(struct cnic_dev *dev, u8 id, u8 storm, |
3040 | u16 index, u8 op, u8 update) | |
3041 | { | |
3042 | struct cnic_local *cp = dev->cnic_priv; | |
3043 | u32 hc_addr = (HC_REG_COMMAND_REG + CNIC_PORT(cp) * 32 + | |
3044 | COMMAND_REG_INT_ACK); | |
3045 | struct igu_ack_register igu_ack; | |
3046 | ||
3047 | igu_ack.status_block_index = index; | |
3048 | igu_ack.sb_id_and_flags = | |
3049 | ((id << IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT) | | |
3050 | (storm << IGU_ACK_REGISTER_STORM_ID_SHIFT) | | |
3051 | (update << IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT) | | |
3052 | (op << IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT)); | |
3053 | ||
3054 | CNIC_WR(dev, hc_addr, (*(u32 *)&igu_ack)); | |
3055 | } | |
3056 | ||
ee87a82a MC |
3057 | static void cnic_ack_igu_sb(struct cnic_dev *dev, u8 igu_sb_id, u8 segment, |
3058 | u16 index, u8 op, u8 update) | |
3059 | { | |
3060 | struct igu_regular cmd_data; | |
3061 | u32 igu_addr = BAR_IGU_INTMEM + (IGU_CMD_INT_ACK_BASE + igu_sb_id) * 8; | |
3062 | ||
3063 | cmd_data.sb_id_and_flags = | |
3064 | (index << IGU_REGULAR_SB_INDEX_SHIFT) | | |
3065 | (segment << IGU_REGULAR_SEGMENT_ACCESS_SHIFT) | | |
3066 | (update << IGU_REGULAR_BUPDATE_SHIFT) | | |
3067 | (op << IGU_REGULAR_ENABLE_INT_SHIFT); | |
3068 | ||
3069 | ||
3070 | CNIC_WR(dev, igu_addr, cmd_data.sb_id_and_flags); | |
3071 | } | |
3072 | ||
71034ba8 MC |
3073 | static void cnic_ack_bnx2x_msix(struct cnic_dev *dev) |
3074 | { | |
3075 | struct cnic_local *cp = dev->cnic_priv; | |
3076 | ||
523224a3 | 3077 | cnic_ack_bnx2x_int(dev, cp->bnx2x_igu_sb_id, CSTORM_ID, 0, |
71034ba8 MC |
3078 | IGU_INT_DISABLE, 0); |
3079 | } | |
3080 | ||
ee87a82a MC |
3081 | static void cnic_ack_bnx2x_e2_msix(struct cnic_dev *dev) |
3082 | { | |
3083 | struct cnic_local *cp = dev->cnic_priv; | |
3084 | ||
3085 | cnic_ack_igu_sb(dev, cp->bnx2x_igu_sb_id, IGU_SEG_ACCESS_DEF, 0, | |
3086 | IGU_INT_DISABLE, 0); | |
3087 | } | |
3088 | ||
8cc0e028 MC |
3089 | static void cnic_arm_bnx2x_msix(struct cnic_dev *dev, u32 idx) |
3090 | { | |
3091 | struct cnic_local *cp = dev->cnic_priv; | |
3092 | ||
3093 | cnic_ack_bnx2x_int(dev, cp->bnx2x_igu_sb_id, CSTORM_ID, idx, | |
3094 | IGU_INT_ENABLE, 1); | |
3095 | } | |
3096 | ||
3097 | static void cnic_arm_bnx2x_e2_msix(struct cnic_dev *dev, u32 idx) | |
3098 | { | |
3099 | struct cnic_local *cp = dev->cnic_priv; | |
3100 | ||
3101 | cnic_ack_igu_sb(dev, cp->bnx2x_igu_sb_id, IGU_SEG_ACCESS_DEF, idx, | |
3102 | IGU_INT_ENABLE, 1); | |
3103 | } | |
3104 | ||
b177a5d5 | 3105 | static u32 cnic_service_bnx2x_kcq(struct cnic_dev *dev, struct kcq_info *info) |
71034ba8 | 3106 | { |
b177a5d5 | 3107 | u32 last_status = *info->status_idx_ptr; |
71034ba8 MC |
3108 | int kcqe_cnt; |
3109 | ||
107c3f4d MC |
3110 | /* status block index must be read before reading the KCQ */ |
3111 | rmb(); | |
b177a5d5 | 3112 | while ((kcqe_cnt = cnic_get_kcqes(dev, info))) { |
71034ba8 MC |
3113 | |
3114 | service_kcqes(dev, kcqe_cnt); | |
3115 | ||
3116 | /* Tell compiler that sblk fields can change. */ | |
3117 | barrier(); | |
71034ba8 | 3118 | |
b177a5d5 | 3119 | last_status = *info->status_idx_ptr; |
107c3f4d MC |
3120 | /* status block index must be read before reading the KCQ */ |
3121 | rmb(); | |
71034ba8 | 3122 | } |
b177a5d5 MC |
3123 | return last_status; |
3124 | } | |
3125 | ||
3126 | static void cnic_service_bnx2x_bh(unsigned long data) | |
3127 | { | |
3128 | struct cnic_dev *dev = (struct cnic_dev *) data; | |
3129 | struct cnic_local *cp = dev->cnic_priv; | |
0197b087 | 3130 | u32 status_idx, new_status_idx; |
b177a5d5 MC |
3131 | |
3132 | if (unlikely(!test_bit(CNIC_F_CNIC_UP, &dev->flags))) | |
3133 | return; | |
3134 | ||
0197b087 MC |
3135 | while (1) { |
3136 | status_idx = cnic_service_bnx2x_kcq(dev, &cp->kcq1); | |
71034ba8 | 3137 | |
0197b087 MC |
3138 | CNIC_WR16(dev, cp->kcq1.io_addr, |
3139 | cp->kcq1.sw_prod_idx + MAX_KCQ_IDX); | |
e21ba414 | 3140 | |
51a8f54d | 3141 | if (cp->ethdev->drv_state & CNIC_DRV_STATE_NO_FCOE) { |
8cc0e028 | 3142 | cp->arm_int(dev, status_idx); |
0197b087 MC |
3143 | break; |
3144 | } | |
3145 | ||
3146 | new_status_idx = cnic_service_bnx2x_kcq(dev, &cp->kcq2); | |
3147 | ||
3148 | if (new_status_idx != status_idx) | |
3149 | continue; | |
e21ba414 MC |
3150 | |
3151 | CNIC_WR16(dev, cp->kcq2.io_addr, cp->kcq2.sw_prod_idx + | |
3152 | MAX_KCQ_IDX); | |
3153 | ||
ee87a82a MC |
3154 | cnic_ack_igu_sb(dev, cp->bnx2x_igu_sb_id, IGU_SEG_ACCESS_DEF, |
3155 | status_idx, IGU_INT_ENABLE, 1); | |
0197b087 MC |
3156 | |
3157 | break; | |
e21ba414 | 3158 | } |
71034ba8 MC |
3159 | } |
3160 | ||
3161 | static int cnic_service_bnx2x(void *data, void *status_blk) | |
3162 | { | |
3163 | struct cnic_dev *dev = data; | |
3164 | struct cnic_local *cp = dev->cnic_priv; | |
71034ba8 | 3165 | |
66fee9ed MC |
3166 | if (!(cp->ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX)) |
3167 | cnic_doirq(dev); | |
71034ba8 | 3168 | |
66fee9ed | 3169 | cnic_chk_pkt_rings(cp); |
71034ba8 MC |
3170 | |
3171 | return 0; | |
3172 | } | |
3173 | ||
fab0dc89 | 3174 | static void cnic_ulp_stop_one(struct cnic_local *cp, int if_type) |
a4636960 | 3175 | { |
fab0dc89 | 3176 | struct cnic_ulp_ops *ulp_ops; |
6d7760a8 | 3177 | |
fab0dc89 DK |
3178 | if (if_type == CNIC_ULP_ISCSI) |
3179 | cnic_send_nlmsg(cp, ISCSI_KEVENT_IF_DOWN, NULL); | |
a4636960 | 3180 | |
fab0dc89 DK |
3181 | mutex_lock(&cnic_lock); |
3182 | ulp_ops = rcu_dereference_protected(cp->ulp_ops[if_type], | |
3183 | lockdep_is_held(&cnic_lock)); | |
3184 | if (!ulp_ops) { | |
681dbd71 | 3185 | mutex_unlock(&cnic_lock); |
fab0dc89 DK |
3186 | return; |
3187 | } | |
3188 | set_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]); | |
3189 | mutex_unlock(&cnic_lock); | |
a4636960 | 3190 | |
fab0dc89 DK |
3191 | if (test_and_clear_bit(ULP_F_START, &cp->ulp_flags[if_type])) |
3192 | ulp_ops->cnic_stop(cp->ulp_handle[if_type]); | |
681dbd71 | 3193 | |
fab0dc89 DK |
3194 | clear_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]); |
3195 | } | |
3196 | ||
3197 | static void cnic_ulp_stop(struct cnic_dev *dev) | |
3198 | { | |
3199 | struct cnic_local *cp = dev->cnic_priv; | |
3200 | int if_type; | |
3201 | ||
3202 | for (if_type = 0; if_type < MAX_CNIC_ULP_TYPE; if_type++) | |
3203 | cnic_ulp_stop_one(cp, if_type); | |
a4636960 MC |
3204 | } |
3205 | ||
3206 | static void cnic_ulp_start(struct cnic_dev *dev) | |
3207 | { | |
3208 | struct cnic_local *cp = dev->cnic_priv; | |
3209 | int if_type; | |
3210 | ||
a4636960 MC |
3211 | for (if_type = 0; if_type < MAX_CNIC_ULP_TYPE; if_type++) { |
3212 | struct cnic_ulp_ops *ulp_ops; | |
3213 | ||
681dbd71 | 3214 | mutex_lock(&cnic_lock); |
13707f9e ED |
3215 | ulp_ops = rcu_dereference_protected(cp->ulp_ops[if_type], |
3216 | lockdep_is_held(&cnic_lock)); | |
681dbd71 MC |
3217 | if (!ulp_ops || !ulp_ops->cnic_start) { |
3218 | mutex_unlock(&cnic_lock); | |
a4636960 | 3219 | continue; |
681dbd71 MC |
3220 | } |
3221 | set_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]); | |
3222 | mutex_unlock(&cnic_lock); | |
a4636960 MC |
3223 | |
3224 | if (!test_and_set_bit(ULP_F_START, &cp->ulp_flags[if_type])) | |
3225 | ulp_ops->cnic_start(cp->ulp_handle[if_type]); | |
681dbd71 MC |
3226 | |
3227 | clear_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]); | |
a4636960 | 3228 | } |
a4636960 MC |
3229 | } |
3230 | ||
1d187b34 BW |
3231 | static int cnic_copy_ulp_stats(struct cnic_dev *dev, int ulp_type) |
3232 | { | |
3233 | struct cnic_local *cp = dev->cnic_priv; | |
3234 | struct cnic_ulp_ops *ulp_ops; | |
3235 | int rc; | |
3236 | ||
3237 | mutex_lock(&cnic_lock); | |
3238 | ulp_ops = cnic_ulp_tbl_prot(ulp_type); | |
3239 | if (ulp_ops && ulp_ops->cnic_get_stats) | |
3240 | rc = ulp_ops->cnic_get_stats(cp->ulp_handle[ulp_type]); | |
3241 | else | |
3242 | rc = -ENODEV; | |
3243 | mutex_unlock(&cnic_lock); | |
3244 | return rc; | |
3245 | } | |
3246 | ||
a4636960 MC |
3247 | static int cnic_ctl(void *data, struct cnic_ctl_info *info) |
3248 | { | |
3249 | struct cnic_dev *dev = data; | |
1d187b34 | 3250 | int ulp_type = CNIC_ULP_ISCSI; |
a4636960 MC |
3251 | |
3252 | switch (info->cmd) { | |
3253 | case CNIC_CTL_STOP_CMD: | |
3254 | cnic_hold(dev); | |
a4636960 MC |
3255 | |
3256 | cnic_ulp_stop(dev); | |
3257 | cnic_stop_hw(dev); | |
3258 | ||
a4636960 MC |
3259 | cnic_put(dev); |
3260 | break; | |
3261 | case CNIC_CTL_START_CMD: | |
3262 | cnic_hold(dev); | |
a4636960 MC |
3263 | |
3264 | if (!cnic_start_hw(dev)) | |
3265 | cnic_ulp_start(dev); | |
3266 | ||
a4636960 MC |
3267 | cnic_put(dev); |
3268 | break; | |
fab0dc89 DK |
3269 | case CNIC_CTL_STOP_ISCSI_CMD: { |
3270 | struct cnic_local *cp = dev->cnic_priv; | |
3271 | set_bit(CNIC_LCL_FL_STOP_ISCSI, &cp->cnic_local_flags); | |
3272 | queue_delayed_work(cnic_wq, &cp->delete_task, 0); | |
3273 | break; | |
3274 | } | |
71034ba8 | 3275 | case CNIC_CTL_COMPLETION_CMD: { |
619c5cb6 VZ |
3276 | struct cnic_ctl_completion *comp = &info->data.comp; |
3277 | u32 cid = BNX2X_SW_CID(comp->cid); | |
71034ba8 MC |
3278 | u32 l5_cid; |
3279 | struct cnic_local *cp = dev->cnic_priv; | |
3280 | ||
a2028b23 MC |
3281 | if (!test_bit(CNIC_F_CNIC_UP, &dev->flags)) |
3282 | break; | |
3283 | ||
71034ba8 MC |
3284 | if (cnic_get_l5_cid(cp, cid, &l5_cid) == 0) { |
3285 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
3286 | ||
619c5cb6 VZ |
3287 | if (unlikely(comp->error)) { |
3288 | set_bit(CTX_FL_CID_ERROR, &ctx->ctx_flags); | |
3289 | netdev_err(dev->netdev, | |
3290 | "CID %x CFC delete comp error %x\n", | |
3291 | cid, comp->error); | |
3292 | } | |
3293 | ||
71034ba8 MC |
3294 | ctx->wait_cond = 1; |
3295 | wake_up(&ctx->waitq); | |
3296 | } | |
3297 | break; | |
3298 | } | |
1d187b34 BW |
3299 | case CNIC_CTL_FCOE_STATS_GET_CMD: |
3300 | ulp_type = CNIC_ULP_FCOE; | |
3301 | /* fall through */ | |
3302 | case CNIC_CTL_ISCSI_STATS_GET_CMD: | |
3303 | cnic_hold(dev); | |
3304 | cnic_copy_ulp_stats(dev, ulp_type); | |
3305 | cnic_put(dev); | |
3306 | break; | |
3307 | ||
a4636960 MC |
3308 | default: |
3309 | return -EINVAL; | |
3310 | } | |
3311 | return 0; | |
3312 | } | |
3313 | ||
3314 | static void cnic_ulp_init(struct cnic_dev *dev) | |
3315 | { | |
3316 | int i; | |
3317 | struct cnic_local *cp = dev->cnic_priv; | |
3318 | ||
a4636960 MC |
3319 | for (i = 0; i < MAX_CNIC_ULP_TYPE_EXT; i++) { |
3320 | struct cnic_ulp_ops *ulp_ops; | |
3321 | ||
7fc1ece4 | 3322 | mutex_lock(&cnic_lock); |
13707f9e | 3323 | ulp_ops = cnic_ulp_tbl_prot(i); |
7fc1ece4 MC |
3324 | if (!ulp_ops || !ulp_ops->cnic_init) { |
3325 | mutex_unlock(&cnic_lock); | |
a4636960 | 3326 | continue; |
7fc1ece4 MC |
3327 | } |
3328 | ulp_get(ulp_ops); | |
3329 | mutex_unlock(&cnic_lock); | |
a4636960 MC |
3330 | |
3331 | if (!test_and_set_bit(ULP_F_INIT, &cp->ulp_flags[i])) | |
3332 | ulp_ops->cnic_init(dev); | |
3333 | ||
7fc1ece4 | 3334 | ulp_put(ulp_ops); |
a4636960 | 3335 | } |
a4636960 MC |
3336 | } |
3337 | ||
3338 | static void cnic_ulp_exit(struct cnic_dev *dev) | |
3339 | { | |
3340 | int i; | |
3341 | struct cnic_local *cp = dev->cnic_priv; | |
3342 | ||
a4636960 MC |
3343 | for (i = 0; i < MAX_CNIC_ULP_TYPE_EXT; i++) { |
3344 | struct cnic_ulp_ops *ulp_ops; | |
3345 | ||
7fc1ece4 | 3346 | mutex_lock(&cnic_lock); |
13707f9e | 3347 | ulp_ops = cnic_ulp_tbl_prot(i); |
7fc1ece4 MC |
3348 | if (!ulp_ops || !ulp_ops->cnic_exit) { |
3349 | mutex_unlock(&cnic_lock); | |
a4636960 | 3350 | continue; |
7fc1ece4 MC |
3351 | } |
3352 | ulp_get(ulp_ops); | |
3353 | mutex_unlock(&cnic_lock); | |
a4636960 MC |
3354 | |
3355 | if (test_and_clear_bit(ULP_F_INIT, &cp->ulp_flags[i])) | |
3356 | ulp_ops->cnic_exit(dev); | |
3357 | ||
7fc1ece4 | 3358 | ulp_put(ulp_ops); |
a4636960 | 3359 | } |
a4636960 MC |
3360 | } |
3361 | ||
3362 | static int cnic_cm_offload_pg(struct cnic_sock *csk) | |
3363 | { | |
3364 | struct cnic_dev *dev = csk->dev; | |
3365 | struct l4_kwq_offload_pg *l4kwqe; | |
3366 | struct kwqe *wqes[1]; | |
3367 | ||
3368 | l4kwqe = (struct l4_kwq_offload_pg *) &csk->kwqe1; | |
3369 | memset(l4kwqe, 0, sizeof(*l4kwqe)); | |
3370 | wqes[0] = (struct kwqe *) l4kwqe; | |
3371 | ||
3372 | l4kwqe->op_code = L4_KWQE_OPCODE_VALUE_OFFLOAD_PG; | |
3373 | l4kwqe->flags = | |
3374 | L4_LAYER_CODE << L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT; | |
3375 | l4kwqe->l2hdr_nbytes = ETH_HLEN; | |
3376 | ||
3377 | l4kwqe->da0 = csk->ha[0]; | |
3378 | l4kwqe->da1 = csk->ha[1]; | |
3379 | l4kwqe->da2 = csk->ha[2]; | |
3380 | l4kwqe->da3 = csk->ha[3]; | |
3381 | l4kwqe->da4 = csk->ha[4]; | |
3382 | l4kwqe->da5 = csk->ha[5]; | |
3383 | ||
3384 | l4kwqe->sa0 = dev->mac_addr[0]; | |
3385 | l4kwqe->sa1 = dev->mac_addr[1]; | |
3386 | l4kwqe->sa2 = dev->mac_addr[2]; | |
3387 | l4kwqe->sa3 = dev->mac_addr[3]; | |
3388 | l4kwqe->sa4 = dev->mac_addr[4]; | |
3389 | l4kwqe->sa5 = dev->mac_addr[5]; | |
3390 | ||
3391 | l4kwqe->etype = ETH_P_IP; | |
a9736c08 | 3392 | l4kwqe->ipid_start = DEF_IPID_START; |
a4636960 MC |
3393 | l4kwqe->host_opaque = csk->l5_cid; |
3394 | ||
3395 | if (csk->vlan_id) { | |
3396 | l4kwqe->pg_flags |= L4_KWQ_OFFLOAD_PG_VLAN_TAGGING; | |
3397 | l4kwqe->vlan_tag = csk->vlan_id; | |
3398 | l4kwqe->l2hdr_nbytes += 4; | |
3399 | } | |
3400 | ||
3401 | return dev->submit_kwqes(dev, wqes, 1); | |
3402 | } | |
3403 | ||
3404 | static int cnic_cm_update_pg(struct cnic_sock *csk) | |
3405 | { | |
3406 | struct cnic_dev *dev = csk->dev; | |
3407 | struct l4_kwq_update_pg *l4kwqe; | |
3408 | struct kwqe *wqes[1]; | |
3409 | ||
3410 | l4kwqe = (struct l4_kwq_update_pg *) &csk->kwqe1; | |
3411 | memset(l4kwqe, 0, sizeof(*l4kwqe)); | |
3412 | wqes[0] = (struct kwqe *) l4kwqe; | |
3413 | ||
3414 | l4kwqe->opcode = L4_KWQE_OPCODE_VALUE_UPDATE_PG; | |
3415 | l4kwqe->flags = | |
3416 | L4_LAYER_CODE << L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT; | |
3417 | l4kwqe->pg_cid = csk->pg_cid; | |
3418 | ||
3419 | l4kwqe->da0 = csk->ha[0]; | |
3420 | l4kwqe->da1 = csk->ha[1]; | |
3421 | l4kwqe->da2 = csk->ha[2]; | |
3422 | l4kwqe->da3 = csk->ha[3]; | |
3423 | l4kwqe->da4 = csk->ha[4]; | |
3424 | l4kwqe->da5 = csk->ha[5]; | |
3425 | ||
3426 | l4kwqe->pg_host_opaque = csk->l5_cid; | |
3427 | l4kwqe->pg_valids = L4_KWQ_UPDATE_PG_VALIDS_DA; | |
3428 | ||
3429 | return dev->submit_kwqes(dev, wqes, 1); | |
3430 | } | |
3431 | ||
3432 | static int cnic_cm_upload_pg(struct cnic_sock *csk) | |
3433 | { | |
3434 | struct cnic_dev *dev = csk->dev; | |
3435 | struct l4_kwq_upload *l4kwqe; | |
3436 | struct kwqe *wqes[1]; | |
3437 | ||
3438 | l4kwqe = (struct l4_kwq_upload *) &csk->kwqe1; | |
3439 | memset(l4kwqe, 0, sizeof(*l4kwqe)); | |
3440 | wqes[0] = (struct kwqe *) l4kwqe; | |
3441 | ||
3442 | l4kwqe->opcode = L4_KWQE_OPCODE_VALUE_UPLOAD_PG; | |
3443 | l4kwqe->flags = | |
3444 | L4_LAYER_CODE << L4_KWQ_UPLOAD_LAYER_CODE_SHIFT; | |
3445 | l4kwqe->cid = csk->pg_cid; | |
3446 | ||
3447 | return dev->submit_kwqes(dev, wqes, 1); | |
3448 | } | |
3449 | ||
3450 | static int cnic_cm_conn_req(struct cnic_sock *csk) | |
3451 | { | |
3452 | struct cnic_dev *dev = csk->dev; | |
3453 | struct l4_kwq_connect_req1 *l4kwqe1; | |
3454 | struct l4_kwq_connect_req2 *l4kwqe2; | |
3455 | struct l4_kwq_connect_req3 *l4kwqe3; | |
3456 | struct kwqe *wqes[3]; | |
3457 | u8 tcp_flags = 0; | |
3458 | int num_wqes = 2; | |
3459 | ||
3460 | l4kwqe1 = (struct l4_kwq_connect_req1 *) &csk->kwqe1; | |
3461 | l4kwqe2 = (struct l4_kwq_connect_req2 *) &csk->kwqe2; | |
3462 | l4kwqe3 = (struct l4_kwq_connect_req3 *) &csk->kwqe3; | |
3463 | memset(l4kwqe1, 0, sizeof(*l4kwqe1)); | |
3464 | memset(l4kwqe2, 0, sizeof(*l4kwqe2)); | |
3465 | memset(l4kwqe3, 0, sizeof(*l4kwqe3)); | |
3466 | ||
3467 | l4kwqe3->op_code = L4_KWQE_OPCODE_VALUE_CONNECT3; | |
3468 | l4kwqe3->flags = | |
3469 | L4_LAYER_CODE << L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT; | |
3470 | l4kwqe3->ka_timeout = csk->ka_timeout; | |
3471 | l4kwqe3->ka_interval = csk->ka_interval; | |
3472 | l4kwqe3->ka_max_probe_count = csk->ka_max_probe_count; | |
3473 | l4kwqe3->tos = csk->tos; | |
3474 | l4kwqe3->ttl = csk->ttl; | |
3475 | l4kwqe3->snd_seq_scale = csk->snd_seq_scale; | |
3476 | l4kwqe3->pmtu = csk->mtu; | |
3477 | l4kwqe3->rcv_buf = csk->rcv_buf; | |
3478 | l4kwqe3->snd_buf = csk->snd_buf; | |
3479 | l4kwqe3->seed = csk->seed; | |
3480 | ||
3481 | wqes[0] = (struct kwqe *) l4kwqe1; | |
3482 | if (test_bit(SK_F_IPV6, &csk->flags)) { | |
3483 | wqes[1] = (struct kwqe *) l4kwqe2; | |
3484 | wqes[2] = (struct kwqe *) l4kwqe3; | |
3485 | num_wqes = 3; | |
3486 | ||
3487 | l4kwqe1->conn_flags = L4_KWQ_CONNECT_REQ1_IP_V6; | |
3488 | l4kwqe2->op_code = L4_KWQE_OPCODE_VALUE_CONNECT2; | |
3489 | l4kwqe2->flags = | |
3490 | L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT | | |
3491 | L4_LAYER_CODE << L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT; | |
3492 | l4kwqe2->src_ip_v6_2 = be32_to_cpu(csk->src_ip[1]); | |
3493 | l4kwqe2->src_ip_v6_3 = be32_to_cpu(csk->src_ip[2]); | |
3494 | l4kwqe2->src_ip_v6_4 = be32_to_cpu(csk->src_ip[3]); | |
3495 | l4kwqe2->dst_ip_v6_2 = be32_to_cpu(csk->dst_ip[1]); | |
3496 | l4kwqe2->dst_ip_v6_3 = be32_to_cpu(csk->dst_ip[2]); | |
3497 | l4kwqe2->dst_ip_v6_4 = be32_to_cpu(csk->dst_ip[3]); | |
3498 | l4kwqe3->mss = l4kwqe3->pmtu - sizeof(struct ipv6hdr) - | |
3499 | sizeof(struct tcphdr); | |
3500 | } else { | |
3501 | wqes[1] = (struct kwqe *) l4kwqe3; | |
3502 | l4kwqe3->mss = l4kwqe3->pmtu - sizeof(struct iphdr) - | |
3503 | sizeof(struct tcphdr); | |
3504 | } | |
3505 | ||
3506 | l4kwqe1->op_code = L4_KWQE_OPCODE_VALUE_CONNECT1; | |
3507 | l4kwqe1->flags = | |
3508 | (L4_LAYER_CODE << L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT) | | |
3509 | L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT; | |
3510 | l4kwqe1->cid = csk->cid; | |
3511 | l4kwqe1->pg_cid = csk->pg_cid; | |
3512 | l4kwqe1->src_ip = be32_to_cpu(csk->src_ip[0]); | |
3513 | l4kwqe1->dst_ip = be32_to_cpu(csk->dst_ip[0]); | |
3514 | l4kwqe1->src_port = be16_to_cpu(csk->src_port); | |
3515 | l4kwqe1->dst_port = be16_to_cpu(csk->dst_port); | |
3516 | if (csk->tcp_flags & SK_TCP_NO_DELAY_ACK) | |
3517 | tcp_flags |= L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK; | |
3518 | if (csk->tcp_flags & SK_TCP_KEEP_ALIVE) | |
3519 | tcp_flags |= L4_KWQ_CONNECT_REQ1_KEEP_ALIVE; | |
3520 | if (csk->tcp_flags & SK_TCP_NAGLE) | |
3521 | tcp_flags |= L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE; | |
3522 | if (csk->tcp_flags & SK_TCP_TIMESTAMP) | |
3523 | tcp_flags |= L4_KWQ_CONNECT_REQ1_TIME_STAMP; | |
3524 | if (csk->tcp_flags & SK_TCP_SACK) | |
3525 | tcp_flags |= L4_KWQ_CONNECT_REQ1_SACK; | |
3526 | if (csk->tcp_flags & SK_TCP_SEG_SCALING) | |
3527 | tcp_flags |= L4_KWQ_CONNECT_REQ1_SEG_SCALING; | |
3528 | ||
3529 | l4kwqe1->tcp_flags = tcp_flags; | |
3530 | ||
3531 | return dev->submit_kwqes(dev, wqes, num_wqes); | |
3532 | } | |
3533 | ||
3534 | static int cnic_cm_close_req(struct cnic_sock *csk) | |
3535 | { | |
3536 | struct cnic_dev *dev = csk->dev; | |
3537 | struct l4_kwq_close_req *l4kwqe; | |
3538 | struct kwqe *wqes[1]; | |
3539 | ||
3540 | l4kwqe = (struct l4_kwq_close_req *) &csk->kwqe2; | |
3541 | memset(l4kwqe, 0, sizeof(*l4kwqe)); | |
3542 | wqes[0] = (struct kwqe *) l4kwqe; | |
3543 | ||
3544 | l4kwqe->op_code = L4_KWQE_OPCODE_VALUE_CLOSE; | |
3545 | l4kwqe->flags = L4_LAYER_CODE << L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT; | |
3546 | l4kwqe->cid = csk->cid; | |
3547 | ||
3548 | return dev->submit_kwqes(dev, wqes, 1); | |
3549 | } | |
3550 | ||
3551 | static int cnic_cm_abort_req(struct cnic_sock *csk) | |
3552 | { | |
3553 | struct cnic_dev *dev = csk->dev; | |
3554 | struct l4_kwq_reset_req *l4kwqe; | |
3555 | struct kwqe *wqes[1]; | |
3556 | ||
3557 | l4kwqe = (struct l4_kwq_reset_req *) &csk->kwqe2; | |
3558 | memset(l4kwqe, 0, sizeof(*l4kwqe)); | |
3559 | wqes[0] = (struct kwqe *) l4kwqe; | |
3560 | ||
3561 | l4kwqe->op_code = L4_KWQE_OPCODE_VALUE_RESET; | |
3562 | l4kwqe->flags = L4_LAYER_CODE << L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT; | |
3563 | l4kwqe->cid = csk->cid; | |
3564 | ||
3565 | return dev->submit_kwqes(dev, wqes, 1); | |
3566 | } | |
3567 | ||
3568 | static int cnic_cm_create(struct cnic_dev *dev, int ulp_type, u32 cid, | |
3569 | u32 l5_cid, struct cnic_sock **csk, void *context) | |
3570 | { | |
3571 | struct cnic_local *cp = dev->cnic_priv; | |
3572 | struct cnic_sock *csk1; | |
3573 | ||
3574 | if (l5_cid >= MAX_CM_SK_TBL_SZ) | |
3575 | return -EINVAL; | |
3576 | ||
fdf24086 MC |
3577 | if (cp->ctx_tbl) { |
3578 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
3579 | ||
3580 | if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) | |
3581 | return -EAGAIN; | |
3582 | } | |
3583 | ||
a4636960 MC |
3584 | csk1 = &cp->csk_tbl[l5_cid]; |
3585 | if (atomic_read(&csk1->ref_count)) | |
3586 | return -EAGAIN; | |
3587 | ||
3588 | if (test_and_set_bit(SK_F_INUSE, &csk1->flags)) | |
3589 | return -EBUSY; | |
3590 | ||
3591 | csk1->dev = dev; | |
3592 | csk1->cid = cid; | |
3593 | csk1->l5_cid = l5_cid; | |
3594 | csk1->ulp_type = ulp_type; | |
3595 | csk1->context = context; | |
3596 | ||
3597 | csk1->ka_timeout = DEF_KA_TIMEOUT; | |
3598 | csk1->ka_interval = DEF_KA_INTERVAL; | |
3599 | csk1->ka_max_probe_count = DEF_KA_MAX_PROBE_COUNT; | |
3600 | csk1->tos = DEF_TOS; | |
3601 | csk1->ttl = DEF_TTL; | |
3602 | csk1->snd_seq_scale = DEF_SND_SEQ_SCALE; | |
3603 | csk1->rcv_buf = DEF_RCV_BUF; | |
3604 | csk1->snd_buf = DEF_SND_BUF; | |
3605 | csk1->seed = DEF_SEED; | |
6cdcdbba | 3606 | csk1->tcp_flags = 0; |
a4636960 MC |
3607 | |
3608 | *csk = csk1; | |
3609 | return 0; | |
3610 | } | |
3611 | ||
3612 | static void cnic_cm_cleanup(struct cnic_sock *csk) | |
3613 | { | |
3614 | if (csk->src_port) { | |
3615 | struct cnic_dev *dev = csk->dev; | |
3616 | struct cnic_local *cp = dev->cnic_priv; | |
3617 | ||
9b093360 | 3618 | cnic_free_id(&cp->csk_port_tbl, be16_to_cpu(csk->src_port)); |
a4636960 MC |
3619 | csk->src_port = 0; |
3620 | } | |
3621 | } | |
3622 | ||
3623 | static void cnic_close_conn(struct cnic_sock *csk) | |
3624 | { | |
3625 | if (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags)) { | |
3626 | cnic_cm_upload_pg(csk); | |
3627 | clear_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags); | |
3628 | } | |
3629 | cnic_cm_cleanup(csk); | |
3630 | } | |
3631 | ||
3632 | static int cnic_cm_destroy(struct cnic_sock *csk) | |
3633 | { | |
3634 | if (!cnic_in_use(csk)) | |
3635 | return -EINVAL; | |
3636 | ||
3637 | csk_hold(csk); | |
3638 | clear_bit(SK_F_INUSE, &csk->flags); | |
3639 | smp_mb__after_clear_bit(); | |
3640 | while (atomic_read(&csk->ref_count) != 1) | |
3641 | msleep(1); | |
3642 | cnic_cm_cleanup(csk); | |
3643 | ||
3644 | csk->flags = 0; | |
3645 | csk_put(csk); | |
3646 | return 0; | |
3647 | } | |
3648 | ||
3649 | static inline u16 cnic_get_vlan(struct net_device *dev, | |
3650 | struct net_device **vlan_dev) | |
3651 | { | |
3652 | if (dev->priv_flags & IFF_802_1Q_VLAN) { | |
3653 | *vlan_dev = vlan_dev_real_dev(dev); | |
3654 | return vlan_dev_vlan_id(dev); | |
3655 | } | |
3656 | *vlan_dev = dev; | |
3657 | return 0; | |
3658 | } | |
3659 | ||
3660 | static int cnic_get_v4_route(struct sockaddr_in *dst_addr, | |
3661 | struct dst_entry **dst) | |
3662 | { | |
faea56c9 | 3663 | #if defined(CONFIG_INET) |
a4636960 MC |
3664 | struct rtable *rt; |
3665 | ||
78fbfd8a DM |
3666 | rt = ip_route_output(&init_net, dst_addr->sin_addr.s_addr, 0, 0, 0); |
3667 | if (!IS_ERR(rt)) { | |
d8d1f30b | 3668 | *dst = &rt->dst; |
78fbfd8a DM |
3669 | return 0; |
3670 | } | |
3671 | return PTR_ERR(rt); | |
faea56c9 RD |
3672 | #else |
3673 | return -ENETUNREACH; | |
3674 | #endif | |
a4636960 MC |
3675 | } |
3676 | ||
3677 | static int cnic_get_v6_route(struct sockaddr_in6 *dst_addr, | |
3678 | struct dst_entry **dst) | |
3679 | { | |
faea56c9 | 3680 | #if defined(CONFIG_IPV6) || (defined(CONFIG_IPV6_MODULE) && defined(MODULE)) |
4c9483b2 | 3681 | struct flowi6 fl6; |
a4636960 | 3682 | |
4c9483b2 | 3683 | memset(&fl6, 0, sizeof(fl6)); |
4e3fd7a0 | 3684 | fl6.daddr = dst_addr->sin6_addr; |
4c9483b2 DM |
3685 | if (ipv6_addr_type(&fl6.daddr) & IPV6_ADDR_LINKLOCAL) |
3686 | fl6.flowi6_oif = dst_addr->sin6_scope_id; | |
a4636960 | 3687 | |
4c9483b2 | 3688 | *dst = ip6_route_output(&init_net, NULL, &fl6); |
0541743b RL |
3689 | if ((*dst)->error) { |
3690 | dst_release(*dst); | |
3691 | *dst = NULL; | |
3692 | return -ENETUNREACH; | |
3693 | } else | |
a4636960 MC |
3694 | return 0; |
3695 | #endif | |
3696 | ||
3697 | return -ENETUNREACH; | |
3698 | } | |
3699 | ||
3700 | static struct cnic_dev *cnic_cm_select_dev(struct sockaddr_in *dst_addr, | |
3701 | int ulp_type) | |
3702 | { | |
3703 | struct cnic_dev *dev = NULL; | |
3704 | struct dst_entry *dst; | |
3705 | struct net_device *netdev = NULL; | |
3706 | int err = -ENETUNREACH; | |
3707 | ||
3708 | if (dst_addr->sin_family == AF_INET) | |
3709 | err = cnic_get_v4_route(dst_addr, &dst); | |
3710 | else if (dst_addr->sin_family == AF_INET6) { | |
3711 | struct sockaddr_in6 *dst_addr6 = | |
3712 | (struct sockaddr_in6 *) dst_addr; | |
3713 | ||
3714 | err = cnic_get_v6_route(dst_addr6, &dst); | |
3715 | } else | |
3716 | return NULL; | |
3717 | ||
3718 | if (err) | |
3719 | return NULL; | |
3720 | ||
3721 | if (!dst->dev) | |
3722 | goto done; | |
3723 | ||
3724 | cnic_get_vlan(dst->dev, &netdev); | |
3725 | ||
3726 | dev = cnic_from_netdev(netdev); | |
3727 | ||
3728 | done: | |
3729 | dst_release(dst); | |
3730 | if (dev) | |
3731 | cnic_put(dev); | |
3732 | return dev; | |
3733 | } | |
3734 | ||
3735 | static int cnic_resolve_addr(struct cnic_sock *csk, struct cnic_sockaddr *saddr) | |
3736 | { | |
3737 | struct cnic_dev *dev = csk->dev; | |
3738 | struct cnic_local *cp = dev->cnic_priv; | |
3739 | ||
3740 | return cnic_send_nlmsg(cp, ISCSI_KEVENT_PATH_REQ, csk); | |
3741 | } | |
3742 | ||
3743 | static int cnic_get_route(struct cnic_sock *csk, struct cnic_sockaddr *saddr) | |
3744 | { | |
3745 | struct cnic_dev *dev = csk->dev; | |
3746 | struct cnic_local *cp = dev->cnic_priv; | |
c76284af MC |
3747 | int is_v6, rc = 0; |
3748 | struct dst_entry *dst = NULL; | |
a4636960 | 3749 | struct net_device *realdev; |
9b093360 MC |
3750 | __be16 local_port; |
3751 | u32 port_id; | |
a4636960 MC |
3752 | |
3753 | if (saddr->local.v6.sin6_family == AF_INET6 && | |
3754 | saddr->remote.v6.sin6_family == AF_INET6) | |
3755 | is_v6 = 1; | |
3756 | else if (saddr->local.v4.sin_family == AF_INET && | |
3757 | saddr->remote.v4.sin_family == AF_INET) | |
3758 | is_v6 = 0; | |
3759 | else | |
3760 | return -EINVAL; | |
3761 | ||
3762 | clear_bit(SK_F_IPV6, &csk->flags); | |
3763 | ||
3764 | if (is_v6) { | |
a4636960 | 3765 | set_bit(SK_F_IPV6, &csk->flags); |
c76284af | 3766 | cnic_get_v6_route(&saddr->remote.v6, &dst); |
a4636960 MC |
3767 | |
3768 | memcpy(&csk->dst_ip[0], &saddr->remote.v6.sin6_addr, | |
3769 | sizeof(struct in6_addr)); | |
3770 | csk->dst_port = saddr->remote.v6.sin6_port; | |
3771 | local_port = saddr->local.v6.sin6_port; | |
a4636960 MC |
3772 | |
3773 | } else { | |
c76284af | 3774 | cnic_get_v4_route(&saddr->remote.v4, &dst); |
a4636960 MC |
3775 | |
3776 | csk->dst_ip[0] = saddr->remote.v4.sin_addr.s_addr; | |
3777 | csk->dst_port = saddr->remote.v4.sin_port; | |
3778 | local_port = saddr->local.v4.sin_port; | |
3779 | } | |
3780 | ||
c76284af MC |
3781 | csk->vlan_id = 0; |
3782 | csk->mtu = dev->netdev->mtu; | |
3783 | if (dst && dst->dev) { | |
3784 | u16 vlan = cnic_get_vlan(dst->dev, &realdev); | |
3785 | if (realdev == dev->netdev) { | |
3786 | csk->vlan_id = vlan; | |
3787 | csk->mtu = dst_mtu(dst); | |
3788 | } | |
3789 | } | |
a4636960 | 3790 | |
9b093360 MC |
3791 | port_id = be16_to_cpu(local_port); |
3792 | if (port_id >= CNIC_LOCAL_PORT_MIN && | |
3793 | port_id < CNIC_LOCAL_PORT_MAX) { | |
3794 | if (cnic_alloc_id(&cp->csk_port_tbl, port_id)) | |
3795 | port_id = 0; | |
a4636960 | 3796 | } else |
9b093360 | 3797 | port_id = 0; |
a4636960 | 3798 | |
9b093360 MC |
3799 | if (!port_id) { |
3800 | port_id = cnic_alloc_new_id(&cp->csk_port_tbl); | |
3801 | if (port_id == -1) { | |
a4636960 MC |
3802 | rc = -ENOMEM; |
3803 | goto err_out; | |
3804 | } | |
9b093360 | 3805 | local_port = cpu_to_be16(port_id); |
a4636960 MC |
3806 | } |
3807 | csk->src_port = local_port; | |
3808 | ||
a4636960 MC |
3809 | err_out: |
3810 | dst_release(dst); | |
3811 | return rc; | |
3812 | } | |
3813 | ||
3814 | static void cnic_init_csk_state(struct cnic_sock *csk) | |
3815 | { | |
3816 | csk->state = 0; | |
3817 | clear_bit(SK_F_OFFLD_SCHED, &csk->flags); | |
3818 | clear_bit(SK_F_CLOSING, &csk->flags); | |
3819 | } | |
3820 | ||
3821 | static int cnic_cm_connect(struct cnic_sock *csk, struct cnic_sockaddr *saddr) | |
3822 | { | |
fab0dc89 | 3823 | struct cnic_local *cp = csk->dev->cnic_priv; |
a4636960 MC |
3824 | int err = 0; |
3825 | ||
fab0dc89 DK |
3826 | if (cp->ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI) |
3827 | return -EOPNOTSUPP; | |
3828 | ||
a4636960 MC |
3829 | if (!cnic_in_use(csk)) |
3830 | return -EINVAL; | |
3831 | ||
3832 | if (test_and_set_bit(SK_F_CONNECT_START, &csk->flags)) | |
3833 | return -EINVAL; | |
3834 | ||
3835 | cnic_init_csk_state(csk); | |
3836 | ||
3837 | err = cnic_get_route(csk, saddr); | |
3838 | if (err) | |
3839 | goto err_out; | |
3840 | ||
3841 | err = cnic_resolve_addr(csk, saddr); | |
3842 | if (!err) | |
3843 | return 0; | |
3844 | ||
3845 | err_out: | |
3846 | clear_bit(SK_F_CONNECT_START, &csk->flags); | |
3847 | return err; | |
3848 | } | |
3849 | ||
3850 | static int cnic_cm_abort(struct cnic_sock *csk) | |
3851 | { | |
3852 | struct cnic_local *cp = csk->dev->cnic_priv; | |
7b34a464 | 3853 | u32 opcode = L4_KCQE_OPCODE_VALUE_RESET_COMP; |
a4636960 MC |
3854 | |
3855 | if (!cnic_in_use(csk)) | |
3856 | return -EINVAL; | |
3857 | ||
3858 | if (cnic_abort_prep(csk)) | |
3859 | return cnic_cm_abort_req(csk); | |
3860 | ||
3861 | /* Getting here means that we haven't started connect, or | |
0d650ec7 | 3862 | * connect was not successful, or it has been reset by the target. |
a4636960 MC |
3863 | */ |
3864 | ||
a4636960 | 3865 | cp->close_conn(csk, opcode); |
0d650ec7 EW |
3866 | if (csk->state != opcode) { |
3867 | /* Wait for remote reset sequence to complete */ | |
3868 | while (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags)) | |
3869 | msleep(1); | |
3870 | ||
7b34a464 | 3871 | return -EALREADY; |
0d650ec7 | 3872 | } |
a4636960 MC |
3873 | |
3874 | return 0; | |
3875 | } | |
3876 | ||
3877 | static int cnic_cm_close(struct cnic_sock *csk) | |
3878 | { | |
3879 | if (!cnic_in_use(csk)) | |
3880 | return -EINVAL; | |
3881 | ||
3882 | if (cnic_close_prep(csk)) { | |
3883 | csk->state = L4_KCQE_OPCODE_VALUE_CLOSE_COMP; | |
3884 | return cnic_cm_close_req(csk); | |
ed99daa5 | 3885 | } else { |
0d650ec7 EW |
3886 | /* Wait for remote reset sequence to complete */ |
3887 | while (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags)) | |
3888 | msleep(1); | |
3889 | ||
ed99daa5 | 3890 | return -EALREADY; |
a4636960 MC |
3891 | } |
3892 | return 0; | |
3893 | } | |
3894 | ||
3895 | static void cnic_cm_upcall(struct cnic_local *cp, struct cnic_sock *csk, | |
3896 | u8 opcode) | |
3897 | { | |
3898 | struct cnic_ulp_ops *ulp_ops; | |
3899 | int ulp_type = csk->ulp_type; | |
3900 | ||
3901 | rcu_read_lock(); | |
3902 | ulp_ops = rcu_dereference(cp->ulp_ops[ulp_type]); | |
3903 | if (ulp_ops) { | |
3904 | if (opcode == L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE) | |
3905 | ulp_ops->cm_connect_complete(csk); | |
3906 | else if (opcode == L4_KCQE_OPCODE_VALUE_CLOSE_COMP) | |
3907 | ulp_ops->cm_close_complete(csk); | |
3908 | else if (opcode == L4_KCQE_OPCODE_VALUE_RESET_RECEIVED) | |
3909 | ulp_ops->cm_remote_abort(csk); | |
3910 | else if (opcode == L4_KCQE_OPCODE_VALUE_RESET_COMP) | |
3911 | ulp_ops->cm_abort_complete(csk); | |
3912 | else if (opcode == L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED) | |
3913 | ulp_ops->cm_remote_close(csk); | |
3914 | } | |
3915 | rcu_read_unlock(); | |
3916 | } | |
3917 | ||
3918 | static int cnic_cm_set_pg(struct cnic_sock *csk) | |
3919 | { | |
3920 | if (cnic_offld_prep(csk)) { | |
3921 | if (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags)) | |
3922 | cnic_cm_update_pg(csk); | |
3923 | else | |
3924 | cnic_cm_offload_pg(csk); | |
3925 | } | |
3926 | return 0; | |
3927 | } | |
3928 | ||
3929 | static void cnic_cm_process_offld_pg(struct cnic_dev *dev, struct l4_kcq *kcqe) | |
3930 | { | |
3931 | struct cnic_local *cp = dev->cnic_priv; | |
3932 | u32 l5_cid = kcqe->pg_host_opaque; | |
3933 | u8 opcode = kcqe->op_code; | |
3934 | struct cnic_sock *csk = &cp->csk_tbl[l5_cid]; | |
3935 | ||
3936 | csk_hold(csk); | |
3937 | if (!cnic_in_use(csk)) | |
3938 | goto done; | |
3939 | ||
3940 | if (opcode == L4_KCQE_OPCODE_VALUE_UPDATE_PG) { | |
3941 | clear_bit(SK_F_OFFLD_SCHED, &csk->flags); | |
3942 | goto done; | |
3943 | } | |
a9736c08 EW |
3944 | /* Possible PG kcqe status: SUCCESS, OFFLOADED_PG, or CTX_ALLOC_FAIL */ |
3945 | if (kcqe->status == L4_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAIL) { | |
3946 | clear_bit(SK_F_OFFLD_SCHED, &csk->flags); | |
3947 | cnic_cm_upcall(cp, csk, | |
3948 | L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE); | |
3949 | goto done; | |
3950 | } | |
3951 | ||
a4636960 MC |
3952 | csk->pg_cid = kcqe->pg_cid; |
3953 | set_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags); | |
3954 | cnic_cm_conn_req(csk); | |
3955 | ||
3956 | done: | |
3957 | csk_put(csk); | |
3958 | } | |
3959 | ||
e1928c86 MC |
3960 | static void cnic_process_fcoe_term_conn(struct cnic_dev *dev, struct kcqe *kcqe) |
3961 | { | |
3962 | struct cnic_local *cp = dev->cnic_priv; | |
3963 | struct fcoe_kcqe *fc_kcqe = (struct fcoe_kcqe *) kcqe; | |
3964 | u32 l5_cid = fc_kcqe->fcoe_conn_id + BNX2X_FCOE_L5_CID_BASE; | |
3965 | struct cnic_context *ctx = &cp->ctx_tbl[l5_cid]; | |
3966 | ||
3967 | ctx->timestamp = jiffies; | |
3968 | ctx->wait_cond = 1; | |
3969 | wake_up(&ctx->waitq); | |
3970 | } | |
3971 | ||
a4636960 MC |
3972 | static void cnic_cm_process_kcqe(struct cnic_dev *dev, struct kcqe *kcqe) |
3973 | { | |
3974 | struct cnic_local *cp = dev->cnic_priv; | |
3975 | struct l4_kcq *l4kcqe = (struct l4_kcq *) kcqe; | |
3976 | u8 opcode = l4kcqe->op_code; | |
3977 | u32 l5_cid; | |
3978 | struct cnic_sock *csk; | |
3979 | ||
e1928c86 MC |
3980 | if (opcode == FCOE_RAMROD_CMD_ID_TERMINATE_CONN) { |
3981 | cnic_process_fcoe_term_conn(dev, kcqe); | |
3982 | return; | |
3983 | } | |
a4636960 MC |
3984 | if (opcode == L4_KCQE_OPCODE_VALUE_OFFLOAD_PG || |
3985 | opcode == L4_KCQE_OPCODE_VALUE_UPDATE_PG) { | |
3986 | cnic_cm_process_offld_pg(dev, l4kcqe); | |
3987 | return; | |
3988 | } | |
3989 | ||
3990 | l5_cid = l4kcqe->conn_id; | |
3991 | if (opcode & 0x80) | |
3992 | l5_cid = l4kcqe->cid; | |
3993 | if (l5_cid >= MAX_CM_SK_TBL_SZ) | |
3994 | return; | |
3995 | ||
3996 | csk = &cp->csk_tbl[l5_cid]; | |
3997 | csk_hold(csk); | |
3998 | ||
3999 | if (!cnic_in_use(csk)) { | |
4000 | csk_put(csk); | |
4001 | return; | |
4002 | } | |
4003 | ||
4004 | switch (opcode) { | |
a9736c08 EW |
4005 | case L5CM_RAMROD_CMD_ID_TCP_CONNECT: |
4006 | if (l4kcqe->status != 0) { | |
4007 | clear_bit(SK_F_OFFLD_SCHED, &csk->flags); | |
4008 | cnic_cm_upcall(cp, csk, | |
4009 | L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE); | |
4010 | } | |
4011 | break; | |
a4636960 MC |
4012 | case L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE: |
4013 | if (l4kcqe->status == 0) | |
4014 | set_bit(SK_F_OFFLD_COMPLETE, &csk->flags); | |
8ec3e702 MC |
4015 | else if (l4kcqe->status == |
4016 | L4_KCQE_COMPLETION_STATUS_PARITY_ERROR) | |
0cb1f4b9 | 4017 | set_bit(SK_F_HW_ERR, &csk->flags); |
a4636960 MC |
4018 | |
4019 | smp_mb__before_clear_bit(); | |
4020 | clear_bit(SK_F_OFFLD_SCHED, &csk->flags); | |
4021 | cnic_cm_upcall(cp, csk, opcode); | |
4022 | break; | |
4023 | ||
7bc910fd EW |
4024 | case L5CM_RAMROD_CMD_ID_CLOSE: |
4025 | if (l4kcqe->status != 0) { | |
4026 | netdev_warn(dev->netdev, "RAMROD CLOSE compl with " | |
4027 | "status 0x%x\n", l4kcqe->status); | |
4028 | opcode = L4_KCQE_OPCODE_VALUE_CLOSE_COMP; | |
4029 | /* Fall through */ | |
4030 | } else { | |
4031 | break; | |
4032 | } | |
a4636960 | 4033 | case L4_KCQE_OPCODE_VALUE_RESET_RECEIVED: |
a4636960 MC |
4034 | case L4_KCQE_OPCODE_VALUE_CLOSE_COMP: |
4035 | case L4_KCQE_OPCODE_VALUE_RESET_COMP: | |
71034ba8 MC |
4036 | case L5CM_RAMROD_CMD_ID_SEARCHER_DELETE: |
4037 | case L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD: | |
8ec3e702 | 4038 | if (l4kcqe->status == L4_KCQE_COMPLETION_STATUS_PARITY_ERROR) |
23021c21 MC |
4039 | set_bit(SK_F_HW_ERR, &csk->flags); |
4040 | ||
a4636960 MC |
4041 | cp->close_conn(csk, opcode); |
4042 | break; | |
4043 | ||
4044 | case L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED: | |
101c40c8 MC |
4045 | /* after we already sent CLOSE_REQ */ |
4046 | if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags) && | |
4047 | !test_bit(SK_F_OFFLD_COMPLETE, &csk->flags) && | |
4048 | csk->state == L4_KCQE_OPCODE_VALUE_CLOSE_COMP) | |
4049 | cp->close_conn(csk, L4_KCQE_OPCODE_VALUE_RESET_COMP); | |
4050 | else | |
4051 | cnic_cm_upcall(cp, csk, opcode); | |
a4636960 MC |
4052 | break; |
4053 | } | |
4054 | csk_put(csk); | |
4055 | } | |
4056 | ||
4057 | static void cnic_cm_indicate_kcqe(void *data, struct kcqe *kcqe[], u32 num) | |
4058 | { | |
4059 | struct cnic_dev *dev = data; | |
4060 | int i; | |
4061 | ||
4062 | for (i = 0; i < num; i++) | |
4063 | cnic_cm_process_kcqe(dev, kcqe[i]); | |
4064 | } | |
4065 | ||
4066 | static struct cnic_ulp_ops cm_ulp_ops = { | |
4067 | .indicate_kcqes = cnic_cm_indicate_kcqe, | |
4068 | }; | |
4069 | ||
4070 | static void cnic_cm_free_mem(struct cnic_dev *dev) | |
4071 | { | |
4072 | struct cnic_local *cp = dev->cnic_priv; | |
4073 | ||
4074 | kfree(cp->csk_tbl); | |
4075 | cp->csk_tbl = NULL; | |
4076 | cnic_free_id_tbl(&cp->csk_port_tbl); | |
4077 | } | |
4078 | ||
4079 | static int cnic_cm_alloc_mem(struct cnic_dev *dev) | |
4080 | { | |
4081 | struct cnic_local *cp = dev->cnic_priv; | |
11f23aa8 | 4082 | u32 port_id; |
a4636960 MC |
4083 | |
4084 | cp->csk_tbl = kzalloc(sizeof(struct cnic_sock) * MAX_CM_SK_TBL_SZ, | |
4085 | GFP_KERNEL); | |
4086 | if (!cp->csk_tbl) | |
4087 | return -ENOMEM; | |
4088 | ||
e00adf39 | 4089 | port_id = prandom_u32(); |
11f23aa8 | 4090 | port_id %= CNIC_LOCAL_PORT_RANGE; |
a4636960 | 4091 | if (cnic_init_id_tbl(&cp->csk_port_tbl, CNIC_LOCAL_PORT_RANGE, |
11f23aa8 | 4092 | CNIC_LOCAL_PORT_MIN, port_id)) { |
a4636960 MC |
4093 | cnic_cm_free_mem(dev); |
4094 | return -ENOMEM; | |
4095 | } | |
4096 | return 0; | |
4097 | } | |
4098 | ||
4099 | static int cnic_ready_to_close(struct cnic_sock *csk, u32 opcode) | |
4100 | { | |
943189f1 MC |
4101 | if (test_and_clear_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) { |
4102 | /* Unsolicited RESET_COMP or RESET_RECEIVED */ | |
4103 | opcode = L4_KCQE_OPCODE_VALUE_RESET_RECEIVED; | |
4104 | csk->state = opcode; | |
a4636960 | 4105 | } |
943189f1 MC |
4106 | |
4107 | /* 1. If event opcode matches the expected event in csk->state | |
101c40c8 MC |
4108 | * 2. If the expected event is CLOSE_COMP or RESET_COMP, we accept any |
4109 | * event | |
7b34a464 MC |
4110 | * 3. If the expected event is 0, meaning the connection was never |
4111 | * never established, we accept the opcode from cm_abort. | |
66883e90 | 4112 | */ |
7b34a464 | 4113 | if (opcode == csk->state || csk->state == 0 || |
101c40c8 MC |
4114 | csk->state == L4_KCQE_OPCODE_VALUE_CLOSE_COMP || |
4115 | csk->state == L4_KCQE_OPCODE_VALUE_RESET_COMP) { | |
7b34a464 MC |
4116 | if (!test_and_set_bit(SK_F_CLOSING, &csk->flags)) { |
4117 | if (csk->state == 0) | |
4118 | csk->state = opcode; | |
66883e90 | 4119 | return 1; |
7b34a464 | 4120 | } |
66883e90 | 4121 | } |
a4636960 MC |
4122 | return 0; |
4123 | } | |
4124 | ||
4125 | static void cnic_close_bnx2_conn(struct cnic_sock *csk, u32 opcode) | |
4126 | { | |
4127 | struct cnic_dev *dev = csk->dev; | |
4128 | struct cnic_local *cp = dev->cnic_priv; | |
4129 | ||
a1e621bf MC |
4130 | if (opcode == L4_KCQE_OPCODE_VALUE_RESET_RECEIVED) { |
4131 | cnic_cm_upcall(cp, csk, opcode); | |
4132 | return; | |
4133 | } | |
4134 | ||
a4636960 | 4135 | clear_bit(SK_F_CONNECT_START, &csk->flags); |
66883e90 | 4136 | cnic_close_conn(csk); |
7b34a464 | 4137 | csk->state = opcode; |
66883e90 | 4138 | cnic_cm_upcall(cp, csk, opcode); |
a4636960 MC |
4139 | } |
4140 | ||
4141 | static void cnic_cm_stop_bnx2_hw(struct cnic_dev *dev) | |
4142 | { | |
4143 | } | |
4144 | ||
4145 | static int cnic_cm_init_bnx2_hw(struct cnic_dev *dev) | |
4146 | { | |
4147 | u32 seed; | |
4148 | ||
e00adf39 | 4149 | seed = prandom_u32(); |
a4636960 MC |
4150 | cnic_ctx_wr(dev, 45, 0, seed); |
4151 | return 0; | |
4152 | } | |
4153 | ||
71034ba8 MC |
4154 | static void cnic_close_bnx2x_conn(struct cnic_sock *csk, u32 opcode) |
4155 | { | |
4156 | struct cnic_dev *dev = csk->dev; | |
4157 | struct cnic_local *cp = dev->cnic_priv; | |
4158 | struct cnic_context *ctx = &cp->ctx_tbl[csk->l5_cid]; | |
4159 | union l5cm_specific_data l5_data; | |
4160 | u32 cmd = 0; | |
4161 | int close_complete = 0; | |
4162 | ||
4163 | switch (opcode) { | |
4164 | case L4_KCQE_OPCODE_VALUE_RESET_RECEIVED: | |
4165 | case L4_KCQE_OPCODE_VALUE_CLOSE_COMP: | |
4166 | case L4_KCQE_OPCODE_VALUE_RESET_COMP: | |
7b34a464 | 4167 | if (cnic_ready_to_close(csk, opcode)) { |
23021c21 MC |
4168 | if (test_bit(SK_F_HW_ERR, &csk->flags)) |
4169 | close_complete = 1; | |
4170 | else if (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags)) | |
7b34a464 MC |
4171 | cmd = L5CM_RAMROD_CMD_ID_SEARCHER_DELETE; |
4172 | else | |
4173 | close_complete = 1; | |
4174 | } | |
71034ba8 MC |
4175 | break; |
4176 | case L5CM_RAMROD_CMD_ID_SEARCHER_DELETE: | |
4177 | cmd = L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD; | |
4178 | break; | |
4179 | case L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD: | |
4180 | close_complete = 1; | |
4181 | break; | |
4182 | } | |
4183 | if (cmd) { | |
4184 | memset(&l5_data, 0, sizeof(l5_data)); | |
4185 | ||
4186 | cnic_submit_kwqe_16(dev, cmd, csk->cid, ISCSI_CONNECTION_TYPE, | |
4187 | &l5_data); | |
4188 | } else if (close_complete) { | |
4189 | ctx->timestamp = jiffies; | |
4190 | cnic_close_conn(csk); | |
4191 | cnic_cm_upcall(cp, csk, csk->state); | |
4192 | } | |
4193 | } | |
4194 | ||
4195 | static void cnic_cm_stop_bnx2x_hw(struct cnic_dev *dev) | |
4196 | { | |
fdf24086 | 4197 | struct cnic_local *cp = dev->cnic_priv; |
fdf24086 MC |
4198 | |
4199 | if (!cp->ctx_tbl) | |
4200 | return; | |
4201 | ||
4202 | if (!netif_running(dev->netdev)) | |
4203 | return; | |
4204 | ||
74e49bbd | 4205 | cnic_bnx2x_delete_wait(dev, 0); |
fdf24086 MC |
4206 | |
4207 | cancel_delayed_work(&cp->delete_task); | |
4208 | flush_workqueue(cnic_wq); | |
4209 | ||
4210 | if (atomic_read(&cp->iscsi_conn) != 0) | |
4211 | netdev_warn(dev->netdev, "%d iSCSI connections not destroyed\n", | |
4212 | atomic_read(&cp->iscsi_conn)); | |
71034ba8 MC |
4213 | } |
4214 | ||
4215 | static int cnic_cm_init_bnx2x_hw(struct cnic_dev *dev) | |
4216 | { | |
4217 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 4218 | struct bnx2x *bp = netdev_priv(dev->netdev); |
1420398d | 4219 | u32 pfid = cp->pfid; |
523224a3 | 4220 | u32 port = CNIC_PORT(cp); |
71034ba8 MC |
4221 | |
4222 | cnic_init_bnx2x_mac(dev); | |
4223 | cnic_bnx2x_set_tcp_timestamp(dev, 1); | |
4224 | ||
4225 | CNIC_WR16(dev, BAR_XSTRORM_INTMEM + | |
1420398d | 4226 | XSTORM_ISCSI_LOCAL_VLAN_OFFSET(pfid), 0); |
71034ba8 MC |
4227 | |
4228 | CNIC_WR(dev, BAR_XSTRORM_INTMEM + | |
523224a3 | 4229 | XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_ENABLED_OFFSET(port), 1); |
71034ba8 | 4230 | CNIC_WR(dev, BAR_XSTRORM_INTMEM + |
523224a3 | 4231 | XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_MAX_COUNT_OFFSET(port), |
71034ba8 MC |
4232 | DEF_MAX_DA_COUNT); |
4233 | ||
4234 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + | |
1420398d | 4235 | XSTORM_ISCSI_TCP_VARS_TTL_OFFSET(pfid), DEF_TTL); |
71034ba8 | 4236 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 4237 | XSTORM_ISCSI_TCP_VARS_TOS_OFFSET(pfid), DEF_TOS); |
71034ba8 | 4238 | CNIC_WR8(dev, BAR_XSTRORM_INTMEM + |
1420398d | 4239 | XSTORM_ISCSI_TCP_VARS_ADV_WND_SCL_OFFSET(pfid), 2); |
71034ba8 | 4240 | CNIC_WR(dev, BAR_XSTRORM_INTMEM + |
1420398d | 4241 | XSTORM_TCP_TX_SWS_TIMER_VAL_OFFSET(pfid), DEF_SWS_TIMER); |
71034ba8 | 4242 | |
1420398d | 4243 | CNIC_WR(dev, BAR_TSTRORM_INTMEM + TSTORM_TCP_MAX_CWND_OFFSET(pfid), |
71034ba8 MC |
4244 | DEF_MAX_CWND); |
4245 | return 0; | |
4246 | } | |
4247 | ||
fdf24086 MC |
4248 | static void cnic_delete_task(struct work_struct *work) |
4249 | { | |
4250 | struct cnic_local *cp; | |
4251 | struct cnic_dev *dev; | |
4252 | u32 i; | |
4253 | int need_resched = 0; | |
4254 | ||
4255 | cp = container_of(work, struct cnic_local, delete_task.work); | |
4256 | dev = cp->dev; | |
4257 | ||
fab0dc89 DK |
4258 | if (test_and_clear_bit(CNIC_LCL_FL_STOP_ISCSI, &cp->cnic_local_flags)) { |
4259 | struct drv_ctl_info info; | |
4260 | ||
fab0dc89 | 4261 | cnic_ulp_stop_one(cp, CNIC_ULP_ISCSI); |
fab0dc89 DK |
4262 | |
4263 | info.cmd = DRV_CTL_ISCSI_STOPPED_CMD; | |
4264 | cp->ethdev->drv_ctl(dev->netdev, &info); | |
4265 | } | |
4266 | ||
fdf24086 MC |
4267 | for (i = 0; i < cp->max_cid_space; i++) { |
4268 | struct cnic_context *ctx = &cp->ctx_tbl[i]; | |
619c5cb6 | 4269 | int err; |
fdf24086 MC |
4270 | |
4271 | if (!test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags) || | |
4272 | !test_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags)) | |
4273 | continue; | |
4274 | ||
4275 | if (!time_after(jiffies, ctx->timestamp + (2 * HZ))) { | |
4276 | need_resched = 1; | |
4277 | continue; | |
4278 | } | |
4279 | ||
4280 | if (!test_and_clear_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags)) | |
4281 | continue; | |
4282 | ||
619c5cb6 | 4283 | err = cnic_bnx2x_destroy_ramrod(dev, i); |
fdf24086 MC |
4284 | |
4285 | cnic_free_bnx2x_conn_resc(dev, i); | |
619c5cb6 VZ |
4286 | if (!err) { |
4287 | if (ctx->ulp_proto_id == CNIC_ULP_ISCSI) | |
4288 | atomic_dec(&cp->iscsi_conn); | |
fdf24086 | 4289 | |
619c5cb6 VZ |
4290 | clear_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags); |
4291 | } | |
fdf24086 MC |
4292 | } |
4293 | ||
4294 | if (need_resched) | |
4295 | queue_delayed_work(cnic_wq, &cp->delete_task, | |
4296 | msecs_to_jiffies(10)); | |
4297 | ||
4298 | } | |
4299 | ||
a4636960 MC |
4300 | static int cnic_cm_open(struct cnic_dev *dev) |
4301 | { | |
4302 | struct cnic_local *cp = dev->cnic_priv; | |
4303 | int err; | |
4304 | ||
4305 | err = cnic_cm_alloc_mem(dev); | |
4306 | if (err) | |
4307 | return err; | |
4308 | ||
4309 | err = cp->start_cm(dev); | |
4310 | ||
4311 | if (err) | |
4312 | goto err_out; | |
4313 | ||
fdf24086 MC |
4314 | INIT_DELAYED_WORK(&cp->delete_task, cnic_delete_task); |
4315 | ||
a4636960 MC |
4316 | dev->cm_create = cnic_cm_create; |
4317 | dev->cm_destroy = cnic_cm_destroy; | |
4318 | dev->cm_connect = cnic_cm_connect; | |
4319 | dev->cm_abort = cnic_cm_abort; | |
4320 | dev->cm_close = cnic_cm_close; | |
4321 | dev->cm_select_dev = cnic_cm_select_dev; | |
4322 | ||
4323 | cp->ulp_handle[CNIC_ULP_L4] = dev; | |
4324 | rcu_assign_pointer(cp->ulp_ops[CNIC_ULP_L4], &cm_ulp_ops); | |
4325 | return 0; | |
4326 | ||
4327 | err_out: | |
4328 | cnic_cm_free_mem(dev); | |
4329 | return err; | |
4330 | } | |
4331 | ||
4332 | static int cnic_cm_shutdown(struct cnic_dev *dev) | |
4333 | { | |
4334 | struct cnic_local *cp = dev->cnic_priv; | |
4335 | int i; | |
4336 | ||
a4636960 MC |
4337 | if (!cp->csk_tbl) |
4338 | return 0; | |
4339 | ||
4340 | for (i = 0; i < MAX_CM_SK_TBL_SZ; i++) { | |
4341 | struct cnic_sock *csk = &cp->csk_tbl[i]; | |
4342 | ||
4343 | clear_bit(SK_F_INUSE, &csk->flags); | |
4344 | cnic_cm_cleanup(csk); | |
4345 | } | |
4346 | cnic_cm_free_mem(dev); | |
4347 | ||
4348 | return 0; | |
4349 | } | |
4350 | ||
4351 | static void cnic_init_context(struct cnic_dev *dev, u32 cid) | |
4352 | { | |
a4636960 MC |
4353 | u32 cid_addr; |
4354 | int i; | |
4355 | ||
a4636960 MC |
4356 | cid_addr = GET_CID_ADDR(cid); |
4357 | ||
4358 | for (i = 0; i < CTX_SIZE; i += 4) | |
4359 | cnic_ctx_wr(dev, cid_addr, i, 0); | |
4360 | } | |
4361 | ||
4362 | static int cnic_setup_5709_context(struct cnic_dev *dev, int valid) | |
4363 | { | |
4364 | struct cnic_local *cp = dev->cnic_priv; | |
4365 | int ret = 0, i; | |
4366 | u32 valid_bit = valid ? BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID : 0; | |
4367 | ||
4ce45e02 | 4368 | if (BNX2_CHIP(cp) != BNX2_CHIP_5709) |
a4636960 MC |
4369 | return 0; |
4370 | ||
4371 | for (i = 0; i < cp->ctx_blks; i++) { | |
4372 | int j; | |
4373 | u32 idx = cp->ctx_arr[i].cid / cp->cids_per_blk; | |
4374 | u32 val; | |
4375 | ||
2bc4078e | 4376 | memset(cp->ctx_arr[i].ctx, 0, BNX2_PAGE_SIZE); |
a4636960 MC |
4377 | |
4378 | CNIC_WR(dev, BNX2_CTX_HOST_PAGE_TBL_DATA0, | |
4379 | (cp->ctx_arr[i].mapping & 0xffffffff) | valid_bit); | |
4380 | CNIC_WR(dev, BNX2_CTX_HOST_PAGE_TBL_DATA1, | |
4381 | (u64) cp->ctx_arr[i].mapping >> 32); | |
4382 | CNIC_WR(dev, BNX2_CTX_HOST_PAGE_TBL_CTRL, idx | | |
4383 | BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ); | |
4384 | for (j = 0; j < 10; j++) { | |
4385 | ||
4386 | val = CNIC_RD(dev, BNX2_CTX_HOST_PAGE_TBL_CTRL); | |
4387 | if (!(val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ)) | |
4388 | break; | |
4389 | udelay(5); | |
4390 | } | |
4391 | if (val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ) { | |
4392 | ret = -EBUSY; | |
4393 | break; | |
4394 | } | |
4395 | } | |
4396 | return ret; | |
4397 | } | |
4398 | ||
4399 | static void cnic_free_irq(struct cnic_dev *dev) | |
4400 | { | |
4401 | struct cnic_local *cp = dev->cnic_priv; | |
4402 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4403 | ||
4404 | if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) { | |
4405 | cp->disable_int_sync(dev); | |
6e0dc643 | 4406 | tasklet_kill(&cp->cnic_irq_task); |
a4636960 MC |
4407 | free_irq(ethdev->irq_arr[0].vector, dev); |
4408 | } | |
4409 | } | |
4410 | ||
6e0dc643 MC |
4411 | static int cnic_request_irq(struct cnic_dev *dev) |
4412 | { | |
4413 | struct cnic_local *cp = dev->cnic_priv; | |
4414 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4415 | int err; | |
4416 | ||
4417 | err = request_irq(ethdev->irq_arr[0].vector, cnic_irq, 0, "cnic", dev); | |
4418 | if (err) | |
4419 | tasklet_disable(&cp->cnic_irq_task); | |
4420 | ||
4421 | return err; | |
4422 | } | |
4423 | ||
a4636960 MC |
4424 | static int cnic_init_bnx2_irq(struct cnic_dev *dev) |
4425 | { | |
4426 | struct cnic_local *cp = dev->cnic_priv; | |
4427 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4428 | ||
4429 | if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) { | |
4430 | int err, i = 0; | |
4431 | int sblk_num = cp->status_blk_num; | |
4432 | u32 base = ((sblk_num - 1) * BNX2_HC_SB_CONFIG_SIZE) + | |
4433 | BNX2_HC_SB_CONFIG_1; | |
4434 | ||
4435 | CNIC_WR(dev, base, BNX2_HC_SB_CONFIG_1_ONE_SHOT); | |
4436 | ||
4437 | CNIC_WR(dev, base + BNX2_HC_COMP_PROD_TRIP_OFF, (2 << 16) | 8); | |
4438 | CNIC_WR(dev, base + BNX2_HC_COM_TICKS_OFF, (64 << 16) | 220); | |
4439 | CNIC_WR(dev, base + BNX2_HC_CMD_TICKS_OFF, (64 << 16) | 220); | |
4440 | ||
a4dde3ab | 4441 | cp->last_status_idx = cp->status_blk.bnx2->status_idx; |
164165da | 4442 | tasklet_init(&cp->cnic_irq_task, cnic_service_bnx2_msix, |
a4636960 | 4443 | (unsigned long) dev); |
6e0dc643 MC |
4444 | err = cnic_request_irq(dev); |
4445 | if (err) | |
a4636960 | 4446 | return err; |
6e0dc643 | 4447 | |
a4dde3ab | 4448 | while (cp->status_blk.bnx2->status_completion_producer_index && |
a4636960 MC |
4449 | i < 10) { |
4450 | CNIC_WR(dev, BNX2_HC_COALESCE_NOW, | |
4451 | 1 << (11 + sblk_num)); | |
4452 | udelay(10); | |
4453 | i++; | |
4454 | barrier(); | |
4455 | } | |
a4dde3ab | 4456 | if (cp->status_blk.bnx2->status_completion_producer_index) { |
a4636960 MC |
4457 | cnic_free_irq(dev); |
4458 | goto failed; | |
4459 | } | |
4460 | ||
4461 | } else { | |
a4dde3ab | 4462 | struct status_block *sblk = cp->status_blk.gen; |
a4636960 MC |
4463 | u32 hc_cmd = CNIC_RD(dev, BNX2_HC_COMMAND); |
4464 | int i = 0; | |
4465 | ||
4466 | while (sblk->status_completion_producer_index && i < 10) { | |
4467 | CNIC_WR(dev, BNX2_HC_COMMAND, | |
4468 | hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT); | |
4469 | udelay(10); | |
4470 | i++; | |
4471 | barrier(); | |
4472 | } | |
4473 | if (sblk->status_completion_producer_index) | |
4474 | goto failed; | |
4475 | ||
4476 | } | |
4477 | return 0; | |
4478 | ||
4479 | failed: | |
ddf79b20 | 4480 | netdev_err(dev->netdev, "KCQ index not resetting to 0\n"); |
a4636960 MC |
4481 | return -EBUSY; |
4482 | } | |
4483 | ||
4484 | static void cnic_enable_bnx2_int(struct cnic_dev *dev) | |
4485 | { | |
4486 | struct cnic_local *cp = dev->cnic_priv; | |
4487 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4488 | ||
4489 | if (!(ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX)) | |
4490 | return; | |
4491 | ||
4492 | CNIC_WR(dev, BNX2_PCICFG_INT_ACK_CMD, cp->int_num | | |
4493 | BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | cp->last_status_idx); | |
4494 | } | |
4495 | ||
4496 | static void cnic_disable_bnx2_int_sync(struct cnic_dev *dev) | |
4497 | { | |
4498 | struct cnic_local *cp = dev->cnic_priv; | |
4499 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4500 | ||
4501 | if (!(ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX)) | |
4502 | return; | |
4503 | ||
4504 | CNIC_WR(dev, BNX2_PCICFG_INT_ACK_CMD, cp->int_num | | |
4505 | BNX2_PCICFG_INT_ACK_CMD_MASK_INT); | |
4506 | CNIC_RD(dev, BNX2_PCICFG_INT_ACK_CMD); | |
4507 | synchronize_irq(ethdev->irq_arr[0].vector); | |
4508 | } | |
4509 | ||
4510 | static void cnic_init_bnx2_tx_ring(struct cnic_dev *dev) | |
4511 | { | |
4512 | struct cnic_local *cp = dev->cnic_priv; | |
4513 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
cd801536 | 4514 | struct cnic_uio_dev *udev = cp->udev; |
a4636960 MC |
4515 | u32 cid_addr, tx_cid, sb_id; |
4516 | u32 val, offset0, offset1, offset2, offset3; | |
4517 | int i; | |
2bc4078e | 4518 | struct bnx2_tx_bd *txbd; |
cd801536 | 4519 | dma_addr_t buf_map, ring_map = udev->l2_ring_map; |
a4dde3ab | 4520 | struct status_block *s_blk = cp->status_blk.gen; |
a4636960 MC |
4521 | |
4522 | sb_id = cp->status_blk_num; | |
4523 | tx_cid = 20; | |
a4636960 MC |
4524 | cp->tx_cons_ptr = &s_blk->status_tx_quick_consumer_index2; |
4525 | if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) { | |
a4dde3ab | 4526 | struct status_block_msix *sblk = cp->status_blk.bnx2; |
a4636960 MC |
4527 | |
4528 | tx_cid = TX_TSS_CID + sb_id - 1; | |
a4636960 MC |
4529 | CNIC_WR(dev, BNX2_TSCH_TSS_CFG, (sb_id << 24) | |
4530 | (TX_TSS_CID << 7)); | |
4531 | cp->tx_cons_ptr = &sblk->status_tx_quick_consumer_index; | |
4532 | } | |
4533 | cp->tx_cons = *cp->tx_cons_ptr; | |
4534 | ||
4535 | cid_addr = GET_CID_ADDR(tx_cid); | |
4ce45e02 | 4536 | if (BNX2_CHIP(cp) == BNX2_CHIP_5709) { |
a4636960 MC |
4537 | u32 cid_addr2 = GET_CID_ADDR(tx_cid + 4) + 0x40; |
4538 | ||
4539 | for (i = 0; i < PHY_CTX_SIZE; i += 4) | |
4540 | cnic_ctx_wr(dev, cid_addr2, i, 0); | |
4541 | ||
4542 | offset0 = BNX2_L2CTX_TYPE_XI; | |
4543 | offset1 = BNX2_L2CTX_CMD_TYPE_XI; | |
4544 | offset2 = BNX2_L2CTX_TBDR_BHADDR_HI_XI; | |
4545 | offset3 = BNX2_L2CTX_TBDR_BHADDR_LO_XI; | |
4546 | } else { | |
b58ffb41 MC |
4547 | cnic_init_context(dev, tx_cid); |
4548 | cnic_init_context(dev, tx_cid + 1); | |
4549 | ||
a4636960 MC |
4550 | offset0 = BNX2_L2CTX_TYPE; |
4551 | offset1 = BNX2_L2CTX_CMD_TYPE; | |
4552 | offset2 = BNX2_L2CTX_TBDR_BHADDR_HI; | |
4553 | offset3 = BNX2_L2CTX_TBDR_BHADDR_LO; | |
4554 | } | |
4555 | val = BNX2_L2CTX_TYPE_TYPE_L2 | BNX2_L2CTX_TYPE_SIZE_L2; | |
4556 | cnic_ctx_wr(dev, cid_addr, offset0, val); | |
4557 | ||
4558 | val = BNX2_L2CTX_CMD_TYPE_TYPE_L2 | (8 << 16); | |
4559 | cnic_ctx_wr(dev, cid_addr, offset1, val); | |
4560 | ||
43d620c8 | 4561 | txbd = udev->l2_ring; |
a4636960 | 4562 | |
cd801536 | 4563 | buf_map = udev->l2_buf_map; |
2bc4078e | 4564 | for (i = 0; i < BNX2_MAX_TX_DESC_CNT; i++, txbd++) { |
a4636960 MC |
4565 | txbd->tx_bd_haddr_hi = (u64) buf_map >> 32; |
4566 | txbd->tx_bd_haddr_lo = (u64) buf_map & 0xffffffff; | |
4567 | } | |
cd801536 | 4568 | val = (u64) ring_map >> 32; |
a4636960 MC |
4569 | cnic_ctx_wr(dev, cid_addr, offset2, val); |
4570 | txbd->tx_bd_haddr_hi = val; | |
4571 | ||
cd801536 | 4572 | val = (u64) ring_map & 0xffffffff; |
a4636960 MC |
4573 | cnic_ctx_wr(dev, cid_addr, offset3, val); |
4574 | txbd->tx_bd_haddr_lo = val; | |
4575 | } | |
4576 | ||
4577 | static void cnic_init_bnx2_rx_ring(struct cnic_dev *dev) | |
4578 | { | |
4579 | struct cnic_local *cp = dev->cnic_priv; | |
4580 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
cd801536 | 4581 | struct cnic_uio_dev *udev = cp->udev; |
a4636960 MC |
4582 | u32 cid_addr, sb_id, val, coal_reg, coal_val; |
4583 | int i; | |
2bc4078e | 4584 | struct bnx2_rx_bd *rxbd; |
a4dde3ab | 4585 | struct status_block *s_blk = cp->status_blk.gen; |
cd801536 | 4586 | dma_addr_t ring_map = udev->l2_ring_map; |
a4636960 MC |
4587 | |
4588 | sb_id = cp->status_blk_num; | |
4589 | cnic_init_context(dev, 2); | |
4590 | cp->rx_cons_ptr = &s_blk->status_rx_quick_consumer_index2; | |
4591 | coal_reg = BNX2_HC_COMMAND; | |
4592 | coal_val = CNIC_RD(dev, coal_reg); | |
4593 | if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) { | |
a4dde3ab | 4594 | struct status_block_msix *sblk = cp->status_blk.bnx2; |
a4636960 MC |
4595 | |
4596 | cp->rx_cons_ptr = &sblk->status_rx_quick_consumer_index; | |
4597 | coal_reg = BNX2_HC_COALESCE_NOW; | |
4598 | coal_val = 1 << (11 + sb_id); | |
4599 | } | |
4600 | i = 0; | |
4601 | while (!(*cp->rx_cons_ptr != 0) && i < 10) { | |
4602 | CNIC_WR(dev, coal_reg, coal_val); | |
4603 | udelay(10); | |
4604 | i++; | |
4605 | barrier(); | |
4606 | } | |
4607 | cp->rx_cons = *cp->rx_cons_ptr; | |
4608 | ||
4609 | cid_addr = GET_CID_ADDR(2); | |
4610 | val = BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE | | |
4611 | BNX2_L2CTX_CTX_TYPE_SIZE_L2 | (0x02 << 8); | |
4612 | cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_CTX_TYPE, val); | |
4613 | ||
4614 | if (sb_id == 0) | |
d0549382 | 4615 | val = 2 << BNX2_L2CTX_L2_STATUSB_NUM_SHIFT; |
a4636960 | 4616 | else |
d0549382 | 4617 | val = BNX2_L2CTX_L2_STATUSB_NUM(sb_id); |
a4636960 MC |
4618 | cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_HOST_BDIDX, val); |
4619 | ||
2bc4078e MC |
4620 | rxbd = udev->l2_ring + BNX2_PAGE_SIZE; |
4621 | for (i = 0; i < BNX2_MAX_RX_DESC_CNT; i++, rxbd++) { | |
a4636960 MC |
4622 | dma_addr_t buf_map; |
4623 | int n = (i % cp->l2_rx_ring_size) + 1; | |
4624 | ||
cd801536 | 4625 | buf_map = udev->l2_buf_map + (n * cp->l2_single_buf_size); |
a4636960 MC |
4626 | rxbd->rx_bd_len = cp->l2_single_buf_size; |
4627 | rxbd->rx_bd_flags = RX_BD_FLAGS_START | RX_BD_FLAGS_END; | |
4628 | rxbd->rx_bd_haddr_hi = (u64) buf_map >> 32; | |
4629 | rxbd->rx_bd_haddr_lo = (u64) buf_map & 0xffffffff; | |
4630 | } | |
2bc4078e | 4631 | val = (u64) (ring_map + BNX2_PAGE_SIZE) >> 32; |
a4636960 MC |
4632 | cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_NX_BDHADDR_HI, val); |
4633 | rxbd->rx_bd_haddr_hi = val; | |
4634 | ||
2bc4078e | 4635 | val = (u64) (ring_map + BNX2_PAGE_SIZE) & 0xffffffff; |
a4636960 MC |
4636 | cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_NX_BDHADDR_LO, val); |
4637 | rxbd->rx_bd_haddr_lo = val; | |
4638 | ||
4639 | val = cnic_reg_rd_ind(dev, BNX2_RXP_SCRATCH_RXP_FLOOD); | |
4640 | cnic_reg_wr_ind(dev, BNX2_RXP_SCRATCH_RXP_FLOOD, val | (1 << 2)); | |
4641 | } | |
4642 | ||
4643 | static void cnic_shutdown_bnx2_rx_ring(struct cnic_dev *dev) | |
4644 | { | |
4645 | struct kwqe *wqes[1], l2kwqe; | |
4646 | ||
4647 | memset(&l2kwqe, 0, sizeof(l2kwqe)); | |
4648 | wqes[0] = &l2kwqe; | |
e1928c86 | 4649 | l2kwqe.kwqe_op_flag = (L2_LAYER_CODE << KWQE_LAYER_SHIFT) | |
a4636960 MC |
4650 | (L2_KWQE_OPCODE_VALUE_FLUSH << |
4651 | KWQE_OPCODE_SHIFT) | 2; | |
4652 | dev->submit_kwqes(dev, wqes, 1); | |
4653 | } | |
4654 | ||
4655 | static void cnic_set_bnx2_mac(struct cnic_dev *dev) | |
4656 | { | |
4657 | struct cnic_local *cp = dev->cnic_priv; | |
4658 | u32 val; | |
4659 | ||
4660 | val = cp->func << 2; | |
4661 | ||
4662 | cp->shmem_base = cnic_reg_rd_ind(dev, BNX2_SHM_HDR_ADDR_0 + val); | |
4663 | ||
4664 | val = cnic_reg_rd_ind(dev, cp->shmem_base + | |
4665 | BNX2_PORT_HW_CFG_ISCSI_MAC_UPPER); | |
4666 | dev->mac_addr[0] = (u8) (val >> 8); | |
4667 | dev->mac_addr[1] = (u8) val; | |
4668 | ||
4669 | CNIC_WR(dev, BNX2_EMAC_MAC_MATCH4, val); | |
4670 | ||
4671 | val = cnic_reg_rd_ind(dev, cp->shmem_base + | |
4672 | BNX2_PORT_HW_CFG_ISCSI_MAC_LOWER); | |
4673 | dev->mac_addr[2] = (u8) (val >> 24); | |
4674 | dev->mac_addr[3] = (u8) (val >> 16); | |
4675 | dev->mac_addr[4] = (u8) (val >> 8); | |
4676 | dev->mac_addr[5] = (u8) val; | |
4677 | ||
4678 | CNIC_WR(dev, BNX2_EMAC_MAC_MATCH5, val); | |
4679 | ||
4680 | val = 4 | BNX2_RPM_SORT_USER2_BC_EN; | |
4ce45e02 | 4681 | if (BNX2_CHIP(cp) != BNX2_CHIP_5709) |
a4636960 MC |
4682 | val |= BNX2_RPM_SORT_USER2_PROM_VLAN; |
4683 | ||
4684 | CNIC_WR(dev, BNX2_RPM_SORT_USER2, 0x0); | |
4685 | CNIC_WR(dev, BNX2_RPM_SORT_USER2, val); | |
4686 | CNIC_WR(dev, BNX2_RPM_SORT_USER2, val | BNX2_RPM_SORT_USER2_ENA); | |
4687 | } | |
4688 | ||
4689 | static int cnic_start_bnx2_hw(struct cnic_dev *dev) | |
4690 | { | |
4691 | struct cnic_local *cp = dev->cnic_priv; | |
4692 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
a4dde3ab | 4693 | struct status_block *sblk = cp->status_blk.gen; |
e6c28894 | 4694 | u32 val, kcq_cid_addr, kwq_cid_addr; |
a4636960 MC |
4695 | int err; |
4696 | ||
4697 | cnic_set_bnx2_mac(dev); | |
4698 | ||
4699 | val = CNIC_RD(dev, BNX2_MQ_CONFIG); | |
4700 | val &= ~BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE; | |
2bc4078e | 4701 | if (BNX2_PAGE_BITS > 12) |
a4636960 MC |
4702 | val |= (12 - 8) << 4; |
4703 | else | |
2bc4078e | 4704 | val |= (BNX2_PAGE_BITS - 8) << 4; |
a4636960 MC |
4705 | |
4706 | CNIC_WR(dev, BNX2_MQ_CONFIG, val); | |
4707 | ||
4708 | CNIC_WR(dev, BNX2_HC_COMP_PROD_TRIP, (2 << 16) | 8); | |
4709 | CNIC_WR(dev, BNX2_HC_COM_TICKS, (64 << 16) | 220); | |
4710 | CNIC_WR(dev, BNX2_HC_CMD_TICKS, (64 << 16) | 220); | |
4711 | ||
4712 | err = cnic_setup_5709_context(dev, 1); | |
4713 | if (err) | |
4714 | return err; | |
4715 | ||
4716 | cnic_init_context(dev, KWQ_CID); | |
4717 | cnic_init_context(dev, KCQ_CID); | |
4718 | ||
e6c28894 | 4719 | kwq_cid_addr = GET_CID_ADDR(KWQ_CID); |
a4636960 MC |
4720 | cp->kwq_io_addr = MB_GET_CID_ADDR(KWQ_CID) + L5_KRNLQ_HOST_QIDX; |
4721 | ||
4722 | cp->max_kwq_idx = MAX_KWQ_IDX; | |
4723 | cp->kwq_prod_idx = 0; | |
4724 | cp->kwq_con_idx = 0; | |
1f1332a3 | 4725 | set_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags); |
a4636960 | 4726 | |
4ce45e02 | 4727 | if (BNX2_CHIP(cp) == BNX2_CHIP_5706 || BNX2_CHIP(cp) == BNX2_CHIP_5708) |
a4636960 MC |
4728 | cp->kwq_con_idx_ptr = &sblk->status_rx_quick_consumer_index15; |
4729 | else | |
4730 | cp->kwq_con_idx_ptr = &sblk->status_cmd_consumer_index; | |
4731 | ||
4732 | /* Initialize the kernel work queue context. */ | |
4733 | val = KRNLQ_TYPE_TYPE_KRNLQ | KRNLQ_SIZE_TYPE_SIZE | | |
2bc4078e | 4734 | (BNX2_PAGE_BITS - 8) | KRNLQ_FLAGS_QE_SELF_SEQ; |
e6c28894 | 4735 | cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_TYPE, val); |
a4636960 | 4736 | |
2bc4078e | 4737 | val = (BNX2_PAGE_SIZE / sizeof(struct kwqe) - 1) << 16; |
e6c28894 | 4738 | cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_QE_SELF_SEQ_MAX, val); |
a4636960 | 4739 | |
2bc4078e | 4740 | val = ((BNX2_PAGE_SIZE / sizeof(struct kwqe)) << 16) | KWQ_PAGE_CNT; |
e6c28894 | 4741 | cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_PGTBL_NPAGES, val); |
a4636960 MC |
4742 | |
4743 | val = (u32) ((u64) cp->kwq_info.pgtbl_map >> 32); | |
e6c28894 | 4744 | cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_PGTBL_HADDR_HI, val); |
a4636960 MC |
4745 | |
4746 | val = (u32) cp->kwq_info.pgtbl_map; | |
e6c28894 MC |
4747 | cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_PGTBL_HADDR_LO, val); |
4748 | ||
4749 | kcq_cid_addr = GET_CID_ADDR(KCQ_CID); | |
4750 | cp->kcq1.io_addr = MB_GET_CID_ADDR(KCQ_CID) + L5_KRNLQ_HOST_QIDX; | |
a4636960 | 4751 | |
e6c28894 MC |
4752 | cp->kcq1.sw_prod_idx = 0; |
4753 | cp->kcq1.hw_prod_idx_ptr = | |
64699336 | 4754 | &sblk->status_completion_producer_index; |
a4636960 | 4755 | |
64699336 | 4756 | cp->kcq1.status_idx_ptr = &sblk->status_idx; |
a4636960 MC |
4757 | |
4758 | /* Initialize the kernel complete queue context. */ | |
4759 | val = KRNLQ_TYPE_TYPE_KRNLQ | KRNLQ_SIZE_TYPE_SIZE | | |
2bc4078e | 4760 | (BNX2_PAGE_BITS - 8) | KRNLQ_FLAGS_QE_SELF_SEQ; |
e6c28894 | 4761 | cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_TYPE, val); |
a4636960 | 4762 | |
2bc4078e | 4763 | val = (BNX2_PAGE_SIZE / sizeof(struct kcqe) - 1) << 16; |
e6c28894 | 4764 | cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_QE_SELF_SEQ_MAX, val); |
a4636960 | 4765 | |
2bc4078e | 4766 | val = ((BNX2_PAGE_SIZE / sizeof(struct kcqe)) << 16) | KCQ_PAGE_CNT; |
e6c28894 | 4767 | cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_PGTBL_NPAGES, val); |
a4636960 | 4768 | |
e6c28894 MC |
4769 | val = (u32) ((u64) cp->kcq1.dma.pgtbl_map >> 32); |
4770 | cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_PGTBL_HADDR_HI, val); | |
a4636960 | 4771 | |
e6c28894 MC |
4772 | val = (u32) cp->kcq1.dma.pgtbl_map; |
4773 | cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_PGTBL_HADDR_LO, val); | |
a4636960 MC |
4774 | |
4775 | cp->int_num = 0; | |
4776 | if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) { | |
e6c28894 | 4777 | struct status_block_msix *msblk = cp->status_blk.bnx2; |
a4636960 | 4778 | u32 sb_id = cp->status_blk_num; |
d0549382 | 4779 | u32 sb = BNX2_L2CTX_L5_STATUSB_NUM(sb_id); |
a4636960 | 4780 | |
e6c28894 | 4781 | cp->kcq1.hw_prod_idx_ptr = |
64699336 JP |
4782 | &msblk->status_completion_producer_index; |
4783 | cp->kcq1.status_idx_ptr = &msblk->status_idx; | |
4784 | cp->kwq_con_idx_ptr = &msblk->status_cmd_consumer_index; | |
a4636960 | 4785 | cp->int_num = sb_id << BNX2_PCICFG_INT_ACK_CMD_INT_NUM_SHIFT; |
e6c28894 MC |
4786 | cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_HOST_QIDX, sb); |
4787 | cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_HOST_QIDX, sb); | |
a4636960 MC |
4788 | } |
4789 | ||
4790 | /* Enable Commnad Scheduler notification when we write to the | |
4791 | * host producer index of the kernel contexts. */ | |
4792 | CNIC_WR(dev, BNX2_MQ_KNL_CMD_MASK1, 2); | |
4793 | ||
4794 | /* Enable Command Scheduler notification when we write to either | |
4795 | * the Send Queue or Receive Queue producer indexes of the kernel | |
4796 | * bypass contexts. */ | |
4797 | CNIC_WR(dev, BNX2_MQ_KNL_BYP_CMD_MASK1, 7); | |
4798 | CNIC_WR(dev, BNX2_MQ_KNL_BYP_WRITE_MASK1, 7); | |
4799 | ||
4800 | /* Notify COM when the driver post an application buffer. */ | |
4801 | CNIC_WR(dev, BNX2_MQ_KNL_RX_V2P_MASK2, 0x2000); | |
4802 | ||
4803 | /* Set the CP and COM doorbells. These two processors polls the | |
4804 | * doorbell for a non zero value before running. This must be done | |
4805 | * after setting up the kernel queue contexts. */ | |
4806 | cnic_reg_wr_ind(dev, BNX2_CP_SCRATCH + 0x20, 1); | |
4807 | cnic_reg_wr_ind(dev, BNX2_COM_SCRATCH + 0x20, 1); | |
4808 | ||
4809 | cnic_init_bnx2_tx_ring(dev); | |
4810 | cnic_init_bnx2_rx_ring(dev); | |
4811 | ||
4812 | err = cnic_init_bnx2_irq(dev); | |
4813 | if (err) { | |
ddf79b20 | 4814 | netdev_err(dev->netdev, "cnic_init_irq failed\n"); |
a4636960 MC |
4815 | cnic_reg_wr_ind(dev, BNX2_CP_SCRATCH + 0x20, 0); |
4816 | cnic_reg_wr_ind(dev, BNX2_COM_SCRATCH + 0x20, 0); | |
4817 | return err; | |
4818 | } | |
4819 | ||
ad9b4359 MC |
4820 | ethdev->drv_state |= CNIC_DRV_STATE_HANDLES_IRQ; |
4821 | ||
a4636960 MC |
4822 | return 0; |
4823 | } | |
4824 | ||
71034ba8 MC |
4825 | static void cnic_setup_bnx2x_context(struct cnic_dev *dev) |
4826 | { | |
4827 | struct cnic_local *cp = dev->cnic_priv; | |
4828 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4829 | u32 start_offset = ethdev->ctx_tbl_offset; | |
4830 | int i; | |
4831 | ||
4832 | for (i = 0; i < cp->ctx_blks; i++) { | |
4833 | struct cnic_ctx *ctx = &cp->ctx_arr[i]; | |
4834 | dma_addr_t map = ctx->mapping; | |
4835 | ||
4836 | if (cp->ctx_align) { | |
4837 | unsigned long mask = cp->ctx_align - 1; | |
4838 | ||
4839 | map = (map + mask) & ~mask; | |
4840 | } | |
4841 | ||
4842 | cnic_ctx_tbl_wr(dev, start_offset + i, map); | |
4843 | } | |
4844 | } | |
4845 | ||
4846 | static int cnic_init_bnx2x_irq(struct cnic_dev *dev) | |
4847 | { | |
4848 | struct cnic_local *cp = dev->cnic_priv; | |
4849 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
4850 | int err = 0; | |
4851 | ||
164165da | 4852 | tasklet_init(&cp->cnic_irq_task, cnic_service_bnx2x_bh, |
71034ba8 | 4853 | (unsigned long) dev); |
6e0dc643 MC |
4854 | if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) |
4855 | err = cnic_request_irq(dev); | |
4856 | ||
71034ba8 MC |
4857 | return err; |
4858 | } | |
4859 | ||
523224a3 DK |
4860 | static inline void cnic_storm_memset_hc_disable(struct cnic_dev *dev, |
4861 | u16 sb_id, u8 sb_index, | |
4862 | u8 disable) | |
4863 | { | |
68c64d20 | 4864 | struct bnx2x *bp = netdev_priv(dev->netdev); |
523224a3 DK |
4865 | |
4866 | u32 addr = BAR_CSTRORM_INTMEM + | |
4867 | CSTORM_STATUS_BLOCK_DATA_OFFSET(sb_id) + | |
4868 | offsetof(struct hc_status_block_data_e1x, index_data) + | |
4869 | sizeof(struct hc_index_data)*sb_index + | |
4870 | offsetof(struct hc_index_data, flags); | |
4871 | u16 flags = CNIC_RD16(dev, addr); | |
4872 | /* clear and set */ | |
4873 | flags &= ~HC_INDEX_DATA_HC_ENABLED; | |
4874 | flags |= (((~disable) << HC_INDEX_DATA_HC_ENABLED_SHIFT) & | |
4875 | HC_INDEX_DATA_HC_ENABLED); | |
4876 | CNIC_WR16(dev, addr, flags); | |
4877 | } | |
4878 | ||
71034ba8 MC |
4879 | static void cnic_enable_bnx2x_int(struct cnic_dev *dev) |
4880 | { | |
4881 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 4882 | struct bnx2x *bp = netdev_priv(dev->netdev); |
71034ba8 | 4883 | u8 sb_id = cp->status_blk_num; |
71034ba8 MC |
4884 | |
4885 | CNIC_WR8(dev, BAR_CSTRORM_INTMEM + | |
523224a3 DK |
4886 | CSTORM_STATUS_BLOCK_DATA_OFFSET(sb_id) + |
4887 | offsetof(struct hc_status_block_data_e1x, index_data) + | |
4888 | sizeof(struct hc_index_data)*HC_INDEX_ISCSI_EQ_CONS + | |
619c5cb6 | 4889 | offsetof(struct hc_index_data, timeout), 64 / 4); |
523224a3 | 4890 | cnic_storm_memset_hc_disable(dev, sb_id, HC_INDEX_ISCSI_EQ_CONS, 0); |
71034ba8 MC |
4891 | } |
4892 | ||
4893 | static void cnic_disable_bnx2x_int_sync(struct cnic_dev *dev) | |
4894 | { | |
4895 | } | |
4896 | ||
523224a3 DK |
4897 | static void cnic_init_bnx2x_tx_ring(struct cnic_dev *dev, |
4898 | struct client_init_ramrod_data *data) | |
71034ba8 MC |
4899 | { |
4900 | struct cnic_local *cp = dev->cnic_priv; | |
cd801536 MC |
4901 | struct cnic_uio_dev *udev = cp->udev; |
4902 | union eth_tx_bd_types *txbd = (union eth_tx_bd_types *) udev->l2_ring; | |
4903 | dma_addr_t buf_map, ring_map = udev->l2_ring_map; | |
523224a3 | 4904 | struct host_sp_status_block *sb = cp->bnx2x_def_status_blk; |
71034ba8 | 4905 | int i; |
5159fdc1 | 4906 | u32 cli = cp->ethdev->iscsi_l2_client_id; |
71034ba8 MC |
4907 | u32 val; |
4908 | ||
2bc4078e | 4909 | memset(txbd, 0, BNX2_PAGE_SIZE); |
71034ba8 | 4910 | |
cd801536 | 4911 | buf_map = udev->l2_buf_map; |
2bc4078e | 4912 | for (i = 0; i < BNX2_MAX_TX_DESC_CNT; i += 3, txbd += 3) { |
71034ba8 | 4913 | struct eth_tx_start_bd *start_bd = &txbd->start_bd; |
96bed4b9 YM |
4914 | struct eth_tx_parse_bd_e1x *pbd_e1x = |
4915 | &((txbd + 1)->parse_bd_e1x); | |
4916 | struct eth_tx_parse_bd_e2 *pbd_e2 = &((txbd + 1)->parse_bd_e2); | |
71034ba8 MC |
4917 | struct eth_tx_bd *reg_bd = &((txbd + 2)->reg_bd); |
4918 | ||
4919 | start_bd->addr_hi = cpu_to_le32((u64) buf_map >> 32); | |
4920 | start_bd->addr_lo = cpu_to_le32(buf_map & 0xffffffff); | |
4921 | reg_bd->addr_hi = start_bd->addr_hi; | |
4922 | reg_bd->addr_lo = start_bd->addr_lo + 0x10; | |
4923 | start_bd->nbytes = cpu_to_le16(0x10); | |
4924 | start_bd->nbd = cpu_to_le16(3); | |
4925 | start_bd->bd_flags.as_bitfield = ETH_TX_BD_FLAGS_START_BD; | |
96bed4b9 | 4926 | start_bd->general_data &= ~ETH_TX_START_BD_PARSE_NBDS; |
71034ba8 MC |
4927 | start_bd->general_data |= (1 << ETH_TX_START_BD_HDR_NBDS_SHIFT); |
4928 | ||
96bed4b9 YM |
4929 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) |
4930 | pbd_e2->parsing_data = (UNICAST_ADDRESS << | |
4ce45e02 | 4931 | ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE_SHIFT); |
96bed4b9 | 4932 | else |
4ce45e02 | 4933 | pbd_e1x->global_data = (UNICAST_ADDRESS << |
96bed4b9 | 4934 | ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE_SHIFT); |
71034ba8 | 4935 | } |
71034ba8 | 4936 | |
523224a3 | 4937 | val = (u64) ring_map >> 32; |
71034ba8 MC |
4938 | txbd->next_bd.addr_hi = cpu_to_le32(val); |
4939 | ||
523224a3 | 4940 | data->tx.tx_bd_page_base.hi = cpu_to_le32(val); |
71034ba8 | 4941 | |
523224a3 | 4942 | val = (u64) ring_map & 0xffffffff; |
71034ba8 MC |
4943 | txbd->next_bd.addr_lo = cpu_to_le32(val); |
4944 | ||
523224a3 | 4945 | data->tx.tx_bd_page_base.lo = cpu_to_le32(val); |
71034ba8 | 4946 | |
523224a3 DK |
4947 | /* Other ramrod params */ |
4948 | data->tx.tx_sb_index_number = HC_SP_INDEX_ETH_ISCSI_CQ_CONS; | |
4949 | data->tx.tx_status_block_id = BNX2X_DEF_SB_ID; | |
71034ba8 MC |
4950 | |
4951 | /* reset xstorm per client statistics */ | |
523224a3 | 4952 | if (cli < MAX_STAT_COUNTER_ID) { |
619c5cb6 VZ |
4953 | data->general.statistics_zero_flg = 1; |
4954 | data->general.statistics_en_flg = 1; | |
4955 | data->general.statistics_counter_id = cli; | |
6b2a541d | 4956 | } |
71034ba8 MC |
4957 | |
4958 | cp->tx_cons_ptr = | |
523224a3 | 4959 | &sb->sp_sb.index_values[HC_SP_INDEX_ETH_ISCSI_CQ_CONS]; |
71034ba8 MC |
4960 | } |
4961 | ||
523224a3 DK |
4962 | static void cnic_init_bnx2x_rx_ring(struct cnic_dev *dev, |
4963 | struct client_init_ramrod_data *data) | |
71034ba8 MC |
4964 | { |
4965 | struct cnic_local *cp = dev->cnic_priv; | |
cd801536 MC |
4966 | struct cnic_uio_dev *udev = cp->udev; |
4967 | struct eth_rx_bd *rxbd = (struct eth_rx_bd *) (udev->l2_ring + | |
2bc4078e | 4968 | BNX2_PAGE_SIZE); |
71034ba8 | 4969 | struct eth_rx_cqe_next_page *rxcqe = (struct eth_rx_cqe_next_page *) |
2bc4078e | 4970 | (udev->l2_ring + (2 * BNX2_PAGE_SIZE)); |
523224a3 | 4971 | struct host_sp_status_block *sb = cp->bnx2x_def_status_blk; |
71034ba8 | 4972 | int i; |
5159fdc1 | 4973 | u32 cli = cp->ethdev->iscsi_l2_client_id; |
523224a3 | 4974 | int cl_qzone_id = BNX2X_CL_QZONE_ID(cp, cli); |
71034ba8 | 4975 | u32 val; |
cd801536 | 4976 | dma_addr_t ring_map = udev->l2_ring_map; |
523224a3 DK |
4977 | |
4978 | /* General data */ | |
4979 | data->general.client_id = cli; | |
523224a3 DK |
4980 | data->general.activate_flg = 1; |
4981 | data->general.sp_client_id = cli; | |
619c5cb6 VZ |
4982 | data->general.mtu = cpu_to_le16(cp->l2_single_buf_size - 14); |
4983 | data->general.func_id = cp->pfid; | |
71034ba8 MC |
4984 | |
4985 | for (i = 0; i < BNX2X_MAX_RX_DESC_CNT; i++, rxbd++) { | |
4986 | dma_addr_t buf_map; | |
4987 | int n = (i % cp->l2_rx_ring_size) + 1; | |
4988 | ||
cd801536 | 4989 | buf_map = udev->l2_buf_map + (n * cp->l2_single_buf_size); |
71034ba8 MC |
4990 | rxbd->addr_hi = cpu_to_le32((u64) buf_map >> 32); |
4991 | rxbd->addr_lo = cpu_to_le32(buf_map & 0xffffffff); | |
4992 | } | |
71034ba8 | 4993 | |
2bc4078e | 4994 | val = (u64) (ring_map + BNX2_PAGE_SIZE) >> 32; |
71034ba8 | 4995 | rxbd->addr_hi = cpu_to_le32(val); |
523224a3 | 4996 | data->rx.bd_page_base.hi = cpu_to_le32(val); |
71034ba8 | 4997 | |
2bc4078e | 4998 | val = (u64) (ring_map + BNX2_PAGE_SIZE) & 0xffffffff; |
71034ba8 | 4999 | rxbd->addr_lo = cpu_to_le32(val); |
523224a3 | 5000 | data->rx.bd_page_base.lo = cpu_to_le32(val); |
71034ba8 MC |
5001 | |
5002 | rxcqe += BNX2X_MAX_RCQ_DESC_CNT; | |
2bc4078e | 5003 | val = (u64) (ring_map + (2 * BNX2_PAGE_SIZE)) >> 32; |
71034ba8 | 5004 | rxcqe->addr_hi = cpu_to_le32(val); |
523224a3 | 5005 | data->rx.cqe_page_base.hi = cpu_to_le32(val); |
71034ba8 | 5006 | |
2bc4078e | 5007 | val = (u64) (ring_map + (2 * BNX2_PAGE_SIZE)) & 0xffffffff; |
71034ba8 | 5008 | rxcqe->addr_lo = cpu_to_le32(val); |
523224a3 | 5009 | data->rx.cqe_page_base.lo = cpu_to_le32(val); |
71034ba8 | 5010 | |
523224a3 DK |
5011 | /* Other ramrod params */ |
5012 | data->rx.client_qzone_id = cl_qzone_id; | |
5013 | data->rx.rx_sb_index_number = HC_SP_INDEX_ETH_ISCSI_RX_CQ_CONS; | |
5014 | data->rx.status_block_id = BNX2X_DEF_SB_ID; | |
71034ba8 | 5015 | |
523224a3 | 5016 | data->rx.cache_line_alignment_log_size = L1_CACHE_SHIFT; |
71034ba8 | 5017 | |
619c5cb6 | 5018 | data->rx.max_bytes_on_bd = cpu_to_le16(cp->l2_single_buf_size); |
523224a3 | 5019 | data->rx.outer_vlan_removal_enable_flg = 1; |
619c5cb6 VZ |
5020 | data->rx.silent_vlan_removal_flg = 1; |
5021 | data->rx.silent_vlan_value = 0; | |
5022 | data->rx.silent_vlan_mask = 0xffff; | |
71034ba8 MC |
5023 | |
5024 | cp->rx_cons_ptr = | |
523224a3 | 5025 | &sb->sp_sb.index_values[HC_SP_INDEX_ETH_ISCSI_RX_CQ_CONS]; |
5159fdc1 | 5026 | cp->rx_cons = *cp->rx_cons_ptr; |
71034ba8 MC |
5027 | } |
5028 | ||
e21ba414 MC |
5029 | static void cnic_init_bnx2x_kcq(struct cnic_dev *dev) |
5030 | { | |
5031 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 5032 | struct bnx2x *bp = netdev_priv(dev->netdev); |
e21ba414 MC |
5033 | u32 pfid = cp->pfid; |
5034 | ||
5035 | cp->kcq1.io_addr = BAR_CSTRORM_INTMEM + | |
5036 | CSTORM_ISCSI_EQ_PROD_OFFSET(pfid, 0); | |
5037 | cp->kcq1.sw_prod_idx = 0; | |
5038 | ||
619c5cb6 | 5039 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) { |
e21ba414 MC |
5040 | struct host_hc_status_block_e2 *sb = cp->status_blk.gen; |
5041 | ||
5042 | cp->kcq1.hw_prod_idx_ptr = | |
5043 | &sb->sb.index_values[HC_INDEX_ISCSI_EQ_CONS]; | |
5044 | cp->kcq1.status_idx_ptr = | |
5045 | &sb->sb.running_index[SM_RX_ID]; | |
5046 | } else { | |
5047 | struct host_hc_status_block_e1x *sb = cp->status_blk.gen; | |
5048 | ||
5049 | cp->kcq1.hw_prod_idx_ptr = | |
5050 | &sb->sb.index_values[HC_INDEX_ISCSI_EQ_CONS]; | |
5051 | cp->kcq1.status_idx_ptr = | |
5052 | &sb->sb.running_index[SM_RX_ID]; | |
5053 | } | |
5054 | ||
619c5cb6 | 5055 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) { |
e21ba414 MC |
5056 | struct host_hc_status_block_e2 *sb = cp->status_blk.gen; |
5057 | ||
5058 | cp->kcq2.io_addr = BAR_USTRORM_INTMEM + | |
5059 | USTORM_FCOE_EQ_PROD_OFFSET(pfid); | |
5060 | cp->kcq2.sw_prod_idx = 0; | |
5061 | cp->kcq2.hw_prod_idx_ptr = | |
5062 | &sb->sb.index_values[HC_INDEX_FCOE_EQ_CONS]; | |
5063 | cp->kcq2.status_idx_ptr = | |
5064 | &sb->sb.running_index[SM_RX_ID]; | |
5065 | } | |
5066 | } | |
5067 | ||
71034ba8 MC |
5068 | static int cnic_start_bnx2x_hw(struct cnic_dev *dev) |
5069 | { | |
5070 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 5071 | struct bnx2x *bp = netdev_priv(dev->netdev); |
523224a3 | 5072 | struct cnic_eth_dev *ethdev = cp->ethdev; |
68c64d20 | 5073 | int func, ret; |
1420398d | 5074 | u32 pfid; |
71034ba8 | 5075 | |
a9e0a4f2 | 5076 | dev->stats_addr = ethdev->addr_drv_info_to_mcp; |
68c64d20 MC |
5077 | cp->port_mode = bp->common.chip_port_mode; |
5078 | cp->pfid = bp->pfid; | |
5079 | cp->func = bp->pf_num; | |
ee87a82a | 5080 | |
68c64d20 | 5081 | func = CNIC_FUNC(cp); |
1420398d MC |
5082 | pfid = cp->pfid; |
5083 | ||
71034ba8 | 5084 | ret = cnic_init_id_tbl(&cp->cid_tbl, MAX_ISCSI_TBL_SZ, |
11f23aa8 | 5085 | cp->iscsi_start_cid, 0); |
71034ba8 MC |
5086 | |
5087 | if (ret) | |
5088 | return -ENOMEM; | |
5089 | ||
619c5cb6 | 5090 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) { |
dc219a2e | 5091 | ret = cnic_init_id_tbl(&cp->fcoe_cid_tbl, dev->max_fcoe_conn, |
11f23aa8 | 5092 | cp->fcoe_start_cid, 0); |
e1928c86 MC |
5093 | |
5094 | if (ret) | |
5095 | return -ENOMEM; | |
5096 | } | |
5097 | ||
523224a3 DK |
5098 | cp->bnx2x_igu_sb_id = ethdev->irq_arr[0].status_blk_num2; |
5099 | ||
e21ba414 | 5100 | cnic_init_bnx2x_kcq(dev); |
71034ba8 | 5101 | |
71034ba8 | 5102 | /* Only 1 EQ */ |
e6c28894 | 5103 | CNIC_WR16(dev, cp->kcq1.io_addr, MAX_KCQ_IDX); |
71034ba8 | 5104 | CNIC_WR(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5105 | CSTORM_ISCSI_EQ_CONS_OFFSET(pfid, 0), 0); |
71034ba8 | 5106 | CNIC_WR(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5107 | CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_OFFSET(pfid, 0), |
e6c28894 | 5108 | cp->kcq1.dma.pg_map_arr[1] & 0xffffffff); |
71034ba8 | 5109 | CNIC_WR(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5110 | CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_OFFSET(pfid, 0) + 4, |
e6c28894 | 5111 | (u64) cp->kcq1.dma.pg_map_arr[1] >> 32); |
71034ba8 | 5112 | CNIC_WR(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5113 | CSTORM_ISCSI_EQ_NEXT_EQE_ADDR_OFFSET(pfid, 0), |
e6c28894 | 5114 | cp->kcq1.dma.pg_map_arr[0] & 0xffffffff); |
71034ba8 | 5115 | CNIC_WR(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5116 | CSTORM_ISCSI_EQ_NEXT_EQE_ADDR_OFFSET(pfid, 0) + 4, |
e6c28894 | 5117 | (u64) cp->kcq1.dma.pg_map_arr[0] >> 32); |
71034ba8 | 5118 | CNIC_WR8(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5119 | CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_VALID_OFFSET(pfid, 0), 1); |
71034ba8 | 5120 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5121 | CSTORM_ISCSI_EQ_SB_NUM_OFFSET(pfid, 0), cp->status_blk_num); |
71034ba8 | 5122 | CNIC_WR8(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5123 | CSTORM_ISCSI_EQ_SB_INDEX_OFFSET(pfid, 0), |
523224a3 | 5124 | HC_INDEX_ISCSI_EQ_CONS); |
71034ba8 | 5125 | |
71034ba8 | 5126 | CNIC_WR(dev, BAR_USTRORM_INTMEM + |
1420398d | 5127 | USTORM_ISCSI_GLOBAL_BUF_PHYS_ADDR_OFFSET(pfid), |
71034ba8 MC |
5128 | cp->gbl_buf_info.pg_map_arr[0] & 0xffffffff); |
5129 | CNIC_WR(dev, BAR_USTRORM_INTMEM + | |
1420398d | 5130 | USTORM_ISCSI_GLOBAL_BUF_PHYS_ADDR_OFFSET(pfid) + 4, |
71034ba8 MC |
5131 | (u64) cp->gbl_buf_info.pg_map_arr[0] >> 32); |
5132 | ||
523224a3 DK |
5133 | CNIC_WR(dev, BAR_TSTRORM_INTMEM + |
5134 | TSTORM_ISCSI_TCP_LOCAL_ADV_WND_OFFSET(pfid), DEF_RCV_BUF); | |
5135 | ||
71034ba8 MC |
5136 | cnic_setup_bnx2x_context(dev); |
5137 | ||
71034ba8 MC |
5138 | ret = cnic_init_bnx2x_irq(dev); |
5139 | if (ret) | |
5140 | return ret; | |
5141 | ||
ad9b4359 | 5142 | ethdev->drv_state |= CNIC_DRV_STATE_HANDLES_IRQ; |
71034ba8 MC |
5143 | return 0; |
5144 | } | |
5145 | ||
86b53606 MC |
5146 | static void cnic_init_rings(struct cnic_dev *dev) |
5147 | { | |
541a7810 | 5148 | struct cnic_local *cp = dev->cnic_priv; |
68c64d20 | 5149 | struct bnx2x *bp = netdev_priv(dev->netdev); |
cd801536 | 5150 | struct cnic_uio_dev *udev = cp->udev; |
541a7810 MC |
5151 | |
5152 | if (test_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags)) | |
5153 | return; | |
5154 | ||
86b53606 MC |
5155 | if (test_bit(CNIC_F_BNX2_CLASS, &dev->flags)) { |
5156 | cnic_init_bnx2_tx_ring(dev); | |
5157 | cnic_init_bnx2_rx_ring(dev); | |
541a7810 | 5158 | set_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags); |
71034ba8 | 5159 | } else if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags)) { |
5159fdc1 MC |
5160 | u32 cli = cp->ethdev->iscsi_l2_client_id; |
5161 | u32 cid = cp->ethdev->iscsi_l2_cid; | |
68d7c1aa | 5162 | u32 cl_qzone_id; |
523224a3 | 5163 | struct client_init_ramrod_data *data; |
71034ba8 MC |
5164 | union l5cm_specific_data l5_data; |
5165 | struct ustorm_eth_rx_producers rx_prods = {0}; | |
e1dd883c | 5166 | u32 off, i, *cid_ptr; |
71034ba8 MC |
5167 | |
5168 | rx_prods.bd_prod = 0; | |
5169 | rx_prods.cqe_prod = BNX2X_MAX_RCQ_DESC_CNT; | |
5170 | barrier(); | |
5171 | ||
523224a3 DK |
5172 | cl_qzone_id = BNX2X_CL_QZONE_ID(cp, cli); |
5173 | ||
c7596b79 | 5174 | off = BAR_USTRORM_INTMEM + |
619c5cb6 | 5175 | (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id) ? |
ee87a82a MC |
5176 | USTORM_RX_PRODS_E2_OFFSET(cl_qzone_id) : |
5177 | USTORM_RX_PRODS_E1X_OFFSET(CNIC_PORT(cp), cli)); | |
71034ba8 MC |
5178 | |
5179 | for (i = 0; i < sizeof(struct ustorm_eth_rx_producers) / 4; i++) | |
c7596b79 | 5180 | CNIC_WR(dev, off + i * 4, ((u32 *) &rx_prods)[i]); |
71034ba8 | 5181 | |
48f753d2 MC |
5182 | set_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags); |
5183 | ||
cd801536 | 5184 | data = udev->l2_buf; |
e1dd883c | 5185 | cid_ptr = udev->l2_buf + 12; |
523224a3 DK |
5186 | |
5187 | memset(data, 0, sizeof(*data)); | |
5188 | ||
5189 | cnic_init_bnx2x_tx_ring(dev, data); | |
5190 | cnic_init_bnx2x_rx_ring(dev, data); | |
5191 | ||
cd801536 MC |
5192 | l5_data.phy_address.lo = udev->l2_buf_map & 0xffffffff; |
5193 | l5_data.phy_address.hi = (u64) udev->l2_buf_map >> 32; | |
523224a3 | 5194 | |
541a7810 MC |
5195 | set_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags); |
5196 | ||
71034ba8 | 5197 | cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_ETH_CLIENT_SETUP, |
68d7c1aa | 5198 | cid, ETH_CONNECTION_TYPE, &l5_data); |
523224a3 | 5199 | |
48f753d2 MC |
5200 | i = 0; |
5201 | while (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags) && | |
5202 | ++i < 10) | |
5203 | msleep(1); | |
5204 | ||
5205 | if (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags)) | |
5206 | netdev_err(dev->netdev, | |
5207 | "iSCSI CLIENT_SETUP did not complete\n"); | |
c2bff63f | 5208 | cnic_spq_completion(dev, DRV_CTL_RET_L2_SPQ_CREDIT_CMD, 1); |
5159fdc1 | 5209 | cnic_ring_ctl(dev, cid, cli, 1); |
e1dd883c | 5210 | *cid_ptr = cid; |
86b53606 MC |
5211 | } |
5212 | } | |
5213 | ||
5214 | static void cnic_shutdown_rings(struct cnic_dev *dev) | |
5215 | { | |
541a7810 | 5216 | struct cnic_local *cp = dev->cnic_priv; |
e1dd883c MC |
5217 | struct cnic_uio_dev *udev = cp->udev; |
5218 | void *rx_ring; | |
541a7810 MC |
5219 | |
5220 | if (!test_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags)) | |
5221 | return; | |
5222 | ||
86b53606 MC |
5223 | if (test_bit(CNIC_F_BNX2_CLASS, &dev->flags)) { |
5224 | cnic_shutdown_bnx2_rx_ring(dev); | |
71034ba8 | 5225 | } else if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags)) { |
5159fdc1 MC |
5226 | u32 cli = cp->ethdev->iscsi_l2_client_id; |
5227 | u32 cid = cp->ethdev->iscsi_l2_cid; | |
8b065b67 | 5228 | union l5cm_specific_data l5_data; |
48f753d2 | 5229 | int i; |
71034ba8 | 5230 | |
5159fdc1 | 5231 | cnic_ring_ctl(dev, cid, cli, 0); |
8b065b67 | 5232 | |
48f753d2 MC |
5233 | set_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags); |
5234 | ||
8b065b67 MC |
5235 | l5_data.phy_address.lo = cli; |
5236 | l5_data.phy_address.hi = 0; | |
5237 | cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_ETH_HALT, | |
5159fdc1 | 5238 | cid, ETH_CONNECTION_TYPE, &l5_data); |
48f753d2 MC |
5239 | i = 0; |
5240 | while (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags) && | |
5241 | ++i < 10) | |
5242 | msleep(1); | |
5243 | ||
5244 | if (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags)) | |
5245 | netdev_err(dev->netdev, | |
5246 | "iSCSI CLIENT_HALT did not complete\n"); | |
c2bff63f | 5247 | cnic_spq_completion(dev, DRV_CTL_RET_L2_SPQ_CREDIT_CMD, 1); |
1bcdc32c MC |
5248 | |
5249 | memset(&l5_data, 0, sizeof(l5_data)); | |
523224a3 | 5250 | cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_COMMON_CFC_DEL, |
68d7c1aa | 5251 | cid, NONE_CONNECTION_TYPE, &l5_data); |
1bcdc32c | 5252 | msleep(10); |
86b53606 | 5253 | } |
541a7810 | 5254 | clear_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags); |
2bc4078e MC |
5255 | rx_ring = udev->l2_ring + BNX2_PAGE_SIZE; |
5256 | memset(rx_ring, 0, BNX2_PAGE_SIZE); | |
86b53606 MC |
5257 | } |
5258 | ||
a3059b12 | 5259 | static int cnic_register_netdev(struct cnic_dev *dev) |
a4636960 MC |
5260 | { |
5261 | struct cnic_local *cp = dev->cnic_priv; | |
5262 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
5263 | int err; | |
5264 | ||
a3059b12 MC |
5265 | if (!ethdev) |
5266 | return -ENODEV; | |
5267 | ||
5268 | if (ethdev->drv_state & CNIC_DRV_STATE_REGD) | |
5269 | return 0; | |
a4636960 MC |
5270 | |
5271 | err = ethdev->drv_register_cnic(dev->netdev, cp->cnic_ops, dev); | |
a3059b12 | 5272 | if (err) |
ddf79b20 | 5273 | netdev_err(dev->netdev, "register_cnic failed\n"); |
a3059b12 MC |
5274 | |
5275 | return err; | |
5276 | } | |
5277 | ||
5278 | static void cnic_unregister_netdev(struct cnic_dev *dev) | |
5279 | { | |
5280 | struct cnic_local *cp = dev->cnic_priv; | |
5281 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
5282 | ||
5283 | if (!ethdev) | |
5284 | return; | |
5285 | ||
5286 | ethdev->drv_unregister_cnic(dev->netdev); | |
5287 | } | |
5288 | ||
5289 | static int cnic_start_hw(struct cnic_dev *dev) | |
5290 | { | |
5291 | struct cnic_local *cp = dev->cnic_priv; | |
5292 | struct cnic_eth_dev *ethdev = cp->ethdev; | |
5293 | int err; | |
5294 | ||
5295 | if (test_bit(CNIC_F_CNIC_UP, &dev->flags)) | |
5296 | return -EALREADY; | |
a4636960 MC |
5297 | |
5298 | dev->regview = ethdev->io_base; | |
a4636960 MC |
5299 | pci_dev_get(dev->pcidev); |
5300 | cp->func = PCI_FUNC(dev->pcidev->devfn); | |
a4dde3ab | 5301 | cp->status_blk.gen = ethdev->irq_arr[0].status_blk; |
a4636960 MC |
5302 | cp->status_blk_num = ethdev->irq_arr[0].status_blk_num; |
5303 | ||
5304 | err = cp->alloc_resc(dev); | |
5305 | if (err) { | |
ddf79b20 | 5306 | netdev_err(dev->netdev, "allocate resource failure\n"); |
a4636960 MC |
5307 | goto err1; |
5308 | } | |
5309 | ||
5310 | err = cp->start_hw(dev); | |
5311 | if (err) | |
5312 | goto err1; | |
5313 | ||
5314 | err = cnic_cm_open(dev); | |
5315 | if (err) | |
5316 | goto err1; | |
5317 | ||
5318 | set_bit(CNIC_F_CNIC_UP, &dev->flags); | |
5319 | ||
5320 | cp->enable_int(dev); | |
5321 | ||
5322 | return 0; | |
5323 | ||
5324 | err1: | |
a4636960 MC |
5325 | cp->free_resc(dev); |
5326 | pci_dev_put(dev->pcidev); | |
a4636960 MC |
5327 | return err; |
5328 | } | |
5329 | ||
5330 | static void cnic_stop_bnx2_hw(struct cnic_dev *dev) | |
5331 | { | |
a4636960 MC |
5332 | cnic_disable_bnx2_int_sync(dev); |
5333 | ||
5334 | cnic_reg_wr_ind(dev, BNX2_CP_SCRATCH + 0x20, 0); | |
5335 | cnic_reg_wr_ind(dev, BNX2_COM_SCRATCH + 0x20, 0); | |
5336 | ||
5337 | cnic_init_context(dev, KWQ_CID); | |
5338 | cnic_init_context(dev, KCQ_CID); | |
5339 | ||
5340 | cnic_setup_5709_context(dev, 0); | |
5341 | cnic_free_irq(dev); | |
5342 | ||
a4636960 MC |
5343 | cnic_free_resc(dev); |
5344 | } | |
5345 | ||
71034ba8 MC |
5346 | |
5347 | static void cnic_stop_bnx2x_hw(struct cnic_dev *dev) | |
5348 | { | |
5349 | struct cnic_local *cp = dev->cnic_priv; | |
68c64d20 | 5350 | struct bnx2x *bp = netdev_priv(dev->netdev); |
caa9e931 MC |
5351 | u32 hc_index = HC_INDEX_ISCSI_EQ_CONS; |
5352 | u32 sb_id = cp->status_blk_num; | |
5353 | u32 idx_off, syn_off; | |
71034ba8 MC |
5354 | |
5355 | cnic_free_irq(dev); | |
caa9e931 MC |
5356 | |
5357 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) { | |
5358 | idx_off = offsetof(struct hc_status_block_e2, index_values) + | |
5359 | (hc_index * sizeof(u16)); | |
5360 | ||
5361 | syn_off = CSTORM_HC_SYNC_LINE_INDEX_E2_OFFSET(hc_index, sb_id); | |
5362 | } else { | |
5363 | idx_off = offsetof(struct hc_status_block_e1x, index_values) + | |
5364 | (hc_index * sizeof(u16)); | |
5365 | ||
5366 | syn_off = CSTORM_HC_SYNC_LINE_INDEX_E1X_OFFSET(hc_index, sb_id); | |
5367 | } | |
5368 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + syn_off, 0); | |
5369 | CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_STATUS_BLOCK_OFFSET(sb_id) + | |
5370 | idx_off, 0); | |
5371 | ||
523224a3 | 5372 | *cp->kcq1.hw_prod_idx_ptr = 0; |
4e9c4fd3 | 5373 | CNIC_WR(dev, BAR_CSTRORM_INTMEM + |
1420398d | 5374 | CSTORM_ISCSI_EQ_CONS_OFFSET(cp->pfid, 0), 0); |
e6c28894 | 5375 | CNIC_WR16(dev, cp->kcq1.io_addr, 0); |
71034ba8 MC |
5376 | cnic_free_resc(dev); |
5377 | } | |
5378 | ||
a4636960 MC |
5379 | static void cnic_stop_hw(struct cnic_dev *dev) |
5380 | { | |
5381 | if (test_bit(CNIC_F_CNIC_UP, &dev->flags)) { | |
5382 | struct cnic_local *cp = dev->cnic_priv; | |
48f753d2 | 5383 | int i = 0; |
a4636960 | 5384 | |
48f753d2 MC |
5385 | /* Need to wait for the ring shutdown event to complete |
5386 | * before clearing the CNIC_UP flag. | |
5387 | */ | |
82346a7b | 5388 | while (cp->udev && cp->udev->uio_dev != -1 && i < 15) { |
48f753d2 MC |
5389 | msleep(100); |
5390 | i++; | |
5391 | } | |
a3ceeeb8 | 5392 | cnic_shutdown_rings(dev); |
a2028b23 | 5393 | cp->stop_cm(dev); |
ad9b4359 | 5394 | cp->ethdev->drv_state &= ~CNIC_DRV_STATE_HANDLES_IRQ; |
a4636960 | 5395 | clear_bit(CNIC_F_CNIC_UP, &dev->flags); |
2cfa5a04 | 5396 | RCU_INIT_POINTER(cp->ulp_ops[CNIC_ULP_L4], NULL); |
a4636960 MC |
5397 | synchronize_rcu(); |
5398 | cnic_cm_shutdown(dev); | |
5399 | cp->stop_hw(dev); | |
5400 | pci_dev_put(dev->pcidev); | |
5401 | } | |
5402 | } | |
5403 | ||
5404 | static void cnic_free_dev(struct cnic_dev *dev) | |
5405 | { | |
5406 | int i = 0; | |
5407 | ||
5408 | while ((atomic_read(&dev->ref_count) != 0) && i < 10) { | |
5409 | msleep(100); | |
5410 | i++; | |
5411 | } | |
5412 | if (atomic_read(&dev->ref_count) != 0) | |
ddf79b20 | 5413 | netdev_err(dev->netdev, "Failed waiting for ref count to go to zero\n"); |
a4636960 | 5414 | |
ddf79b20 | 5415 | netdev_info(dev->netdev, "Removed CNIC device\n"); |
a4636960 MC |
5416 | dev_put(dev->netdev); |
5417 | kfree(dev); | |
5418 | } | |
5419 | ||
5420 | static struct cnic_dev *cnic_alloc_dev(struct net_device *dev, | |
5421 | struct pci_dev *pdev) | |
5422 | { | |
5423 | struct cnic_dev *cdev; | |
5424 | struct cnic_local *cp; | |
5425 | int alloc_size; | |
5426 | ||
5427 | alloc_size = sizeof(struct cnic_dev) + sizeof(struct cnic_local); | |
5428 | ||
b2adaca9 JP |
5429 | cdev = kzalloc(alloc_size, GFP_KERNEL); |
5430 | if (cdev == NULL) | |
a4636960 | 5431 | return NULL; |
a4636960 MC |
5432 | |
5433 | cdev->netdev = dev; | |
5434 | cdev->cnic_priv = (char *)cdev + sizeof(struct cnic_dev); | |
5435 | cdev->register_device = cnic_register_device; | |
5436 | cdev->unregister_device = cnic_unregister_device; | |
5437 | cdev->iscsi_nl_msg_recv = cnic_iscsi_nl_msg_recv; | |
5438 | ||
5439 | cp = cdev->cnic_priv; | |
5440 | cp->dev = cdev; | |
a4636960 MC |
5441 | cp->l2_single_buf_size = 0x400; |
5442 | cp->l2_rx_ring_size = 3; | |
5443 | ||
5444 | spin_lock_init(&cp->cnic_ulp_lock); | |
5445 | ||
ddf79b20 | 5446 | netdev_info(dev, "Added CNIC device\n"); |
a4636960 MC |
5447 | |
5448 | return cdev; | |
5449 | } | |
5450 | ||
5451 | static struct cnic_dev *init_bnx2_cnic(struct net_device *dev) | |
5452 | { | |
5453 | struct pci_dev *pdev; | |
5454 | struct cnic_dev *cdev; | |
5455 | struct cnic_local *cp; | |
4bd9b0ff | 5456 | struct bnx2 *bp = netdev_priv(dev); |
a4636960 | 5457 | struct cnic_eth_dev *ethdev = NULL; |
a4636960 | 5458 | |
4bd9b0ff MC |
5459 | if (bp->cnic_probe) |
5460 | ethdev = (bp->cnic_probe)(dev); | |
5461 | ||
a4636960 MC |
5462 | if (!ethdev) |
5463 | return NULL; | |
5464 | ||
5465 | pdev = ethdev->pdev; | |
5466 | if (!pdev) | |
5467 | return NULL; | |
5468 | ||
5469 | dev_hold(dev); | |
5470 | pci_dev_get(pdev); | |
ff938e43 SS |
5471 | if ((pdev->device == PCI_DEVICE_ID_NX2_5709 || |
5472 | pdev->device == PCI_DEVICE_ID_NX2_5709S) && | |
5473 | (pdev->revision < 0x10)) { | |
5474 | pci_dev_put(pdev); | |
5475 | goto cnic_err; | |
a4636960 MC |
5476 | } |
5477 | pci_dev_put(pdev); | |
5478 | ||
5479 | cdev = cnic_alloc_dev(dev, pdev); | |
5480 | if (cdev == NULL) | |
5481 | goto cnic_err; | |
5482 | ||
5483 | set_bit(CNIC_F_BNX2_CLASS, &cdev->flags); | |
5484 | cdev->submit_kwqes = cnic_submit_bnx2_kwqes; | |
5485 | ||
5486 | cp = cdev->cnic_priv; | |
5487 | cp->ethdev = ethdev; | |
5488 | cdev->pcidev = pdev; | |
ee87a82a | 5489 | cp->chip_id = ethdev->chip_id; |
a4636960 | 5490 | |
7625eb2f MC |
5491 | cdev->max_iscsi_conn = ethdev->max_iscsi_conn; |
5492 | ||
a4636960 MC |
5493 | cp->cnic_ops = &cnic_bnx2_ops; |
5494 | cp->start_hw = cnic_start_bnx2_hw; | |
5495 | cp->stop_hw = cnic_stop_bnx2_hw; | |
5496 | cp->setup_pgtbl = cnic_setup_page_tbl; | |
5497 | cp->alloc_resc = cnic_alloc_bnx2_resc; | |
5498 | cp->free_resc = cnic_free_resc; | |
5499 | cp->start_cm = cnic_cm_init_bnx2_hw; | |
5500 | cp->stop_cm = cnic_cm_stop_bnx2_hw; | |
5501 | cp->enable_int = cnic_enable_bnx2_int; | |
5502 | cp->disable_int_sync = cnic_disable_bnx2_int_sync; | |
5503 | cp->close_conn = cnic_close_bnx2_conn; | |
a4636960 MC |
5504 | return cdev; |
5505 | ||
5506 | cnic_err: | |
5507 | dev_put(dev); | |
5508 | return NULL; | |
5509 | } | |
5510 | ||
71034ba8 MC |
5511 | static struct cnic_dev *init_bnx2x_cnic(struct net_device *dev) |
5512 | { | |
5513 | struct pci_dev *pdev; | |
5514 | struct cnic_dev *cdev; | |
5515 | struct cnic_local *cp; | |
4bd9b0ff | 5516 | struct bnx2x *bp = netdev_priv(dev); |
71034ba8 | 5517 | struct cnic_eth_dev *ethdev = NULL; |
71034ba8 | 5518 | |
4bd9b0ff MC |
5519 | if (bp->cnic_probe) |
5520 | ethdev = bp->cnic_probe(dev); | |
5521 | ||
71034ba8 MC |
5522 | if (!ethdev) |
5523 | return NULL; | |
5524 | ||
5525 | pdev = ethdev->pdev; | |
5526 | if (!pdev) | |
5527 | return NULL; | |
5528 | ||
5529 | dev_hold(dev); | |
5530 | cdev = cnic_alloc_dev(dev, pdev); | |
5531 | if (cdev == NULL) { | |
5532 | dev_put(dev); | |
5533 | return NULL; | |
5534 | } | |
5535 | ||
5536 | set_bit(CNIC_F_BNX2X_CLASS, &cdev->flags); | |
5537 | cdev->submit_kwqes = cnic_submit_bnx2x_kwqes; | |
5538 | ||
5539 | cp = cdev->cnic_priv; | |
5540 | cp->ethdev = ethdev; | |
5541 | cdev->pcidev = pdev; | |
ee87a82a | 5542 | cp->chip_id = ethdev->chip_id; |
71034ba8 | 5543 | |
1d187b34 BW |
5544 | cdev->stats_addr = ethdev->addr_drv_info_to_mcp; |
5545 | ||
2ba45142 VZ |
5546 | if (!(ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI)) |
5547 | cdev->max_iscsi_conn = ethdev->max_iscsi_conn; | |
0eb43b4b | 5548 | if (CNIC_SUPPORTS_FCOE(cp)) { |
2ba45142 | 5549 | cdev->max_fcoe_conn = ethdev->max_fcoe_conn; |
0eb43b4b BPG |
5550 | cdev->max_fcoe_exchanges = ethdev->max_fcoe_exchanges; |
5551 | } | |
2ba45142 | 5552 | |
dc219a2e MC |
5553 | if (cdev->max_fcoe_conn > BNX2X_FCOE_NUM_CONNECTIONS) |
5554 | cdev->max_fcoe_conn = BNX2X_FCOE_NUM_CONNECTIONS; | |
5555 | ||
2ba45142 VZ |
5556 | memcpy(cdev->mac_addr, ethdev->iscsi_mac, 6); |
5557 | ||
71034ba8 MC |
5558 | cp->cnic_ops = &cnic_bnx2x_ops; |
5559 | cp->start_hw = cnic_start_bnx2x_hw; | |
5560 | cp->stop_hw = cnic_stop_bnx2x_hw; | |
5561 | cp->setup_pgtbl = cnic_setup_page_tbl_le; | |
5562 | cp->alloc_resc = cnic_alloc_bnx2x_resc; | |
5563 | cp->free_resc = cnic_free_resc; | |
5564 | cp->start_cm = cnic_cm_init_bnx2x_hw; | |
5565 | cp->stop_cm = cnic_cm_stop_bnx2x_hw; | |
5566 | cp->enable_int = cnic_enable_bnx2x_int; | |
5567 | cp->disable_int_sync = cnic_disable_bnx2x_int_sync; | |
8cc0e028 | 5568 | if (BNX2X_CHIP_IS_E2_PLUS(cp->chip_id)) { |
ee87a82a | 5569 | cp->ack_int = cnic_ack_bnx2x_e2_msix; |
8cc0e028 MC |
5570 | cp->arm_int = cnic_arm_bnx2x_e2_msix; |
5571 | } else { | |
ee87a82a | 5572 | cp->ack_int = cnic_ack_bnx2x_msix; |
8cc0e028 MC |
5573 | cp->arm_int = cnic_arm_bnx2x_msix; |
5574 | } | |
71034ba8 | 5575 | cp->close_conn = cnic_close_bnx2x_conn; |
71034ba8 MC |
5576 | return cdev; |
5577 | } | |
5578 | ||
a4636960 MC |
5579 | static struct cnic_dev *is_cnic_dev(struct net_device *dev) |
5580 | { | |
5581 | struct ethtool_drvinfo drvinfo; | |
5582 | struct cnic_dev *cdev = NULL; | |
5583 | ||
5584 | if (dev->ethtool_ops && dev->ethtool_ops->get_drvinfo) { | |
5585 | memset(&drvinfo, 0, sizeof(drvinfo)); | |
5586 | dev->ethtool_ops->get_drvinfo(dev, &drvinfo); | |
5587 | ||
5588 | if (!strcmp(drvinfo.driver, "bnx2")) | |
5589 | cdev = init_bnx2_cnic(dev); | |
71034ba8 MC |
5590 | if (!strcmp(drvinfo.driver, "bnx2x")) |
5591 | cdev = init_bnx2x_cnic(dev); | |
a4636960 MC |
5592 | if (cdev) { |
5593 | write_lock(&cnic_dev_lock); | |
5594 | list_add(&cdev->list, &cnic_dev_list); | |
5595 | write_unlock(&cnic_dev_lock); | |
5596 | } | |
5597 | } | |
5598 | return cdev; | |
5599 | } | |
5600 | ||
415199f2 MC |
5601 | static void cnic_rcv_netevent(struct cnic_local *cp, unsigned long event, |
5602 | u16 vlan_id) | |
5603 | { | |
5604 | int if_type; | |
5605 | ||
5606 | rcu_read_lock(); | |
5607 | for (if_type = 0; if_type < MAX_CNIC_ULP_TYPE; if_type++) { | |
5608 | struct cnic_ulp_ops *ulp_ops; | |
5609 | void *ctx; | |
5610 | ||
5611 | ulp_ops = rcu_dereference(cp->ulp_ops[if_type]); | |
5612 | if (!ulp_ops || !ulp_ops->indicate_netevent) | |
5613 | continue; | |
5614 | ||
5615 | ctx = cp->ulp_handle[if_type]; | |
5616 | ||
5617 | ulp_ops->indicate_netevent(ctx, event, vlan_id); | |
5618 | } | |
5619 | rcu_read_unlock(); | |
5620 | } | |
5621 | ||
1aa8b471 | 5622 | /* netdev event handler */ |
a4636960 MC |
5623 | static int cnic_netdev_event(struct notifier_block *this, unsigned long event, |
5624 | void *ptr) | |
5625 | { | |
351638e7 | 5626 | struct net_device *netdev = netdev_notifier_info_to_dev(ptr); |
a4636960 | 5627 | struct cnic_dev *dev; |
a4636960 MC |
5628 | int new_dev = 0; |
5629 | ||
5630 | dev = cnic_from_netdev(netdev); | |
5631 | ||
415fb87d | 5632 | if (!dev && event == NETDEV_REGISTER) { |
a4636960 MC |
5633 | /* Check for the hot-plug device */ |
5634 | dev = is_cnic_dev(netdev); | |
5635 | if (dev) { | |
5636 | new_dev = 1; | |
5637 | cnic_hold(dev); | |
5638 | } | |
5639 | } | |
5640 | if (dev) { | |
5641 | struct cnic_local *cp = dev->cnic_priv; | |
5642 | ||
5643 | if (new_dev) | |
5644 | cnic_ulp_init(dev); | |
5645 | else if (event == NETDEV_UNREGISTER) | |
5646 | cnic_ulp_exit(dev); | |
6053bbf7 | 5647 | |
415fb87d | 5648 | if (event == NETDEV_UP) { |
a3059b12 MC |
5649 | if (cnic_register_netdev(dev) != 0) { |
5650 | cnic_put(dev); | |
5651 | goto done; | |
5652 | } | |
a4636960 MC |
5653 | if (!cnic_start_hw(dev)) |
5654 | cnic_ulp_start(dev); | |
a4636960 MC |
5655 | } |
5656 | ||
415199f2 | 5657 | cnic_rcv_netevent(cp, event, 0); |
a4636960 MC |
5658 | |
5659 | if (event == NETDEV_GOING_DOWN) { | |
a4636960 MC |
5660 | cnic_ulp_stop(dev); |
5661 | cnic_stop_hw(dev); | |
a3059b12 | 5662 | cnic_unregister_netdev(dev); |
a4636960 MC |
5663 | } else if (event == NETDEV_UNREGISTER) { |
5664 | write_lock(&cnic_dev_lock); | |
5665 | list_del_init(&dev->list); | |
5666 | write_unlock(&cnic_dev_lock); | |
5667 | ||
5668 | cnic_put(dev); | |
5669 | cnic_free_dev(dev); | |
5670 | goto done; | |
5671 | } | |
5672 | cnic_put(dev); | |
415199f2 MC |
5673 | } else { |
5674 | struct net_device *realdev; | |
5675 | u16 vid; | |
5676 | ||
5677 | vid = cnic_get_vlan(netdev, &realdev); | |
5678 | if (realdev) { | |
5679 | dev = cnic_from_netdev(realdev); | |
5680 | if (dev) { | |
5681 | vid |= VLAN_TAG_PRESENT; | |
5682 | cnic_rcv_netevent(dev->cnic_priv, event, vid); | |
5683 | cnic_put(dev); | |
5684 | } | |
5685 | } | |
a4636960 MC |
5686 | } |
5687 | done: | |
5688 | return NOTIFY_DONE; | |
5689 | } | |
5690 | ||
5691 | static struct notifier_block cnic_netdev_notifier = { | |
5692 | .notifier_call = cnic_netdev_event | |
5693 | }; | |
5694 | ||
5695 | static void cnic_release(void) | |
5696 | { | |
a3ceeeb8 | 5697 | struct cnic_uio_dev *udev; |
a4636960 | 5698 | |
a3ceeeb8 MC |
5699 | while (!list_empty(&cnic_udev_list)) { |
5700 | udev = list_entry(cnic_udev_list.next, struct cnic_uio_dev, | |
5701 | list); | |
5702 | cnic_free_uio(udev); | |
5703 | } | |
a4636960 MC |
5704 | } |
5705 | ||
5706 | static int __init cnic_init(void) | |
5707 | { | |
5708 | int rc = 0; | |
5709 | ||
ddf79b20 | 5710 | pr_info("%s", version); |
a4636960 MC |
5711 | |
5712 | rc = register_netdevice_notifier(&cnic_netdev_notifier); | |
5713 | if (rc) { | |
5714 | cnic_release(); | |
5715 | return rc; | |
5716 | } | |
5717 | ||
fdf24086 MC |
5718 | cnic_wq = create_singlethread_workqueue("cnic_wq"); |
5719 | if (!cnic_wq) { | |
5720 | cnic_release(); | |
5721 | unregister_netdevice_notifier(&cnic_netdev_notifier); | |
5722 | return -ENOMEM; | |
5723 | } | |
5724 | ||
a4636960 MC |
5725 | return 0; |
5726 | } | |
5727 | ||
5728 | static void __exit cnic_exit(void) | |
5729 | { | |
5730 | unregister_netdevice_notifier(&cnic_netdev_notifier); | |
5731 | cnic_release(); | |
fdf24086 | 5732 | destroy_workqueue(cnic_wq); |
a4636960 MC |
5733 | } |
5734 | ||
5735 | module_init(cnic_init); | |
5736 | module_exit(cnic_exit); |