]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/ethernet/broadcom/cnic.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bnx2x, cnic, bnx2i, bnx2fc: Fix bnx2i and bnx2fc regressions.
[mirror_ubuntu-artful-kernel.git] / drivers / net / ethernet / broadcom / cnic.c
CommitLineData
a4636960
MC		 1/* cnic.c: Broadcom CNIC core network driver.
2 *
ca67a3cb 3 * Copyright (c) 2006-2013 Broadcom Corporation
a4636960
MC		 4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
8 *
9 * Original skeleton written by: John(Zongxi) Chen (zongxi@broadcom.com)
10 * Modified and maintained by: Michael Chan <mchan@broadcom.com>
11 */
12
ddf79b20
JP		 13#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
14
a4636960
MC		 15#include <linux/module.h>
16
17#include <linux/kernel.h>
18#include <linux/errno.h>
19#include <linux/list.h>
20#include <linux/slab.h>
21#include <linux/pci.h>
22#include <linux/init.h>
23#include <linux/netdevice.h>
24#include <linux/uio_driver.h>
25#include <linux/in.h>
26#include <linux/dma-mapping.h>
27#include <linux/delay.h>
28#include <linux/ethtool.h>
29#include <linux/if_vlan.h>
70c71606 30#include <linux/prefetch.h>
973e574e 31#include <linux/random.h>
a4636960
MC		 32#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
33#define BCM_VLAN 1
34#endif
35#include <net/ip.h>
36#include <net/tcp.h>
37#include <net/route.h>
38#include <net/ipv6.h>
39#include <net/ip6_route.h>
c05e85a0 40#include <net/ip6_checksum.h>
a4636960
MC		 41#include <scsi/iscsi_if.h>
42
4bd9b0ff 43#define BCM_CNIC 1
a4636960
MC		 44#include "cnic_if.h"
45#include "bnx2.h"
68c64d20 46#include "bnx2x/bnx2x.h"
5d1e859c
DK		 47#include "bnx2x/bnx2x_reg.h"
48#include "bnx2x/bnx2x_fw_defs.h"
49#include "bnx2x/bnx2x_hsi.h"
adfc5217
JK		 50#include "../../../scsi/bnx2i/57xx_iscsi_constants.h"
51#include "../../../scsi/bnx2i/57xx_iscsi_hsi.h"
8ec3e702 52#include "../../../scsi/bnx2fc/bnx2fc_constants.h"
a4636960
MC		 53#include "cnic.h"
54#include "cnic_defs.h"
55
68c64d20 56#define CNIC_MODULE_NAME "cnic"
a4636960 57
047fc566 58static char version[] =
68c64d20 59 "Broadcom NetXtreme II CNIC Driver " CNIC_MODULE_NAME " v" CNIC_MODULE_VERSION " (" CNIC_MODULE_RELDATE ")\n";
a4636960
MC		 60
61MODULE_AUTHOR("Michael Chan <mchan@broadcom.com> and John(Zongxi) "
62 "Chen (zongxi@broadcom.com");
63MODULE_DESCRIPTION("Broadcom NetXtreme II CNIC Driver");
64MODULE_LICENSE("GPL");
65MODULE_VERSION(CNIC_MODULE_VERSION);
66
8adc9240 67/* cnic_dev_list modifications are protected by both rtnl and cnic_dev_lock */
a4636960 68static LIST_HEAD(cnic_dev_list);
a3ceeeb8 69static LIST_HEAD(cnic_udev_list);
a4636960
MC		 70static DEFINE_RWLOCK(cnic_dev_lock);
71static DEFINE_MUTEX(cnic_lock);
72
13707f9e
ED		 73static struct cnic_ulp_ops __rcu *cnic_ulp_tbl[MAX_CNIC_ULP_TYPE];
74
75/* helper function, assuming cnic_lock is held */
76static inline struct cnic_ulp_ops *cnic_ulp_tbl_prot(int type)
77{
78 return rcu_dereference_protected(cnic_ulp_tbl[type],
79 lockdep_is_held(&cnic_lock));
80}
a4636960
MC		 81
82static int cnic_service_bnx2(void *, void *);
71034ba8 83static int cnic_service_bnx2x(void *, void *);
a4636960
MC		 84static int cnic_ctl(void *, struct cnic_ctl_info *);
85
86static struct cnic_ops cnic_bnx2_ops = {
87 .cnic_owner = THIS_MODULE,
88 .cnic_handler = cnic_service_bnx2,
89 .cnic_ctl = cnic_ctl,
90};
91
71034ba8
MC		 92static struct cnic_ops cnic_bnx2x_ops = {
93 .cnic_owner = THIS_MODULE,
94 .cnic_handler = cnic_service_bnx2x,
95 .cnic_ctl = cnic_ctl,
96};
97
fdf24086
MC		 98static struct workqueue_struct *cnic_wq;
99
86b53606
MC		 100static void cnic_shutdown_rings(struct cnic_dev *);
101static void cnic_init_rings(struct cnic_dev *);
a4636960
MC		 102static int cnic_cm_set_pg(struct cnic_sock *);
103
104static int cnic_uio_open(struct uio_info *uinfo, struct inode *inode)
105{
cd801536
MC		 106 struct cnic_uio_dev *udev = uinfo->priv;
107 struct cnic_dev *dev;
a4636960
MC		 108
109 if (!capable(CAP_NET_ADMIN))
110 return -EPERM;
111
cd801536 112 if (udev->uio_dev != -1)
a4636960
MC		 113 return -EBUSY;
114
86b53606 115 rtnl_lock();
cd801536
MC		 116 dev = udev->dev;
117
a3ceeeb8 118 if (!dev || !test_bit(CNIC_F_CNIC_UP, &dev->flags)) {
86b53606
MC		 119 rtnl_unlock();
120 return -ENODEV;
121 }
122
cd801536 123 udev->uio_dev = iminor(inode);
a4636960 124
a3ceeeb8 125 cnic_shutdown_rings(dev);
86b53606
MC		 126 cnic_init_rings(dev);
127 rtnl_unlock();
a4636960
MC		 128
129 return 0;
130}
131
132static int cnic_uio_close(struct uio_info *uinfo, struct inode *inode)
133{
cd801536 134 struct cnic_uio_dev *udev = uinfo->priv;
6ef57a0e 135
cd801536 136 udev->uio_dev = -1;
a4636960
MC		 137 return 0;
138}
139
140static inline void cnic_hold(struct cnic_dev *dev)
141{
142 atomic_inc(&dev->ref_count);
143}
144
145static inline void cnic_put(struct cnic_dev *dev)
146{
147 atomic_dec(&dev->ref_count);
148}
149
150static inline void csk_hold(struct cnic_sock *csk)
151{
152 atomic_inc(&csk->ref_count);
153}
154
155static inline void csk_put(struct cnic_sock *csk)
156{
157 atomic_dec(&csk->ref_count);
158}
159
160static struct cnic_dev *cnic_from_netdev(struct net_device *netdev)
161{
162 struct cnic_dev *cdev;
163
164 read_lock(&cnic_dev_lock);
165 list_for_each_entry(cdev, &cnic_dev_list, list) {
166 if (netdev == cdev->netdev) {
167 cnic_hold(cdev);
168 read_unlock(&cnic_dev_lock);
169 return cdev;
170 }
171 }
172 read_unlock(&cnic_dev_lock);
173 return NULL;
174}
175
7fc1ece4
MC		 176static inline void ulp_get(struct cnic_ulp_ops *ulp_ops)
177{
178 atomic_inc(&ulp_ops->ref_count);
179}
180
181static inline void ulp_put(struct cnic_ulp_ops *ulp_ops)
182{
183 atomic_dec(&ulp_ops->ref_count);
184}
185
a4636960
MC		 186static void cnic_ctx_wr(struct cnic_dev *dev, u32 cid_addr, u32 off, u32 val)
187{
188 struct cnic_local *cp = dev->cnic_priv;
189 struct cnic_eth_dev *ethdev = cp->ethdev;
190 struct drv_ctl_info info;
191 struct drv_ctl_io *io = &info.data.io;
192
193 info.cmd = DRV_CTL_CTX_WR_CMD;
194 io->cid_addr = cid_addr;
195 io->offset = off;
196 io->data = val;
197 ethdev->drv_ctl(dev->netdev, &info);
198}
199
71034ba8
MC		 200static void cnic_ctx_tbl_wr(struct cnic_dev *dev, u32 off, dma_addr_t addr)
201{
202 struct cnic_local *cp = dev->cnic_priv;
203 struct cnic_eth_dev *ethdev = cp->ethdev;
204 struct drv_ctl_info info;
205 struct drv_ctl_io *io = &info.data.io;
206
207 info.cmd = DRV_CTL_CTXTBL_WR_CMD;
208 io->offset = off;
209 io->dma_addr = addr;
210 ethdev->drv_ctl(dev->netdev, &info);
211}
212
213static void cnic_ring_ctl(struct cnic_dev *dev, u32 cid, u32 cl_id, int start)
214{
215 struct cnic_local *cp = dev->cnic_priv;
216 struct cnic_eth_dev *ethdev = cp->ethdev;
217 struct drv_ctl_info info;
218 struct drv_ctl_l2_ring *ring = &info.data.ring;
219
220 if (start)
221 info.cmd = DRV_CTL_START_L2_CMD;
222 else
223 info.cmd = DRV_CTL_STOP_L2_CMD;
224
225 ring->cid = cid;
226 ring->client_id = cl_id;
227 ethdev->drv_ctl(dev->netdev, &info);
228}
229
a4636960
MC		 230static void cnic_reg_wr_ind(struct cnic_dev *dev, u32 off, u32 val)
231{
232 struct cnic_local *cp = dev->cnic_priv;
233 struct cnic_eth_dev *ethdev = cp->ethdev;
234 struct drv_ctl_info info;
235 struct drv_ctl_io *io = &info.data.io;
236
237 info.cmd = DRV_CTL_IO_WR_CMD;
238 io->offset = off;
239 io->data = val;
240 ethdev->drv_ctl(dev->netdev, &info);
241}
242
243static u32 cnic_reg_rd_ind(struct cnic_dev *dev, u32 off)
244{
245 struct cnic_local *cp = dev->cnic_priv;
246 struct cnic_eth_dev *ethdev = cp->ethdev;
247 struct drv_ctl_info info;
248 struct drv_ctl_io *io = &info.data.io;
249
250 info.cmd = DRV_CTL_IO_RD_CMD;
251 io->offset = off;
252 ethdev->drv_ctl(dev->netdev, &info);
253 return io->data;
254}
255
1d187b34
BW		 256static void cnic_ulp_ctl(struct cnic_dev *dev, int ulp_type, bool reg)
257{
258 struct cnic_local *cp = dev->cnic_priv;
259 struct cnic_eth_dev *ethdev = cp->ethdev;
260 struct drv_ctl_info info;
2e499d3c
BW		 261 struct fcoe_capabilities *fcoe_cap =
262 &info.data.register_data.fcoe_features;
1d187b34 263
2e499d3c 264 if (reg) {
1d187b34 265 info.cmd = DRV_CTL_ULP_REGISTER_CMD;
2e499d3c
BW		 266 if (ulp_type == CNIC_ULP_FCOE && dev->fcoe_cap)
267 memcpy(fcoe_cap, dev->fcoe_cap, sizeof(*fcoe_cap));
268 } else {
1d187b34 269 info.cmd = DRV_CTL_ULP_UNREGISTER_CMD;
2e499d3c 270 }
1d187b34
BW		 271
272 info.data.ulp_type = ulp_type;
273 ethdev->drv_ctl(dev->netdev, &info);
274}
275
a4636960
MC		 276static int cnic_in_use(struct cnic_sock *csk)
277{
278 return test_bit(SK_F_INUSE, &csk->flags);
279}
280
c2bff63f 281static void cnic_spq_completion(struct cnic_dev *dev, int cmd, u32 count)
a4636960
MC		 282{
283 struct cnic_local *cp = dev->cnic_priv;
284 struct cnic_eth_dev *ethdev = cp->ethdev;
285 struct drv_ctl_info info;
286
c2bff63f
DK		 287 info.cmd = cmd;
288 info.data.credit.credit_count = count;
a4636960
MC		 289 ethdev->drv_ctl(dev->netdev, &info);
290}
291
71034ba8
MC		 292static int cnic_get_l5_cid(struct cnic_local *cp, u32 cid, u32 *l5_cid)
293{
294 u32 i;
295
a2028b23
MC		 296 if (!cp->ctx_tbl)
297 return -EINVAL;
298
520efdf4 299 for (i = 0; i < cp->max_cid_space; i++) {
71034ba8
MC		 300 if (cp->ctx_tbl[i].cid == cid) {
301 *l5_cid = i;
302 return 0;
303 }
304 }
305 return -EINVAL;
306}
307
a4636960
MC		 308static int cnic_send_nlmsg(struct cnic_local *cp, u32 type,
309 struct cnic_sock *csk)
310{
311 struct iscsi_path path_req;
312 char *buf = NULL;
313 u16 len = 0;
314 u32 msg_type = ISCSI_KEVENT_IF_DOWN;
315 struct cnic_ulp_ops *ulp_ops;
cd801536 316 struct cnic_uio_dev *udev = cp->udev;
939b82e5 317 int rc = 0, retry = 0;
a4636960 318
cd801536 319 if (!udev || udev->uio_dev == -1)
a4636960
MC		 320 return -ENODEV;
321
322 if (csk) {
323 len = sizeof(path_req);
324 buf = (char *) &path_req;
325 memset(&path_req, 0, len);
326
327 msg_type = ISCSI_KEVENT_PATH_REQ;
328 path_req.handle = (u64) csk->l5_cid;
329 if (test_bit(SK_F_IPV6, &csk->flags)) {
330 memcpy(&path_req.dst.v6_addr, &csk->dst_ip[0],
331 sizeof(struct in6_addr));
332 path_req.ip_addr_len = 16;
333 } else {
334 memcpy(&path_req.dst.v4_addr, &csk->dst_ip[0],
335 sizeof(struct in_addr));
336 path_req.ip_addr_len = 4;
337 }
338 path_req.vlan_id = csk->vlan_id;
339 path_req.pmtu = csk->mtu;
340 }
341
939b82e5
MC		 342 while (retry < 3) {
343 rc = 0;
344 rcu_read_lock();
345 ulp_ops = rcu_dereference(cnic_ulp_tbl[CNIC_ULP_ISCSI]);
346 if (ulp_ops)
347 rc = ulp_ops->iscsi_nl_send_msg(
348 cp->ulp_handle[CNIC_ULP_ISCSI],
349 msg_type, buf, len);
350 rcu_read_unlock();
351 if (rc == 0 || msg_type != ISCSI_KEVENT_PATH_REQ)
352 break;
353
354 msleep(100);
355 retry++;
356 }
558e4c75 357 return rc;
a4636960
MC		 358}
359
42ecbb84
EW		 360static void cnic_cm_upcall(struct cnic_local *, struct cnic_sock *, u8);
361
a4636960
MC		 362static int cnic_iscsi_nl_msg_recv(struct cnic_dev *dev, u32 msg_type,
363 char *buf, u16 len)
364{
365 int rc = -EINVAL;
366
367 switch (msg_type) {
368 case ISCSI_UEVENT_PATH_UPDATE: {
369 struct cnic_local *cp;
370 u32 l5_cid;
371 struct cnic_sock *csk;
372 struct iscsi_path *path_resp;
373
374 if (len < sizeof(*path_resp))
375 break;
376
377 path_resp = (struct iscsi_path *) buf;
378 cp = dev->cnic_priv;
379 l5_cid = (u32) path_resp->handle;
380 if (l5_cid >= MAX_CM_SK_TBL_SZ)
381 break;
382
d02a5e6c
MC		 383 rcu_read_lock();
384 if (!rcu_dereference(cp->ulp_ops[CNIC_ULP_L4])) {
385 rc = -ENODEV;
386 rcu_read_unlock();
387 break;
388 }
a4636960
MC		 389 csk = &cp->csk_tbl[l5_cid];
390 csk_hold(csk);
42ecbb84
EW		 391 if (cnic_in_use(csk) &&
392 test_bit(SK_F_CONNECT_START, &csk->flags)) {
393
4cbbb04d
EW		 394 csk->vlan_id = path_resp->vlan_id;
395
a4636960
MC		 396 memcpy(csk->ha, path_resp->mac_addr, 6);
397 if (test_bit(SK_F_IPV6, &csk->flags))
398 memcpy(&csk->src_ip[0], &path_resp->src.v6_addr,
399 sizeof(struct in6_addr));
400 else
401 memcpy(&csk->src_ip[0], &path_resp->src.v4_addr,
402 sizeof(struct in_addr));
42ecbb84
EW		 403
404 if (is_valid_ether_addr(csk->ha)) {
a4636960 405 cnic_cm_set_pg(csk);
42ecbb84
EW		 406 } else if (!test_bit(SK_F_OFFLD_SCHED, &csk->flags) &&
407 !test_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) {
408
409 cnic_cm_upcall(cp, csk,
410 L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE);
411 clear_bit(SK_F_CONNECT_START, &csk->flags);
412 }
a4636960
MC		 413 }
414 csk_put(csk);
d02a5e6c 415 rcu_read_unlock();
a4636960
MC		 416 rc = 0;
417 }
418 }
419
420 return rc;
421}
422
423static int cnic_offld_prep(struct cnic_sock *csk)
424{
425 if (test_and_set_bit(SK_F_OFFLD_SCHED, &csk->flags))
426 return 0;
427
428 if (!test_bit(SK_F_CONNECT_START, &csk->flags)) {
429 clear_bit(SK_F_OFFLD_SCHED, &csk->flags);
430 return 0;
431 }
432
433 return 1;
434}
435
436static int cnic_close_prep(struct cnic_sock *csk)
437{
438 clear_bit(SK_F_CONNECT_START, &csk->flags);
439 smp_mb__after_clear_bit();
440
441 if (test_and_clear_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) {
442 while (test_and_set_bit(SK_F_OFFLD_SCHED, &csk->flags))
443 msleep(1);
444
445 return 1;
446 }
447 return 0;
448}
449
450static int cnic_abort_prep(struct cnic_sock *csk)
451{
452 clear_bit(SK_F_CONNECT_START, &csk->flags);
453 smp_mb__after_clear_bit();
454
455 while (test_and_set_bit(SK_F_OFFLD_SCHED, &csk->flags))
456 msleep(1);
457
458 if (test_and_clear_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) {
459 csk->state = L4_KCQE_OPCODE_VALUE_RESET_COMP;
460 return 1;
461 }
462
463 return 0;
464}
465
466int cnic_register_driver(int ulp_type, struct cnic_ulp_ops *ulp_ops)
467{
468 struct cnic_dev *dev;
469
0d37f36f 470 if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) {
ddf79b20 471 pr_err("%s: Bad type %d\n", __func__, ulp_type);
a4636960
MC		 472 return -EINVAL;
473 }
474 mutex_lock(&cnic_lock);
13707f9e 475 if (cnic_ulp_tbl_prot(ulp_type)) {
ddf79b20
JP		 476 pr_err("%s: Type %d has already been registered\n",
477 __func__, ulp_type);
a4636960
MC		 478 mutex_unlock(&cnic_lock);
479 return -EBUSY;
480 }
481
482 read_lock(&cnic_dev_lock);
483 list_for_each_entry(dev, &cnic_dev_list, list) {
484 struct cnic_local *cp = dev->cnic_priv;
485
486 clear_bit(ULP_F_INIT, &cp->ulp_flags[ulp_type]);
487 }
488 read_unlock(&cnic_dev_lock);
489
7fc1ece4 490 atomic_set(&ulp_ops->ref_count, 0);
a4636960
MC		 491 rcu_assign_pointer(cnic_ulp_tbl[ulp_type], ulp_ops);
492 mutex_unlock(&cnic_lock);
493
494 /* Prevent race conditions with netdev_event */
495 rtnl_lock();
a4636960
MC		 496 list_for_each_entry(dev, &cnic_dev_list, list) {
497 struct cnic_local *cp = dev->cnic_priv;
498
499 if (!test_and_set_bit(ULP_F_INIT, &cp->ulp_flags[ulp_type]))
500 ulp_ops->cnic_init(dev);
501 }
a4636960
MC		 502 rtnl_unlock();
503
504 return 0;
505}
506
507int cnic_unregister_driver(int ulp_type)
508{
509 struct cnic_dev *dev;
7fc1ece4
MC		 510 struct cnic_ulp_ops *ulp_ops;
511 int i = 0;
a4636960 512
0d37f36f 513 if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) {
ddf79b20 514 pr_err("%s: Bad type %d\n", __func__, ulp_type);
a4636960
MC		 515 return -EINVAL;
516 }
517 mutex_lock(&cnic_lock);
13707f9e 518 ulp_ops = cnic_ulp_tbl_prot(ulp_type);
7fc1ece4 519 if (!ulp_ops) {
ddf79b20
JP		 520 pr_err("%s: Type %d has not been registered\n",
521 __func__, ulp_type);
a4636960
MC		 522 goto out_unlock;
523 }
524 read_lock(&cnic_dev_lock);
525 list_for_each_entry(dev, &cnic_dev_list, list) {
526 struct cnic_local *cp = dev->cnic_priv;
527
528 if (rcu_dereference(cp->ulp_ops[ulp_type])) {
ddf79b20
JP		 529 pr_err("%s: Type %d still has devices registered\n",
530 __func__, ulp_type);
a4636960
MC		 531 read_unlock(&cnic_dev_lock);
532 goto out_unlock;
533 }
534 }
535 read_unlock(&cnic_dev_lock);
536
2cfa5a04 537 RCU_INIT_POINTER(cnic_ulp_tbl[ulp_type], NULL);
a4636960
MC		 538
539 mutex_unlock(&cnic_lock);
540 synchronize_rcu();
7fc1ece4
MC		 541 while ((atomic_read(&ulp_ops->ref_count) != 0) && (i < 20)) {
542 msleep(100);
543 i++;
544 }
545
546 if (atomic_read(&ulp_ops->ref_count) != 0)
022f0978
JL		 547 pr_warn("%s: Failed waiting for ref count to go to zero\n",
548 __func__);
a4636960
MC		 549 return 0;
550
551out_unlock:
552 mutex_unlock(&cnic_lock);
553 return -EINVAL;
554}
555
556static int cnic_start_hw(struct cnic_dev *);
557static void cnic_stop_hw(struct cnic_dev *);
558
559static int cnic_register_device(struct cnic_dev *dev, int ulp_type,
560 void *ulp_ctx)
561{
562 struct cnic_local *cp = dev->cnic_priv;
563 struct cnic_ulp_ops *ulp_ops;
564
0d37f36f 565 if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) {
ddf79b20 566 pr_err("%s: Bad type %d\n", __func__, ulp_type);
a4636960
MC		 567 return -EINVAL;
568 }
569 mutex_lock(&cnic_lock);
13707f9e 570 if (cnic_ulp_tbl_prot(ulp_type) == NULL) {
ddf79b20
JP		 571 pr_err("%s: Driver with type %d has not been registered\n",
572 __func__, ulp_type);
a4636960
MC		 573 mutex_unlock(&cnic_lock);
574 return -EAGAIN;
575 }
576 if (rcu_dereference(cp->ulp_ops[ulp_type])) {
ddf79b20
JP		 577 pr_err("%s: Type %d has already been registered to this device\n",
578 __func__, ulp_type);
a4636960
MC		 579 mutex_unlock(&cnic_lock);
580 return -EBUSY;
581 }
582
583 clear_bit(ULP_F_START, &cp->ulp_flags[ulp_type]);
584 cp->ulp_handle[ulp_type] = ulp_ctx;
13707f9e 585 ulp_ops = cnic_ulp_tbl_prot(ulp_type);
a4636960
MC		 586 rcu_assign_pointer(cp->ulp_ops[ulp_type], ulp_ops);
587 cnic_hold(dev);
588
589 if (test_bit(CNIC_F_CNIC_UP, &dev->flags))
590 if (!test_and_set_bit(ULP_F_START, &cp->ulp_flags[ulp_type]))
591 ulp_ops->cnic_start(cp->ulp_handle[ulp_type]);
592
593 mutex_unlock(&cnic_lock);
594
1d187b34
BW		 595 cnic_ulp_ctl(dev, ulp_type, true);
596
a4636960
MC		 597 return 0;
598
599}
600EXPORT_SYMBOL(cnic_register_driver);
601
602static int cnic_unregister_device(struct cnic_dev *dev, int ulp_type)
603{
604 struct cnic_local *cp = dev->cnic_priv;
681dbd71 605 int i = 0;
a4636960 606
0d37f36f 607 if (ulp_type < 0 || ulp_type >= MAX_CNIC_ULP_TYPE) {
ddf79b20 608 pr_err("%s: Bad type %d\n", __func__, ulp_type);
a4636960
MC		 609 return -EINVAL;
610 }
611 mutex_lock(&cnic_lock);
612 if (rcu_dereference(cp->ulp_ops[ulp_type])) {
2cfa5a04 613 RCU_INIT_POINTER(cp->ulp_ops[ulp_type], NULL);
a4636960
MC		 614 cnic_put(dev);
615 } else {
ddf79b20
JP		 616 pr_err("%s: device not registered to this ulp type %d\n",
617 __func__, ulp_type);
a4636960
MC		 618 mutex_unlock(&cnic_lock);
619 return -EINVAL;
620 }
621 mutex_unlock(&cnic_lock);
622
42bb8d56
MC		 623 if (ulp_type == CNIC_ULP_ISCSI)
624 cnic_send_nlmsg(cp, ISCSI_KEVENT_IF_DOWN, NULL);
2e499d3c
BW		 625 else if (ulp_type == CNIC_ULP_FCOE)
626 dev->fcoe_cap = NULL;
42bb8d56 627
a4636960
MC		 628 synchronize_rcu();
629
681dbd71
MC		 630 while (test_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[ulp_type]) &&
631 i < 20) {
632 msleep(100);
633 i++;
634 }
635 if (test_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[ulp_type]))
ddf79b20 636 netdev_warn(dev->netdev, "Failed waiting for ULP up call to complete\n");
681dbd71 637
1d187b34
BW		 638 cnic_ulp_ctl(dev, ulp_type, false);
639
a4636960
MC		 640 return 0;
641}
642EXPORT_SYMBOL(cnic_unregister_driver);
643
11f23aa8
EW		 644static int cnic_init_id_tbl(struct cnic_id_tbl *id_tbl, u32 size, u32 start_id,
645 u32 next)
a4636960
MC		 646{
647 id_tbl->start = start_id;
648 id_tbl->max = size;
11f23aa8 649 id_tbl->next = next;
a4636960
MC		 650 spin_lock_init(&id_tbl->lock);
651 id_tbl->table = kzalloc(DIV_ROUND_UP(size, 32) * 4, GFP_KERNEL);
652 if (!id_tbl->table)
653 return -ENOMEM;
654
655 return 0;
656}
657
658static void cnic_free_id_tbl(struct cnic_id_tbl *id_tbl)
659{
660 kfree(id_tbl->table);
661 id_tbl->table = NULL;
662}
663
664static int cnic_alloc_id(struct cnic_id_tbl *id_tbl, u32 id)
665{
666 int ret = -1;
667
668 id -= id_tbl->start;
669 if (id >= id_tbl->max)
670 return ret;
671
672 spin_lock(&id_tbl->lock);
673 if (!test_bit(id, id_tbl->table)) {
674 set_bit(id, id_tbl->table);
675 ret = 0;
676 }
677 spin_unlock(&id_tbl->lock);
678 return ret;
679}
680
681/* Returns -1 if not successful */
682static u32 cnic_alloc_new_id(struct cnic_id_tbl *id_tbl)
683{
684 u32 id;
685
686 spin_lock(&id_tbl->lock);
687 id = find_next_zero_bit(id_tbl->table, id_tbl->max, id_tbl->next);
688 if (id >= id_tbl->max) {
689 id = -1;
690 if (id_tbl->next != 0) {
691 id = find_first_zero_bit(id_tbl->table, id_tbl->next);
692 if (id >= id_tbl->next)
693 id = -1;
694 }
695 }
696
697 if (id < id_tbl->max) {
698 set_bit(id, id_tbl->table);
699 id_tbl->next = (id + 1) & (id_tbl->max - 1);
700 id += id_tbl->start;
701 }
702
703 spin_unlock(&id_tbl->lock);
704
705 return id;
706}
707
708static void cnic_free_id(struct cnic_id_tbl *id_tbl, u32 id)
709{
710 if (id == -1)
711 return;
712
713 id -= id_tbl->start;
714 if (id >= id_tbl->max)
715 return;
716
717 clear_bit(id, id_tbl->table);
718}
719
720static void cnic_free_dma(struct cnic_dev *dev, struct cnic_dma *dma)
721{
722 int i;
723
724 if (!dma->pg_arr)
725 return;
726
727 for (i = 0; i < dma->num_pages; i++) {
728 if (dma->pg_arr[i]) {
2bc4078e 729 dma_free_coherent(&dev->pcidev->dev, BNX2_PAGE_SIZE,
3248e168 730 dma->pg_arr[i], dma->pg_map_arr[i]);
a4636960
MC		 731 dma->pg_arr[i] = NULL;
732 }
733 }
734 if (dma->pgtbl) {
3248e168
MC		 735 dma_free_coherent(&dev->pcidev->dev, dma->pgtbl_size,
736 dma->pgtbl, dma->pgtbl_map);
a4636960
MC		 737 dma->pgtbl = NULL;
738 }
739 kfree(dma->pg_arr);
740 dma->pg_arr = NULL;
741 dma->num_pages = 0;
742}
743
744static void cnic_setup_page_tbl(struct cnic_dev *dev, struct cnic_dma *dma)
745{
746 int i;
5138826b 747 __le32 *page_table = (__le32 *) dma->pgtbl;
a4636960
MC		 748
749 for (i = 0; i < dma->num_pages; i++) {
750 /* Each entry needs to be in big endian format. */
5138826b 751 *page_table = cpu_to_le32((u64) dma->pg_map_arr[i] >> 32);
a4636960 752 page_table++;
5138826b 753 *page_table = cpu_to_le32(dma->pg_map_arr[i] & 0xffffffff);
a4636960
MC		 754 page_table++;
755 }
756}
757
71034ba8
MC		 758static void cnic_setup_page_tbl_le(struct cnic_dev *dev, struct cnic_dma *dma)
759{
760 int i;
5138826b 761 __le32 *page_table = (__le32 *) dma->pgtbl;
71034ba8
MC		 762
763 for (i = 0; i < dma->num_pages; i++) {
764 /* Each entry needs to be in little endian format. */
5138826b 765 *page_table = cpu_to_le32(dma->pg_map_arr[i] & 0xffffffff);
71034ba8 766 page_table++;
5138826b 767 *page_table = cpu_to_le32((u64) dma->pg_map_arr[i] >> 32);
71034ba8
MC		 768 page_table++;
769 }
770}
771
a4636960
MC		 772static int cnic_alloc_dma(struct cnic_dev *dev, struct cnic_dma *dma,
773 int pages, int use_pg_tbl)
774{
775 int i, size;
776 struct cnic_local *cp = dev->cnic_priv;
777
778 size = pages * (sizeof(void *) + sizeof(dma_addr_t));
779 dma->pg_arr = kzalloc(size, GFP_ATOMIC);
780 if (dma->pg_arr == NULL)
781 return -ENOMEM;
782
783 dma->pg_map_arr = (dma_addr_t *) (dma->pg_arr + pages);
784 dma->num_pages = pages;
785
786 for (i = 0; i < pages; i++) {
3248e168 787 dma->pg_arr[i] = dma_alloc_coherent(&dev->pcidev->dev,
2bc4078e 788 BNX2_PAGE_SIZE,
3248e168
MC		 789 &dma->pg_map_arr[i],
790 GFP_ATOMIC);
a4636960
MC		 791 if (dma->pg_arr[i] == NULL)
792 goto error;
793 }
794 if (!use_pg_tbl)
795 return 0;
796
2bc4078e
MC		 797 dma->pgtbl_size = ((pages * 8) + BNX2_PAGE_SIZE - 1) &
798 ~(BNX2_PAGE_SIZE - 1);
3248e168
MC		 799 dma->pgtbl = dma_alloc_coherent(&dev->pcidev->dev, dma->pgtbl_size,
800 &dma->pgtbl_map, GFP_ATOMIC);
a4636960
MC		 801 if (dma->pgtbl == NULL)
802 goto error;
803
804 cp->setup_pgtbl(dev, dma);
805
806 return 0;
807
808error:
809 cnic_free_dma(dev, dma);
810 return -ENOMEM;
811}
812
86b53606
MC		 813static void cnic_free_context(struct cnic_dev *dev)
814{
815 struct cnic_local *cp = dev->cnic_priv;
816 int i;
817
818 for (i = 0; i < cp->ctx_blks; i++) {
819 if (cp->ctx_arr[i].ctx) {
3248e168
MC		 820 dma_free_coherent(&dev->pcidev->dev, cp->ctx_blk_size,
821 cp->ctx_arr[i].ctx,
822 cp->ctx_arr[i].mapping);
86b53606
MC		 823 cp->ctx_arr[i].ctx = NULL;
824 }
825 }
826}
827
74dd0c42 828static void __cnic_free_uio_rings(struct cnic_uio_dev *udev)
a4636960 829{
cd801536
MC		 830 if (udev->l2_buf) {
831 dma_free_coherent(&udev->pdev->dev, udev->l2_buf_size,
832 udev->l2_buf, udev->l2_buf_map);
833 udev->l2_buf = NULL;
a4636960
MC		 834 }
835
cd801536
MC		 836 if (udev->l2_ring) {
837 dma_free_coherent(&udev->pdev->dev, udev->l2_ring_size,
838 udev->l2_ring, udev->l2_ring_map);
839 udev->l2_ring = NULL;
a4636960 840 }
a3ceeeb8 841
74dd0c42
MC		 842}
843
844static void __cnic_free_uio(struct cnic_uio_dev *udev)
845{
846 uio_unregister_device(&udev->cnic_uinfo);
847
848 __cnic_free_uio_rings(udev);
849
a3ceeeb8
MC		 850 pci_dev_put(udev->pdev);
851 kfree(udev);
c06c0462
MC		 852}
853
cd801536 854static void cnic_free_uio(struct cnic_uio_dev *udev)
c06c0462 855{
cd801536 856 if (!udev)
c06c0462
MC		 857 return;
858
a3ceeeb8
MC		 859 write_lock(&cnic_dev_lock);
860 list_del_init(&udev->list);
861 write_unlock(&cnic_dev_lock);
cd801536 862 __cnic_free_uio(udev);
c06c0462
MC		 863}
864
865static void cnic_free_resc(struct cnic_dev *dev)
866{
867 struct cnic_local *cp = dev->cnic_priv;
cd801536 868 struct cnic_uio_dev *udev = cp->udev;
c06c0462 869
cd801536 870 if (udev) {
a3ceeeb8 871 udev->dev = NULL;
cd801536 872 cp->udev = NULL;
f81b0ac4
MC		 873 if (udev->uio_dev == -1)
874 __cnic_free_uio_rings(udev);
c06c0462 875 }
a4636960 876
86b53606 877 cnic_free_context(dev);
a4636960
MC		 878 kfree(cp->ctx_arr);
879 cp->ctx_arr = NULL;
880 cp->ctx_blks = 0;
881
882 cnic_free_dma(dev, &cp->gbl_buf_info);
a4636960 883 cnic_free_dma(dev, &cp->kwq_info);
71034ba8 884 cnic_free_dma(dev, &cp->kwq_16_data_info);
e21ba414 885 cnic_free_dma(dev, &cp->kcq2.dma);
e6c28894 886 cnic_free_dma(dev, &cp->kcq1.dma);
a4636960
MC		 887 kfree(cp->iscsi_tbl);
888 cp->iscsi_tbl = NULL;
889 kfree(cp->ctx_tbl);
890 cp->ctx_tbl = NULL;
891
e1928c86 892 cnic_free_id_tbl(&cp->fcoe_cid_tbl);
a4636960
MC		 893 cnic_free_id_tbl(&cp->cid_tbl);
894}
895
896static int cnic_alloc_context(struct cnic_dev *dev)
897{
898 struct cnic_local *cp = dev->cnic_priv;
899
4ce45e02 900 if (BNX2_CHIP(cp) == BNX2_CHIP_5709) {
a4636960
MC		 901 int i, k, arr_size;
902
2bc4078e
MC		 903 cp->ctx_blk_size = BNX2_PAGE_SIZE;
904 cp->cids_per_blk = BNX2_PAGE_SIZE / 128;
a4636960
MC		 905 arr_size = BNX2_MAX_CID / cp->cids_per_blk *
906 sizeof(struct cnic_ctx);
907 cp->ctx_arr = kzalloc(arr_size, GFP_KERNEL);
908 if (cp->ctx_arr == NULL)
909 return -ENOMEM;
910
911 k = 0;
912 for (i = 0; i < 2; i++) {
913 u32 j, reg, off, lo, hi;
914
915 if (i == 0)
916 off = BNX2_PG_CTX_MAP;
917 else
918 off = BNX2_ISCSI_CTX_MAP;
919
920 reg = cnic_reg_rd_ind(dev, off);
921 lo = reg >> 16;
922 hi = reg & 0xffff;
923 for (j = lo; j < hi; j += cp->cids_per_blk, k++)
924 cp->ctx_arr[k].cid = j;
925 }
926
927 cp->ctx_blks = k;
928 if (cp->ctx_blks >= (BNX2_MAX_CID / cp->cids_per_blk)) {
929 cp->ctx_blks = 0;
930 return -ENOMEM;
931 }
932
933 for (i = 0; i < cp->ctx_blks; i++) {
934 cp->ctx_arr[i].ctx =
3248e168 935 dma_alloc_coherent(&dev->pcidev->dev,
2bc4078e 936 BNX2_PAGE_SIZE,
3248e168
MC		 937 &cp->ctx_arr[i].mapping,
938 GFP_KERNEL);
a4636960
MC		 939 if (cp->ctx_arr[i].ctx == NULL)
940 return -ENOMEM;
941 }
942 }
943 return 0;
944}
945
59e51373
MC		 946static u16 cnic_bnx2_next_idx(u16 idx)
947{
948 return idx + 1;
949}
950
951static u16 cnic_bnx2_hw_idx(u16 idx)
952{
953 return idx;
954}
955
956static u16 cnic_bnx2x_next_idx(u16 idx)
e6c28894 957{
59e51373
MC		 958 idx++;
959 if ((idx & MAX_KCQE_CNT) == MAX_KCQE_CNT)
960 idx++;
961
962 return idx;
963}
964
965static u16 cnic_bnx2x_hw_idx(u16 idx)
966{
967 if ((idx & MAX_KCQE_CNT) == MAX_KCQE_CNT)
968 idx++;
969 return idx;
970}
971
972static int cnic_alloc_kcq(struct cnic_dev *dev, struct kcq_info *info,
973 bool use_pg_tbl)
974{
975 int err, i, use_page_tbl = 0;
e6c28894
MC		 976 struct kcqe **kcq;
977
59e51373
MC		 978 if (use_pg_tbl)
979 use_page_tbl = 1;
e6c28894 980
59e51373 981 err = cnic_alloc_dma(dev, &info->dma, KCQ_PAGE_CNT, use_page_tbl);
e6c28894
MC		 982 if (err)
983 return err;
984
985 kcq = (struct kcqe **) info->dma.pg_arr;
986 info->kcq = kcq;
987
59e51373
MC		 988 info->next_idx = cnic_bnx2_next_idx;
989 info->hw_idx = cnic_bnx2_hw_idx;
990 if (use_pg_tbl)
e6c28894
MC		 991 return 0;
992
59e51373
MC		 993 info->next_idx = cnic_bnx2x_next_idx;
994 info->hw_idx = cnic_bnx2x_hw_idx;
995
e6c28894
MC		 996 for (i = 0; i < KCQ_PAGE_CNT; i++) {
997 struct bnx2x_bd_chain_next *next =
998 (struct bnx2x_bd_chain_next *) &kcq[i][MAX_KCQE_CNT];
999 int j = i + 1;
1000
1001 if (j >= KCQ_PAGE_CNT)
1002 j = 0;
1003 next->addr_hi = (u64) info->dma.pg_map_arr[j] >> 32;
1004 next->addr_lo = info->dma.pg_map_arr[j] & 0xffffffff;
1005 }
1006 return 0;
1007}
1008
74dd0c42
MC		 1009static int __cnic_alloc_uio_rings(struct cnic_uio_dev *udev, int pages)
1010{
1011 struct cnic_local *cp = udev->dev->cnic_priv;
1012
1013 if (udev->l2_ring)
1014 return 0;
1015
2bc4078e 1016 udev->l2_ring_size = pages * BNX2_PAGE_SIZE;
74dd0c42
MC		 1017 udev->l2_ring = dma_alloc_coherent(&udev->pdev->dev, udev->l2_ring_size,
1018 &udev->l2_ring_map,
1019 GFP_KERNEL | __GFP_COMP);
1020 if (!udev->l2_ring)
1021 return -ENOMEM;
1022
1023 udev->l2_buf_size = (cp->l2_rx_ring_size + 1) * cp->l2_single_buf_size;
1024 udev->l2_buf_size = PAGE_ALIGN(udev->l2_buf_size);
1025 udev->l2_buf = dma_alloc_coherent(&udev->pdev->dev, udev->l2_buf_size,
1026 &udev->l2_buf_map,
1027 GFP_KERNEL | __GFP_COMP);
1028 if (!udev->l2_buf) {
1029 __cnic_free_uio_rings(udev);
1030 return -ENOMEM;
1031 }
1032
1033 return 0;
1034
1035}
1036
cd801536 1037static int cnic_alloc_uio_rings(struct cnic_dev *dev, int pages)
ec0248ea
MC		 1038{
1039 struct cnic_local *cp = dev->cnic_priv;
cd801536
MC		 1040 struct cnic_uio_dev *udev;
1041
a3ceeeb8
MC		 1042 read_lock(&cnic_dev_lock);
1043 list_for_each_entry(udev, &cnic_udev_list, list) {
1044 if (udev->pdev == dev->pcidev) {
1045 udev->dev = dev;
f81b0ac4
MC		 1046 if (__cnic_alloc_uio_rings(udev, pages)) {
1047 udev->dev = NULL;
1048 read_unlock(&cnic_dev_lock);
1049 return -ENOMEM;
1050 }
a3ceeeb8
MC		 1051 cp->udev = udev;
1052 read_unlock(&cnic_dev_lock);
1053 return 0;
1054 }
1055 }
1056 read_unlock(&cnic_dev_lock);
1057
cd801536
MC		 1058 udev = kzalloc(sizeof(struct cnic_uio_dev), GFP_ATOMIC);
1059 if (!udev)
1060 return -ENOMEM;
1061
1062 udev->uio_dev = -1;
ec0248ea 1063
cd801536
MC		 1064 udev->dev = dev;
1065 udev->pdev = dev->pcidev;
ec0248ea 1066
74dd0c42
MC		 1067 if (__cnic_alloc_uio_rings(udev, pages))
1068 goto err_udev;
ec0248ea 1069
a3ceeeb8
MC		 1070 write_lock(&cnic_dev_lock);
1071 list_add(&udev->list, &cnic_udev_list);
1072 write_unlock(&cnic_dev_lock);
1073
1074 pci_dev_get(udev->pdev);
1075
cd801536
MC		 1076 cp->udev = udev;
1077
ec0248ea 1078 return 0;
74dd0c42 1079
f7e4c977
JJ		 1080 err_udev:
1081 kfree(udev);
1082 return -ENOMEM;
ec0248ea
MC		 1083}
1084
cd801536
MC		 1085static int cnic_init_uio(struct cnic_dev *dev)
1086{
a4636960 1087 struct cnic_local *cp = dev->cnic_priv;
cd801536 1088 struct cnic_uio_dev *udev = cp->udev;
a4636960 1089 struct uio_info *uinfo;
cd801536 1090 int ret = 0;
a4636960 1091
cd801536 1092 if (!udev)
5e9b2dbf 1093 return -ENOMEM;
a4636960 1094
cd801536
MC		 1095 uinfo = &udev->cnic_uinfo;
1096
ae0eef66
MC		 1097 uinfo->mem[0].addr = pci_resource_start(dev->pcidev, 0);
1098 uinfo->mem[0].internal_addr = dev->regview;
1099 uinfo->mem[0].memtype = UIO_MEM_PHYS;
a4636960 1100
5e9b2dbf 1101 if (test_bit(CNIC_F_BNX2_CLASS, &dev->flags)) {
ae0eef66
MC		 1102 uinfo->mem[0].size = MB_GET_CID_ADDR(TX_TSS_CID +
1103 TX_MAX_TSS_RINGS + 1);
a4dde3ab 1104 uinfo->mem[1].addr = (unsigned long) cp->status_blk.gen &
cd801536 1105 PAGE_MASK;
5e9b2dbf
MC		 1106 if (cp->ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX)
1107 uinfo->mem[1].size = BNX2_SBLK_MSIX_ALIGN_SIZE * 9;
1108 else
1109 uinfo->mem[1].size = BNX2_SBLK_MSIX_ALIGN_SIZE;
1110
1111 uinfo->name = "bnx2_cnic";
71034ba8 1112 } else if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags)) {
ae0eef66
MC		 1113 uinfo->mem[0].size = pci_resource_len(dev->pcidev, 0);
1114
71034ba8
MC		 1115 uinfo->mem[1].addr = (unsigned long) cp->bnx2x_def_status_blk &
1116 PAGE_MASK;
523224a3 1117 uinfo->mem[1].size = sizeof(*cp->bnx2x_def_status_blk);
71034ba8
MC		 1118
1119 uinfo->name = "bnx2x_cnic";
5e9b2dbf
MC		 1120 }
1121
a4636960
MC		 1122 uinfo->mem[1].memtype = UIO_MEM_LOGICAL;
1123
cd801536
MC		 1124 uinfo->mem[2].addr = (unsigned long) udev->l2_ring;
1125 uinfo->mem[2].size = udev->l2_ring_size;
a4636960
MC		 1126 uinfo->mem[2].memtype = UIO_MEM_LOGICAL;
1127
cd801536
MC		 1128 uinfo->mem[3].addr = (unsigned long) udev->l2_buf;
1129 uinfo->mem[3].size = udev->l2_buf_size;
a4636960
MC		 1130 uinfo->mem[3].memtype = UIO_MEM_LOGICAL;
1131
a4636960
MC		 1132 uinfo->version = CNIC_MODULE_VERSION;
1133 uinfo->irq = UIO_IRQ_CUSTOM;
1134
1135 uinfo->open = cnic_uio_open;
1136 uinfo->release = cnic_uio_close;
1137
a3ceeeb8
MC		 1138 if (udev->uio_dev == -1) {
1139 if (!uinfo->priv) {
1140 uinfo->priv = udev;
a4636960 1141
a3ceeeb8
MC		 1142 ret = uio_register_device(&udev->pdev->dev, uinfo);
1143 }
1144 } else {
1145 cnic_init_rings(dev);
1146 }
a4636960 1147
cd801536 1148 return ret;
5e9b2dbf
MC		 1149}
1150
1151static int cnic_alloc_bnx2_resc(struct cnic_dev *dev)
1152{
1153 struct cnic_local *cp = dev->cnic_priv;
1154 int ret;
1155
1156 ret = cnic_alloc_dma(dev, &cp->kwq_info, KWQ_PAGE_CNT, 1);
1157 if (ret)
1158 goto error;
1159 cp->kwq = (struct kwqe **) cp->kwq_info.pg_arr;
1160
59e51373 1161 ret = cnic_alloc_kcq(dev, &cp->kcq1, true);
5e9b2dbf
MC		 1162 if (ret)
1163 goto error;
5e9b2dbf
MC		 1164
1165 ret = cnic_alloc_context(dev);
1166 if (ret)
1167 goto error;
1168
cd801536 1169 ret = cnic_alloc_uio_rings(dev, 2);
5e9b2dbf
MC		 1170 if (ret)
1171 goto error;
1172
cd801536 1173 ret = cnic_init_uio(dev);
5e9b2dbf
MC		 1174 if (ret)
1175 goto error;
a4636960
MC		 1176
1177 return 0;
1178
1179error:
1180 cnic_free_resc(dev);
1181 return ret;
1182}
1183
71034ba8
MC		 1184static int cnic_alloc_bnx2x_context(struct cnic_dev *dev)
1185{
1186 struct cnic_local *cp = dev->cnic_priv;
104a43ed 1187 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8 1188 int ctx_blk_size = cp->ethdev->ctx_blk_size;
520efdf4 1189 int total_mem, blks, i;
71034ba8 1190
520efdf4 1191 total_mem = BNX2X_CONTEXT_MEM_SIZE * cp->max_cid_space;
71034ba8
MC		 1192 blks = total_mem / ctx_blk_size;
1193 if (total_mem % ctx_blk_size)
1194 blks++;
1195
1196 if (blks > cp->ethdev->ctx_tbl_len)
1197 return -ENOMEM;
1198
baeb2ffa 1199 cp->ctx_arr = kcalloc(blks, sizeof(struct cnic_ctx), GFP_KERNEL);
71034ba8
MC		 1200 if (cp->ctx_arr == NULL)
1201 return -ENOMEM;
1202
1203 cp->ctx_blks = blks;
1204 cp->ctx_blk_size = ctx_blk_size;
104a43ed 1205 if (!CHIP_IS_E1(bp))
71034ba8
MC		 1206 cp->ctx_align = 0;
1207 else
1208 cp->ctx_align = ctx_blk_size;
1209
1210 cp->cids_per_blk = ctx_blk_size / BNX2X_CONTEXT_MEM_SIZE;
1211
1212 for (i = 0; i < blks; i++) {
1213 cp->ctx_arr[i].ctx =
3248e168
MC		 1214 dma_alloc_coherent(&dev->pcidev->dev, cp->ctx_blk_size,
1215 &cp->ctx_arr[i].mapping,
1216 GFP_KERNEL);
71034ba8
MC		 1217 if (cp->ctx_arr[i].ctx == NULL)
1218 return -ENOMEM;
1219
1220 if (cp->ctx_align && cp->ctx_blk_size == ctx_blk_size) {
1221 if (cp->ctx_arr[i].mapping & (cp->ctx_align - 1)) {
1222 cnic_free_context(dev);
1223 cp->ctx_blk_size += cp->ctx_align;
1224 i = -1;
1225 continue;
1226 }
1227 }
1228 }
1229 return 0;
1230}
1231
1232static int cnic_alloc_bnx2x_resc(struct cnic_dev *dev)
1233{
1234 struct cnic_local *cp = dev->cnic_priv;
104a43ed 1235 struct bnx2x *bp = netdev_priv(dev->netdev);
520efdf4
MC		 1236 struct cnic_eth_dev *ethdev = cp->ethdev;
1237 u32 start_cid = ethdev->starting_cid;
71034ba8
MC		 1238 int i, j, n, ret, pages;
1239 struct cnic_dma *kwq_16_dma = &cp->kwq_16_data_info;
1240
b37a41e3 1241 cp->max_cid_space = MAX_ISCSI_TBL_SZ;
520efdf4 1242 cp->iscsi_start_cid = start_cid;
e1928c86
MC		 1243 cp->fcoe_start_cid = start_cid + MAX_ISCSI_TBL_SZ;
1244
104a43ed 1245 if (BNX2X_CHIP_IS_E2_PLUS(bp)) {
dc219a2e 1246 cp->max_cid_space += dev->max_fcoe_conn;
e1928c86
MC		 1247 cp->fcoe_init_cid = ethdev->fcoe_init_cid;
1248 if (!cp->fcoe_init_cid)
1249 cp->fcoe_init_cid = 0x10;
1250 }
1251
71034ba8
MC		 1252 cp->iscsi_tbl = kzalloc(sizeof(struct cnic_iscsi) * MAX_ISCSI_TBL_SZ,
1253 GFP_KERNEL);
1254 if (!cp->iscsi_tbl)
1255 goto error;
1256
1257 cp->ctx_tbl = kzalloc(sizeof(struct cnic_context) *
520efdf4 1258 cp->max_cid_space, GFP_KERNEL);
71034ba8
MC		 1259 if (!cp->ctx_tbl)
1260 goto error;
1261
1262 for (i = 0; i < MAX_ISCSI_TBL_SZ; i++) {
1263 cp->ctx_tbl[i].proto.iscsi = &cp->iscsi_tbl[i];
1264 cp->ctx_tbl[i].ulp_proto_id = CNIC_ULP_ISCSI;
1265 }
1266
e1928c86
MC		 1267 for (i = MAX_ISCSI_TBL_SZ; i < cp->max_cid_space; i++)
1268 cp->ctx_tbl[i].ulp_proto_id = CNIC_ULP_FCOE;
1269
520efdf4 1270 pages = PAGE_ALIGN(cp->max_cid_space * CNIC_KWQ16_DATA_SIZE) /
71034ba8
MC		 1271 PAGE_SIZE;
1272
1273 ret = cnic_alloc_dma(dev, kwq_16_dma, pages, 0);
1274 if (ret)
1275 return -ENOMEM;
1276
1277 n = PAGE_SIZE / CNIC_KWQ16_DATA_SIZE;
520efdf4 1278 for (i = 0, j = 0; i < cp->max_cid_space; i++) {
71034ba8
MC		 1279 long off = CNIC_KWQ16_DATA_SIZE * (i % n);
1280
1281 cp->ctx_tbl[i].kwqe_data = kwq_16_dma->pg_arr[j] + off;
1282 cp->ctx_tbl[i].kwqe_data_mapping = kwq_16_dma->pg_map_arr[j] +
1283 off;
1284
1285 if ((i % n) == (n - 1))
1286 j++;
1287 }
1288
59e51373 1289 ret = cnic_alloc_kcq(dev, &cp->kcq1, false);
71034ba8
MC		 1290 if (ret)
1291 goto error;
71034ba8 1292
104a43ed 1293 if (CNIC_SUPPORTS_FCOE(bp)) {
619c5cb6 1294 ret = cnic_alloc_kcq(dev, &cp->kcq2, true);
e21ba414
MC		 1295 if (ret)
1296 goto error;
1297 }
1298
71034ba8
MC		 1299 pages = PAGE_ALIGN(BNX2X_ISCSI_GLB_BUF_SIZE) / PAGE_SIZE;
1300 ret = cnic_alloc_dma(dev, &cp->gbl_buf_info, pages, 0);
1301 if (ret)
1302 goto error;
1303
1304 ret = cnic_alloc_bnx2x_context(dev);
1305 if (ret)
1306 goto error;
1307
82346a7b
MC		 1308 if (cp->ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI)
1309 return 0;
1310
71034ba8
MC		 1311 cp->bnx2x_def_status_blk = cp->ethdev->irq_arr[1].status_blk;
1312
1313 cp->l2_rx_ring_size = 15;
1314
cd801536 1315 ret = cnic_alloc_uio_rings(dev, 4);
71034ba8
MC		 1316 if (ret)
1317 goto error;
1318
cd801536 1319 ret = cnic_init_uio(dev);
71034ba8
MC		 1320 if (ret)
1321 goto error;
1322
1323 return 0;
1324
1325error:
1326 cnic_free_resc(dev);
1327 return -ENOMEM;
1328}
1329
a4636960
MC		 1330static inline u32 cnic_kwq_avail(struct cnic_local *cp)
1331{
1332 return cp->max_kwq_idx -
1333 ((cp->kwq_prod_idx - cp->kwq_con_idx) & cp->max_kwq_idx);
1334}
1335
1336static int cnic_submit_bnx2_kwqes(struct cnic_dev *dev, struct kwqe *wqes[],
1337 u32 num_wqes)
1338{
1339 struct cnic_local *cp = dev->cnic_priv;
1340 struct kwqe *prod_qe;
1341 u16 prod, sw_prod, i;
1342
1343 if (!test_bit(CNIC_F_CNIC_UP, &dev->flags))
1344 return -EAGAIN; /* bnx2 is down */
1345
1346 spin_lock_bh(&cp->cnic_ulp_lock);
1347 if (num_wqes > cnic_kwq_avail(cp) &&
1f1332a3 1348 !test_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags)) {
a4636960
MC		 1349 spin_unlock_bh(&cp->cnic_ulp_lock);
1350 return -EAGAIN;
1351 }
1352
1f1332a3 1353 clear_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags);
a4636960
MC		 1354
1355 prod = cp->kwq_prod_idx;
1356 sw_prod = prod & MAX_KWQ_IDX;
1357 for (i = 0; i < num_wqes; i++) {
1358 prod_qe = &cp->kwq[KWQ_PG(sw_prod)][KWQ_IDX(sw_prod)];
1359 memcpy(prod_qe, wqes[i], sizeof(struct kwqe));
1360 prod++;
1361 sw_prod = prod & MAX_KWQ_IDX;
1362 }
1363 cp->kwq_prod_idx = prod;
1364
1365 CNIC_WR16(dev, cp->kwq_io_addr, cp->kwq_prod_idx);
1366
1367 spin_unlock_bh(&cp->cnic_ulp_lock);
1368 return 0;
1369}
1370
71034ba8
MC		 1371static void *cnic_get_kwqe_16_data(struct cnic_local *cp, u32 l5_cid,
1372 union l5cm_specific_data *l5_data)
1373{
1374 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
1375 dma_addr_t map;
1376
1377 map = ctx->kwqe_data_mapping;
1378 l5_data->phy_address.lo = (u64) map & 0xffffffff;
1379 l5_data->phy_address.hi = (u64) map >> 32;
1380 return ctx->kwqe_data;
1381}
1382
1383static int cnic_submit_kwqe_16(struct cnic_dev *dev, u32 cmd, u32 cid,
1384 u32 type, union l5cm_specific_data *l5_data)
1385{
1386 struct cnic_local *cp = dev->cnic_priv;
5e65789f 1387 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8
MC		 1388 struct l5cm_spe kwqe;
1389 struct kwqe_16 *kwq[1];
68d7c1aa 1390 u16 type_16;
71034ba8
MC		 1391 int ret;
1392
1393 kwqe.hdr.conn_and_cmd_data =
1394 cpu_to_le32(((cmd << SPE_HDR_CMD_ID_SHIFT) |
5e65789f 1395 BNX2X_HW_CID(bp, cid)));
68d7c1aa
MC		 1396
1397 type_16 = (type << SPE_HDR_CONN_TYPE_SHIFT) & SPE_HDR_CONN_TYPE;
a5b3c4ae 1398 type_16 |= (bp->pfid << SPE_HDR_FUNCTION_ID_SHIFT) &
68d7c1aa
MC		 1399 SPE_HDR_FUNCTION_ID;
1400
1401 kwqe.hdr.type = cpu_to_le16(type_16);
523224a3 1402 kwqe.hdr.reserved1 = 0;
71034ba8
MC		 1403 kwqe.data.phy_address.lo = cpu_to_le32(l5_data->phy_address.lo);
1404 kwqe.data.phy_address.hi = cpu_to_le32(l5_data->phy_address.hi);
1405
1406 kwq[0] = (struct kwqe_16 *) &kwqe;
1407
1408 spin_lock_bh(&cp->cnic_ulp_lock);
1409 ret = cp->ethdev->drv_submit_kwqes_16(dev->netdev, kwq, 1);
1410 spin_unlock_bh(&cp->cnic_ulp_lock);
1411
1412 if (ret == 1)
1413 return 0;
1414
23021c21 1415 return ret;
71034ba8
MC		 1416}
1417
1418static void cnic_reply_bnx2x_kcqes(struct cnic_dev *dev, int ulp_type,
1419 struct kcqe *cqes[], u32 num_cqes)
1420{
1421 struct cnic_local *cp = dev->cnic_priv;
1422 struct cnic_ulp_ops *ulp_ops;
1423
1424 rcu_read_lock();
1425 ulp_ops = rcu_dereference(cp->ulp_ops[ulp_type]);
1426 if (likely(ulp_ops)) {
1427 ulp_ops->indicate_kcqes(cp->ulp_handle[ulp_type],
1428 cqes, num_cqes);
1429 }
1430 rcu_read_unlock();
1431}
1432
b3bd2d65
EW		 1433static void cnic_bnx2x_set_tcp_options(struct cnic_dev *dev, int time_stamps,
1434 int en_tcp_dack)
1435{
b3bd2d65
EW		 1436 struct bnx2x *bp = netdev_priv(dev->netdev);
1437 u8 xstorm_flags = XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN;
1438 u16 tstorm_flags = 0;
1439
1440 if (time_stamps) {
1441 xstorm_flags |= XSTORM_L5CM_TCP_FLAGS_TS_ENABLED;
1442 tstorm_flags |= TSTORM_L5CM_TCP_FLAGS_TS_ENABLED;
1443 }
1444 if (en_tcp_dack)
1445 tstorm_flags |= TSTORM_L5CM_TCP_FLAGS_DELAYED_ACK_EN;
1446
1447 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
a5b3c4ae 1448 XSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(bp->pfid), xstorm_flags);
b3bd2d65
EW		 1449
1450 CNIC_WR16(dev, BAR_TSTRORM_INTMEM +
a5b3c4ae 1451 TSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(bp->pfid), tstorm_flags);
b3bd2d65
EW		 1452}
1453
71034ba8
MC		 1454static int cnic_bnx2x_iscsi_init1(struct cnic_dev *dev, struct kwqe *kwqe)
1455{
1456 struct cnic_local *cp = dev->cnic_priv;
68c64d20 1457 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8 1458 struct iscsi_kwqe_init1 *req1 = (struct iscsi_kwqe_init1 *) kwqe;
1420398d 1459 int hq_bds, pages;
a5b3c4ae 1460 u32 pfid = bp->pfid;
71034ba8
MC		 1461
1462 cp->num_iscsi_tasks = req1->num_tasks_per_conn;
1463 cp->num_ccells = req1->num_ccells_per_conn;
1464 cp->task_array_size = BNX2X_ISCSI_TASK_CONTEXT_SIZE *
1465 cp->num_iscsi_tasks;
1466 cp->r2tq_size = cp->num_iscsi_tasks * BNX2X_ISCSI_MAX_PENDING_R2TS *
1467 BNX2X_ISCSI_R2TQE_SIZE;
1468 cp->hq_size = cp->num_ccells * BNX2X_ISCSI_HQ_BD_SIZE;
1469 pages = PAGE_ALIGN(cp->hq_size) / PAGE_SIZE;
1470 hq_bds = pages * (PAGE_SIZE / BNX2X_ISCSI_HQ_BD_SIZE);
1471 cp->num_cqs = req1->num_cqs;
1472
1473 if (!dev->max_iscsi_conn)
1474 return 0;
1475
1476 /* init Tstorm RAM */
1420398d 1477 CNIC_WR16(dev, BAR_TSTRORM_INTMEM + TSTORM_ISCSI_RQ_SIZE_OFFSET(pfid),
71034ba8 1478 req1->rq_num_wqes);
1420398d 1479 CNIC_WR16(dev, BAR_TSTRORM_INTMEM + TSTORM_ISCSI_PAGE_SIZE_OFFSET(pfid),
71034ba8
MC		 1480 PAGE_SIZE);
1481 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
1420398d 1482 TSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT);
71034ba8 1483 CNIC_WR16(dev, BAR_TSTRORM_INTMEM +
1420398d 1484 TSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid),
71034ba8
MC		 1485 req1->num_tasks_per_conn);
1486
1487 /* init Ustorm RAM */
1488 CNIC_WR16(dev, BAR_USTRORM_INTMEM +
1420398d 1489 USTORM_ISCSI_RQ_BUFFER_SIZE_OFFSET(pfid),
71034ba8 1490 req1->rq_buffer_size);
1420398d 1491 CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_PAGE_SIZE_OFFSET(pfid),
71034ba8
MC		 1492 PAGE_SIZE);
1493 CNIC_WR8(dev, BAR_USTRORM_INTMEM +
1420398d 1494 USTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT);
71034ba8 1495 CNIC_WR16(dev, BAR_USTRORM_INTMEM +
1420398d 1496 USTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid),
71034ba8 1497 req1->num_tasks_per_conn);
1420398d 1498 CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_RQ_SIZE_OFFSET(pfid),
71034ba8 1499 req1->rq_num_wqes);
1420398d 1500 CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_CQ_SIZE_OFFSET(pfid),
71034ba8 1501 req1->cq_num_wqes);
1420398d 1502 CNIC_WR16(dev, BAR_USTRORM_INTMEM + USTORM_ISCSI_R2TQ_SIZE_OFFSET(pfid),
71034ba8
MC		 1503 cp->num_iscsi_tasks * BNX2X_ISCSI_MAX_PENDING_R2TS);
1504
1505 /* init Xstorm RAM */
1420398d 1506 CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_PAGE_SIZE_OFFSET(pfid),
71034ba8
MC		 1507 PAGE_SIZE);
1508 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 1509 XSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT);
71034ba8 1510 CNIC_WR16(dev, BAR_XSTRORM_INTMEM +
1420398d 1511 XSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid),
71034ba8 1512 req1->num_tasks_per_conn);
1420398d 1513 CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_HQ_SIZE_OFFSET(pfid),
71034ba8 1514 hq_bds);
1420398d 1515 CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_SQ_SIZE_OFFSET(pfid),
71034ba8 1516 req1->num_tasks_per_conn);
1420398d 1517 CNIC_WR16(dev, BAR_XSTRORM_INTMEM + XSTORM_ISCSI_R2TQ_SIZE_OFFSET(pfid),
71034ba8
MC		 1518 cp->num_iscsi_tasks * BNX2X_ISCSI_MAX_PENDING_R2TS);
1519
1520 /* init Cstorm RAM */
1420398d 1521 CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_ISCSI_PAGE_SIZE_OFFSET(pfid),
71034ba8
MC		 1522 PAGE_SIZE);
1523 CNIC_WR8(dev, BAR_CSTRORM_INTMEM +
1420398d 1524 CSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfid), PAGE_SHIFT);
71034ba8 1525 CNIC_WR16(dev, BAR_CSTRORM_INTMEM +
1420398d 1526 CSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfid),
71034ba8 1527 req1->num_tasks_per_conn);
1420398d 1528 CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_ISCSI_CQ_SIZE_OFFSET(pfid),
71034ba8 1529 req1->cq_num_wqes);
1420398d 1530 CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_ISCSI_HQ_SIZE_OFFSET(pfid),
71034ba8
MC		 1531 hq_bds);
1532
b3bd2d65
EW		 1533 cnic_bnx2x_set_tcp_options(dev,
1534 req1->flags & ISCSI_KWQE_INIT1_TIME_STAMPS_ENABLE,
1535 req1->flags & ISCSI_KWQE_INIT1_DELAYED_ACK_ENABLE);
1536
71034ba8
MC		 1537 return 0;
1538}
1539
1540static int cnic_bnx2x_iscsi_init2(struct cnic_dev *dev, struct kwqe *kwqe)
1541{
1542 struct iscsi_kwqe_init2 *req2 = (struct iscsi_kwqe_init2 *) kwqe;
68c64d20 1543 struct bnx2x *bp = netdev_priv(dev->netdev);
a5b3c4ae 1544 u32 pfid = bp->pfid;
71034ba8
MC		 1545 struct iscsi_kcqe kcqe;
1546 struct kcqe *cqes[1];
1547
1548 memset(&kcqe, 0, sizeof(kcqe));
1549 if (!dev->max_iscsi_conn) {
1550 kcqe.completion_status =
1551 ISCSI_KCQE_COMPLETION_STATUS_ISCSI_NOT_SUPPORTED;
1552 goto done;
1553 }
1554
1555 CNIC_WR(dev, BAR_TSTRORM_INTMEM +
1420398d 1556 TSTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid), req2->error_bit_map[0]);
71034ba8 1557 CNIC_WR(dev, BAR_TSTRORM_INTMEM +
1420398d 1558 TSTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid) + 4,
71034ba8
MC		 1559 req2->error_bit_map[1]);
1560
1561 CNIC_WR16(dev, BAR_USTRORM_INTMEM +
1420398d 1562 USTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfid), req2->max_cq_sqn);
71034ba8 1563 CNIC_WR(dev, BAR_USTRORM_INTMEM +
1420398d 1564 USTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid), req2->error_bit_map[0]);
71034ba8 1565 CNIC_WR(dev, BAR_USTRORM_INTMEM +
1420398d 1566 USTORM_ISCSI_ERROR_BITMAP_OFFSET(pfid) + 4,
71034ba8
MC		 1567 req2->error_bit_map[1]);
1568
1569 CNIC_WR16(dev, BAR_CSTRORM_INTMEM +
1420398d 1570 CSTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfid), req2->max_cq_sqn);
71034ba8
MC		 1571
1572 kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_SUCCESS;
1573
1574done:
1575 kcqe.op_code = ISCSI_KCQE_OPCODE_INIT;
1576 cqes[0] = (struct kcqe *) &kcqe;
1577 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_ISCSI, cqes, 1);
1578
1579 return 0;
1580}
1581
1582static void cnic_free_bnx2x_conn_resc(struct cnic_dev *dev, u32 l5_cid)
1583{
1584 struct cnic_local *cp = dev->cnic_priv;
1585 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
1586
1587 if (ctx->ulp_proto_id == CNIC_ULP_ISCSI) {
1588 struct cnic_iscsi *iscsi = ctx->proto.iscsi;
1589
1590 cnic_free_dma(dev, &iscsi->hq_info);
1591 cnic_free_dma(dev, &iscsi->r2tq_info);
1592 cnic_free_dma(dev, &iscsi->task_array_info);
e1928c86
MC		 1593 cnic_free_id(&cp->cid_tbl, ctx->cid);
1594 } else {
1595 cnic_free_id(&cp->fcoe_cid_tbl, ctx->cid);
71034ba8 1596 }
e1928c86 1597
71034ba8
MC		 1598 ctx->cid = 0;
1599}
1600
1601static int cnic_alloc_bnx2x_conn_resc(struct cnic_dev *dev, u32 l5_cid)
1602{
1603 u32 cid;
1604 int ret, pages;
1605 struct cnic_local *cp = dev->cnic_priv;
1606 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
1607 struct cnic_iscsi *iscsi = ctx->proto.iscsi;
1608
e1928c86
MC		 1609 if (ctx->ulp_proto_id == CNIC_ULP_FCOE) {
1610 cid = cnic_alloc_new_id(&cp->fcoe_cid_tbl);
1611 if (cid == -1) {
1612 ret = -ENOMEM;
1613 goto error;
1614 }
1615 ctx->cid = cid;
1616 return 0;
1617 }
1618
71034ba8
MC		 1619 cid = cnic_alloc_new_id(&cp->cid_tbl);
1620 if (cid == -1) {
1621 ret = -ENOMEM;
1622 goto error;
1623 }
1624
1625 ctx->cid = cid;
1626 pages = PAGE_ALIGN(cp->task_array_size) / PAGE_SIZE;
1627
1628 ret = cnic_alloc_dma(dev, &iscsi->task_array_info, pages, 1);
1629 if (ret)
1630 goto error;
1631
1632 pages = PAGE_ALIGN(cp->r2tq_size) / PAGE_SIZE;
1633 ret = cnic_alloc_dma(dev, &iscsi->r2tq_info, pages, 1);
1634 if (ret)
1635 goto error;
1636
1637 pages = PAGE_ALIGN(cp->hq_size) / PAGE_SIZE;
1638 ret = cnic_alloc_dma(dev, &iscsi->hq_info, pages, 1);
1639 if (ret)
1640 goto error;
1641
1642 return 0;
1643
1644error:
1645 cnic_free_bnx2x_conn_resc(dev, l5_cid);
1646 return ret;
1647}
1648
1649static void *cnic_get_bnx2x_ctx(struct cnic_dev *dev, u32 cid, int init,
1650 struct regpair *ctx_addr)
1651{
1652 struct cnic_local *cp = dev->cnic_priv;
1653 struct cnic_eth_dev *ethdev = cp->ethdev;
1654 int blk = (cid - ethdev->starting_cid) / cp->cids_per_blk;
1655 int off = (cid - ethdev->starting_cid) % cp->cids_per_blk;
1656 unsigned long align_off = 0;
1657 dma_addr_t ctx_map;
1658 void *ctx;
1659
1660 if (cp->ctx_align) {
1661 unsigned long mask = cp->ctx_align - 1;
1662
1663 if (cp->ctx_arr[blk].mapping & mask)
1664 align_off = cp->ctx_align -
1665 (cp->ctx_arr[blk].mapping & mask);
1666 }
1667 ctx_map = cp->ctx_arr[blk].mapping + align_off +
1668 (off * BNX2X_CONTEXT_MEM_SIZE);
1669 ctx = cp->ctx_arr[blk].ctx + align_off +
1670 (off * BNX2X_CONTEXT_MEM_SIZE);
1671 if (init)
1672 memset(ctx, 0, BNX2X_CONTEXT_MEM_SIZE);
1673
1674 ctx_addr->lo = ctx_map & 0xffffffff;
1675 ctx_addr->hi = (u64) ctx_map >> 32;
1676 return ctx;
1677}
1678
1679static int cnic_setup_bnx2x_ctx(struct cnic_dev *dev, struct kwqe *wqes[],
1680 u32 num)
1681{
1682 struct cnic_local *cp = dev->cnic_priv;
104a43ed 1683 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8
MC		 1684 struct iscsi_kwqe_conn_offload1 *req1 =
1685 (struct iscsi_kwqe_conn_offload1 *) wqes[0];
1686 struct iscsi_kwqe_conn_offload2 *req2 =
1687 (struct iscsi_kwqe_conn_offload2 *) wqes[1];
1688 struct iscsi_kwqe_conn_offload3 *req3;
1689 struct cnic_context *ctx = &cp->ctx_tbl[req1->iscsi_conn_id];
1690 struct cnic_iscsi *iscsi = ctx->proto.iscsi;
1691 u32 cid = ctx->cid;
5e65789f 1692 u32 hw_cid = BNX2X_HW_CID(bp, cid);
71034ba8
MC		 1693 struct iscsi_context *ictx;
1694 struct regpair context_addr;
1695 int i, j, n = 2, n_max;
5bf945a8 1696 u8 port = BP_PORT(bp);
71034ba8
MC		 1697
1698 ctx->ctx_flags = 0;
1699 if (!req2->num_additional_wqes)
1700 return -EINVAL;
1701
1702 n_max = req2->num_additional_wqes + 2;
1703
1704 ictx = cnic_get_bnx2x_ctx(dev, cid, 1, &context_addr);
1705 if (ictx == NULL)
1706 return -ENOMEM;
1707
1708 req3 = (struct iscsi_kwqe_conn_offload3 *) wqes[n++];
1709
1710 ictx->xstorm_ag_context.hq_prod = 1;
1711
1712 ictx->xstorm_st_context.iscsi.first_burst_length =
1713 ISCSI_DEF_FIRST_BURST_LEN;
1714 ictx->xstorm_st_context.iscsi.max_send_pdu_length =
1715 ISCSI_DEF_MAX_RECV_SEG_LEN;
1716 ictx->xstorm_st_context.iscsi.sq_pbl_base.lo =
1717 req1->sq_page_table_addr_lo;
1718 ictx->xstorm_st_context.iscsi.sq_pbl_base.hi =
1719 req1->sq_page_table_addr_hi;
1720 ictx->xstorm_st_context.iscsi.sq_curr_pbe.lo = req2->sq_first_pte.hi;
1721 ictx->xstorm_st_context.iscsi.sq_curr_pbe.hi = req2->sq_first_pte.lo;
1722 ictx->xstorm_st_context.iscsi.hq_pbl_base.lo =
1723 iscsi->hq_info.pgtbl_map & 0xffffffff;
1724 ictx->xstorm_st_context.iscsi.hq_pbl_base.hi =
1725 (u64) iscsi->hq_info.pgtbl_map >> 32;
1726 ictx->xstorm_st_context.iscsi.hq_curr_pbe_base.lo =
1727 iscsi->hq_info.pgtbl[0];
1728 ictx->xstorm_st_context.iscsi.hq_curr_pbe_base.hi =
1729 iscsi->hq_info.pgtbl[1];
1730 ictx->xstorm_st_context.iscsi.r2tq_pbl_base.lo =
1731 iscsi->r2tq_info.pgtbl_map & 0xffffffff;
1732 ictx->xstorm_st_context.iscsi.r2tq_pbl_base.hi =
1733 (u64) iscsi->r2tq_info.pgtbl_map >> 32;
1734 ictx->xstorm_st_context.iscsi.r2tq_curr_pbe_base.lo =
1735 iscsi->r2tq_info.pgtbl[0];
1736 ictx->xstorm_st_context.iscsi.r2tq_curr_pbe_base.hi =
1737 iscsi->r2tq_info.pgtbl[1];
1738 ictx->xstorm_st_context.iscsi.task_pbl_base.lo =
1739 iscsi->task_array_info.pgtbl_map & 0xffffffff;
1740 ictx->xstorm_st_context.iscsi.task_pbl_base.hi =
1741 (u64) iscsi->task_array_info.pgtbl_map >> 32;
1742 ictx->xstorm_st_context.iscsi.task_pbl_cache_idx =
1743 BNX2X_ISCSI_PBL_NOT_CACHED;
1744 ictx->xstorm_st_context.iscsi.flags.flags |=
1745 XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA;
1746 ictx->xstorm_st_context.iscsi.flags.flags |=
1747 XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T;
619c5cb6
VZ		 1748 ictx->xstorm_st_context.common.ethernet.reserved_vlan_type =
1749 ETH_P_8021Q;
104a43ed 1750 if (BNX2X_CHIP_IS_E2_PLUS(bp) &&
5bf945a8 1751 bp->common.chip_port_mode == CHIP_2_PORT_MODE) {
619c5cb6
VZ		 1752
1753 port = 0;
1754 }
1755 ictx->xstorm_st_context.common.flags =
1756 1 << XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED_SHIFT;
1757 ictx->xstorm_st_context.common.flags =
1758 port << XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT;
71034ba8
MC		 1759
1760 ictx->tstorm_st_context.iscsi.hdr_bytes_2_fetch = ISCSI_HEADER_SIZE;
1761 /* TSTORM requires the base address of RQ DB & not PTE */
1762 ictx->tstorm_st_context.iscsi.rq_db_phy_addr.lo =
1763 req2->rq_page_table_addr_lo & PAGE_MASK;
1764 ictx->tstorm_st_context.iscsi.rq_db_phy_addr.hi =
1765 req2->rq_page_table_addr_hi;
1766 ictx->tstorm_st_context.iscsi.iscsi_conn_id = req1->iscsi_conn_id;
1767 ictx->tstorm_st_context.tcp.cwnd = 0x5A8;
1768 ictx->tstorm_st_context.tcp.flags2 |=
1769 TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN;
523224a3
DK		 1770 ictx->tstorm_st_context.tcp.ooo_support_mode =
1771 TCP_TSTORM_OOO_DROP_AND_PROC_ACK;
71034ba8 1772
523224a3 1773 ictx->timers_context.flags |= TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG;
71034ba8
MC		 1774
1775 ictx->ustorm_st_context.ring.rq.pbl_base.lo =
15971c3c 1776 req2->rq_page_table_addr_lo;
71034ba8 1777 ictx->ustorm_st_context.ring.rq.pbl_base.hi =
15971c3c 1778 req2->rq_page_table_addr_hi;
71034ba8
MC		 1779 ictx->ustorm_st_context.ring.rq.curr_pbe.lo = req3->qp_first_pte[0].hi;
1780 ictx->ustorm_st_context.ring.rq.curr_pbe.hi = req3->qp_first_pte[0].lo;
1781 ictx->ustorm_st_context.ring.r2tq.pbl_base.lo =
1782 iscsi->r2tq_info.pgtbl_map & 0xffffffff;
1783 ictx->ustorm_st_context.ring.r2tq.pbl_base.hi =
1784 (u64) iscsi->r2tq_info.pgtbl_map >> 32;
1785 ictx->ustorm_st_context.ring.r2tq.curr_pbe.lo =
1786 iscsi->r2tq_info.pgtbl[0];
1787 ictx->ustorm_st_context.ring.r2tq.curr_pbe.hi =
1788 iscsi->r2tq_info.pgtbl[1];
1789 ictx->ustorm_st_context.ring.cq_pbl_base.lo =
1790 req1->cq_page_table_addr_lo;
1791 ictx->ustorm_st_context.ring.cq_pbl_base.hi =
1792 req1->cq_page_table_addr_hi;
1793 ictx->ustorm_st_context.ring.cq[0].cq_sn = ISCSI_INITIAL_SN;
1794 ictx->ustorm_st_context.ring.cq[0].curr_pbe.lo = req2->cq_first_pte.hi;
1795 ictx->ustorm_st_context.ring.cq[0].curr_pbe.hi = req2->cq_first_pte.lo;
1796 ictx->ustorm_st_context.task_pbe_cache_index =
1797 BNX2X_ISCSI_PBL_NOT_CACHED;
1798 ictx->ustorm_st_context.task_pdu_cache_index =
1799 BNX2X_ISCSI_PDU_HEADER_NOT_CACHED;
1800
1801 for (i = 1, j = 1; i < cp->num_cqs; i++, j++) {
1802 if (j == 3) {
1803 if (n >= n_max)
1804 break;
1805 req3 = (struct iscsi_kwqe_conn_offload3 *) wqes[n++];
1806 j = 0;
1807 }
1808 ictx->ustorm_st_context.ring.cq[i].cq_sn = ISCSI_INITIAL_SN;
1809 ictx->ustorm_st_context.ring.cq[i].curr_pbe.lo =
1810 req3->qp_first_pte[j].hi;
1811 ictx->ustorm_st_context.ring.cq[i].curr_pbe.hi =
1812 req3->qp_first_pte[j].lo;
1813 }
1814
1815 ictx->ustorm_st_context.task_pbl_base.lo =
1816 iscsi->task_array_info.pgtbl_map & 0xffffffff;
1817 ictx->ustorm_st_context.task_pbl_base.hi =
1818 (u64) iscsi->task_array_info.pgtbl_map >> 32;
1819 ictx->ustorm_st_context.tce_phy_addr.lo =
1820 iscsi->task_array_info.pgtbl[0];
1821 ictx->ustorm_st_context.tce_phy_addr.hi =
1822 iscsi->task_array_info.pgtbl[1];
1823 ictx->ustorm_st_context.iscsi_conn_id = req1->iscsi_conn_id;
1824 ictx->ustorm_st_context.num_cqs = cp->num_cqs;
1825 ictx->ustorm_st_context.negotiated_rx |= ISCSI_DEF_MAX_RECV_SEG_LEN;
1826 ictx->ustorm_st_context.negotiated_rx_and_flags |=
1827 ISCSI_DEF_MAX_BURST_LEN;
1828 ictx->ustorm_st_context.negotiated_rx |=
1829 ISCSI_DEFAULT_MAX_OUTSTANDING_R2T <<
1830 USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS_SHIFT;
1831
1832 ictx->cstorm_st_context.hq_pbl_base.lo =
1833 iscsi->hq_info.pgtbl_map & 0xffffffff;
1834 ictx->cstorm_st_context.hq_pbl_base.hi =
1835 (u64) iscsi->hq_info.pgtbl_map >> 32;
1836 ictx->cstorm_st_context.hq_curr_pbe.lo = iscsi->hq_info.pgtbl[0];
1837 ictx->cstorm_st_context.hq_curr_pbe.hi = iscsi->hq_info.pgtbl[1];
1838 ictx->cstorm_st_context.task_pbl_base.lo =
1839 iscsi->task_array_info.pgtbl_map & 0xffffffff;
1840 ictx->cstorm_st_context.task_pbl_base.hi =
1841 (u64) iscsi->task_array_info.pgtbl_map >> 32;
1842 /* CSTORM and USTORM initialization is different, CSTORM requires
1843 * CQ DB base & not PTE addr */
1844 ictx->cstorm_st_context.cq_db_base.lo =
1845 req1->cq_page_table_addr_lo & PAGE_MASK;
1846 ictx->cstorm_st_context.cq_db_base.hi = req1->cq_page_table_addr_hi;
1847 ictx->cstorm_st_context.iscsi_conn_id = req1->iscsi_conn_id;
1848 ictx->cstorm_st_context.cq_proc_en_bit_map = (1 << cp->num_cqs) - 1;
1849 for (i = 0; i < cp->num_cqs; i++) {
1850 ictx->cstorm_st_context.cq_c_prod_sqn_arr.sqn[i] =
1851 ISCSI_INITIAL_SN;
1852 ictx->cstorm_st_context.cq_c_sqn_2_notify_arr.sqn[i] =
1853 ISCSI_INITIAL_SN;
1854 }
1855
1856 ictx->xstorm_ag_context.cdu_reserved =
1857 CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_XCM_AG,
1858 ISCSI_CONNECTION_TYPE);
1859 ictx->ustorm_ag_context.cdu_usage =
1860 CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_UCM_AG,
1861 ISCSI_CONNECTION_TYPE);
1862 return 0;
1863
1864}
1865
1866static int cnic_bnx2x_iscsi_ofld1(struct cnic_dev *dev, struct kwqe *wqes[],
1867 u32 num, int *work)
1868{
1869 struct iscsi_kwqe_conn_offload1 *req1;
1870 struct iscsi_kwqe_conn_offload2 *req2;
1871 struct cnic_local *cp = dev->cnic_priv;
5e65789f 1872 struct bnx2x *bp = netdev_priv(dev->netdev);
fdf24086 1873 struct cnic_context *ctx;
71034ba8
MC		 1874 struct iscsi_kcqe kcqe;
1875 struct kcqe *cqes[1];
1876 u32 l5_cid;
fdf24086 1877 int ret = 0;
71034ba8
MC		 1878
1879 if (num < 2) {
1880 *work = num;
1881 return -EINVAL;
1882 }
1883
1884 req1 = (struct iscsi_kwqe_conn_offload1 *) wqes[0];
1885 req2 = (struct iscsi_kwqe_conn_offload2 *) wqes[1];
1886 if ((num - 2) < req2->num_additional_wqes) {
1887 *work = num;
1888 return -EINVAL;
1889 }
779bb41d 1890 *work = 2 + req2->num_additional_wqes;
71034ba8
MC		 1891
1892 l5_cid = req1->iscsi_conn_id;
1893 if (l5_cid >= MAX_ISCSI_TBL_SZ)
1894 return -EINVAL;
1895
1896 memset(&kcqe, 0, sizeof(kcqe));
1897 kcqe.op_code = ISCSI_KCQE_OPCODE_OFFLOAD_CONN;
1898 kcqe.iscsi_conn_id = l5_cid;
1899 kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAILURE;
1900
fdf24086
MC		 1901 ctx = &cp->ctx_tbl[l5_cid];
1902 if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags)) {
1903 kcqe.completion_status =
1904 ISCSI_KCQE_COMPLETION_STATUS_CID_BUSY;
1905 goto done;
1906 }
1907
71034ba8
MC		 1908 if (atomic_inc_return(&cp->iscsi_conn) > dev->max_iscsi_conn) {
1909 atomic_dec(&cp->iscsi_conn);
71034ba8
MC		 1910 goto done;
1911 }
1912 ret = cnic_alloc_bnx2x_conn_resc(dev, l5_cid);
1913 if (ret) {
1914 atomic_dec(&cp->iscsi_conn);
1915 ret = 0;
1916 goto done;
1917 }
1918 ret = cnic_setup_bnx2x_ctx(dev, wqes, num);
1919 if (ret < 0) {
1920 cnic_free_bnx2x_conn_resc(dev, l5_cid);
1921 atomic_dec(&cp->iscsi_conn);
1922 goto done;
1923 }
1924
1925 kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_SUCCESS;
5e65789f 1926 kcqe.iscsi_conn_context_id = BNX2X_HW_CID(bp, cp->ctx_tbl[l5_cid].cid);
71034ba8
MC		 1927
1928done:
1929 cqes[0] = (struct kcqe *) &kcqe;
1930 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_ISCSI, cqes, 1);
23021c21 1931 return 0;
71034ba8
MC		 1932}
1933
1934
1935static int cnic_bnx2x_iscsi_update(struct cnic_dev *dev, struct kwqe *kwqe)
1936{
1937 struct cnic_local *cp = dev->cnic_priv;
1938 struct iscsi_kwqe_conn_update *req =
1939 (struct iscsi_kwqe_conn_update *) kwqe;
1940 void *data;
1941 union l5cm_specific_data l5_data;
1942 u32 l5_cid, cid = BNX2X_SW_CID(req->context_id);
1943 int ret;
1944
1945 if (cnic_get_l5_cid(cp, cid, &l5_cid) != 0)
1946 return -EINVAL;
1947
1948 data = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data);
1949 if (!data)
1950 return -ENOMEM;
1951
1952 memcpy(data, kwqe, sizeof(struct kwqe));
1953
1954 ret = cnic_submit_kwqe_16(dev, ISCSI_RAMROD_CMD_ID_UPDATE_CONN,
1955 req->context_id, ISCSI_CONNECTION_TYPE, &l5_data);
1956 return ret;
1957}
1958
a2c9e769 1959static int cnic_bnx2x_destroy_ramrod(struct cnic_dev *dev, u32 l5_cid)
71034ba8
MC		 1960{
1961 struct cnic_local *cp = dev->cnic_priv;
5e65789f 1962 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8 1963 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
a2c9e769
MC		 1964 union l5cm_specific_data l5_data;
1965 int ret;
68d7c1aa 1966 u32 hw_cid;
71034ba8 1967
71034ba8
MC		 1968 init_waitqueue_head(&ctx->waitq);
1969 ctx->wait_cond = 0;
1970 memset(&l5_data, 0, sizeof(l5_data));
5e65789f 1971 hw_cid = BNX2X_HW_CID(bp, ctx->cid);
523224a3
DK		 1972
1973 ret = cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_COMMON_CFC_DEL,
68d7c1aa 1974 hw_cid, NONE_CONNECTION_TYPE, &l5_data);
523224a3 1975
619c5cb6 1976 if (ret == 0) {
dcc7e3a6 1977 wait_event_timeout(ctx->waitq, ctx->wait_cond, CNIC_RAMROD_TMO);
619c5cb6
VZ		 1978 if (unlikely(test_bit(CTX_FL_CID_ERROR, &ctx->ctx_flags)))
1979 return -EBUSY;
1980 }
71034ba8 1981
dcc7e3a6 1982 return 0;
a2c9e769
MC		 1983}
1984
1985static int cnic_bnx2x_iscsi_destroy(struct cnic_dev *dev, struct kwqe *kwqe)
1986{
1987 struct cnic_local *cp = dev->cnic_priv;
1988 struct iscsi_kwqe_conn_destroy *req =
1989 (struct iscsi_kwqe_conn_destroy *) kwqe;
1990 u32 l5_cid = req->reserved0;
1991 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
1992 int ret = 0;
1993 struct iscsi_kcqe kcqe;
1994 struct kcqe *cqes[1];
1995
1996 if (!test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags))
1997 goto skip_cfc_delete;
1998
fdf24086
MC		 1999 if (!time_after(jiffies, ctx->timestamp + (2 * HZ))) {
2000 unsigned long delta = ctx->timestamp + (2 * HZ) - jiffies;
2001
2002 if (delta > (2 * HZ))
2003 delta = 0;
2004
2005 set_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags);
2006 queue_delayed_work(cnic_wq, &cp->delete_task, delta);
2007 goto destroy_reply;
2008 }
a2c9e769
MC		 2009
2010 ret = cnic_bnx2x_destroy_ramrod(dev, l5_cid);
2011
71034ba8
MC		 2012skip_cfc_delete:
2013 cnic_free_bnx2x_conn_resc(dev, l5_cid);
2014
619c5cb6
VZ		 2015 if (!ret) {
2016 atomic_dec(&cp->iscsi_conn);
2017 clear_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags);
2018 }
71034ba8 2019
fdf24086 2020destroy_reply:
71034ba8
MC		 2021 memset(&kcqe, 0, sizeof(kcqe));
2022 kcqe.op_code = ISCSI_KCQE_OPCODE_DESTROY_CONN;
2023 kcqe.iscsi_conn_id = l5_cid;
2024 kcqe.completion_status = ISCSI_KCQE_COMPLETION_STATUS_SUCCESS;
2025 kcqe.iscsi_conn_context_id = req->context_id;
2026
2027 cqes[0] = (struct kcqe *) &kcqe;
2028 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_ISCSI, cqes, 1);
2029
23021c21 2030 return 0;
71034ba8
MC		 2031}
2032
2033static void cnic_init_storm_conn_bufs(struct cnic_dev *dev,
2034 struct l4_kwq_connect_req1 *kwqe1,
2035 struct l4_kwq_connect_req3 *kwqe3,
2036 struct l5cm_active_conn_buffer *conn_buf)
2037{
2038 struct l5cm_conn_addr_params *conn_addr = &conn_buf->conn_addr_buf;
2039 struct l5cm_xstorm_conn_buffer *xstorm_buf =
2040 &conn_buf->xstorm_conn_buffer;
2041 struct l5cm_tstorm_conn_buffer *tstorm_buf =
2042 &conn_buf->tstorm_conn_buffer;
2043 struct regpair context_addr;
2044 u32 cid = BNX2X_SW_CID(kwqe1->cid);
2045 struct in6_addr src_ip, dst_ip;
2046 int i;
2047 u32 *addrp;
2048
2049 addrp = (u32 *) &conn_addr->local_ip_addr;
2050 for (i = 0; i < 4; i++, addrp++)
2051 src_ip.in6_u.u6_addr32[i] = cpu_to_be32(*addrp);
2052
2053 addrp = (u32 *) &conn_addr->remote_ip_addr;
2054 for (i = 0; i < 4; i++, addrp++)
2055 dst_ip.in6_u.u6_addr32[i] = cpu_to_be32(*addrp);
2056
2057 cnic_get_bnx2x_ctx(dev, cid, 0, &context_addr);
2058
2059 xstorm_buf->context_addr.hi = context_addr.hi;
2060 xstorm_buf->context_addr.lo = context_addr.lo;
2061 xstorm_buf->mss = 0xffff;
2062 xstorm_buf->rcv_buf = kwqe3->rcv_buf;
2063 if (kwqe1->tcp_flags & L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE)
2064 xstorm_buf->params |= L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE;
2065 xstorm_buf->pseudo_header_checksum =
2066 swab16(~csum_ipv6_magic(&src_ip, &dst_ip, 0, IPPROTO_TCP, 0));
2067
71034ba8
MC		 2068 if (kwqe3->ka_timeout) {
2069 tstorm_buf->ka_enable = 1;
2070 tstorm_buf->ka_timeout = kwqe3->ka_timeout;
2071 tstorm_buf->ka_interval = kwqe3->ka_interval;
2072 tstorm_buf->ka_max_probe_count = kwqe3->ka_max_probe_count;
2073 }
71034ba8
MC		 2074 tstorm_buf->max_rt_time = 0xffffffff;
2075}
2076
2077static void cnic_init_bnx2x_mac(struct cnic_dev *dev)
2078{
68c64d20 2079 struct bnx2x *bp = netdev_priv(dev->netdev);
a5b3c4ae 2080 u32 pfid = bp->pfid;
71034ba8
MC		 2081 u8 *mac = dev->mac_addr;
2082
2083 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 2084 XSTORM_ISCSI_LOCAL_MAC_ADDR0_OFFSET(pfid), mac[0]);
71034ba8 2085 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 2086 XSTORM_ISCSI_LOCAL_MAC_ADDR1_OFFSET(pfid), mac[1]);
71034ba8 2087 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 2088 XSTORM_ISCSI_LOCAL_MAC_ADDR2_OFFSET(pfid), mac[2]);
71034ba8 2089 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 2090 XSTORM_ISCSI_LOCAL_MAC_ADDR3_OFFSET(pfid), mac[3]);
71034ba8 2091 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 2092 XSTORM_ISCSI_LOCAL_MAC_ADDR4_OFFSET(pfid), mac[4]);
71034ba8 2093 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 2094 XSTORM_ISCSI_LOCAL_MAC_ADDR5_OFFSET(pfid), mac[5]);
71034ba8
MC		 2095
2096 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
1420398d 2097 TSTORM_ISCSI_TCP_VARS_LSB_LOCAL_MAC_ADDR_OFFSET(pfid), mac[5]);
71034ba8 2098 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
1420398d 2099 TSTORM_ISCSI_TCP_VARS_LSB_LOCAL_MAC_ADDR_OFFSET(pfid) + 1,
71034ba8
MC		 2100 mac[4]);
2101 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
619c5cb6 2102 TSTORM_ISCSI_TCP_VARS_MID_LOCAL_MAC_ADDR_OFFSET(pfid), mac[3]);
71034ba8 2103 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
619c5cb6 2104 TSTORM_ISCSI_TCP_VARS_MID_LOCAL_MAC_ADDR_OFFSET(pfid) + 1,
71034ba8
MC		 2105 mac[2]);
2106 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
619c5cb6 2107 TSTORM_ISCSI_TCP_VARS_MSB_LOCAL_MAC_ADDR_OFFSET(pfid), mac[1]);
71034ba8 2108 CNIC_WR8(dev, BAR_TSTRORM_INTMEM +
619c5cb6 2109 TSTORM_ISCSI_TCP_VARS_MSB_LOCAL_MAC_ADDR_OFFSET(pfid) + 1,
71034ba8
MC		 2110 mac[0]);
2111}
2112
71034ba8
MC		 2113static int cnic_bnx2x_connect(struct cnic_dev *dev, struct kwqe *wqes[],
2114 u32 num, int *work)
2115{
2116 struct cnic_local *cp = dev->cnic_priv;
68c64d20 2117 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8
MC		 2118 struct l4_kwq_connect_req1 *kwqe1 =
2119 (struct l4_kwq_connect_req1 *) wqes[0];
2120 struct l4_kwq_connect_req3 *kwqe3;
2121 struct l5cm_active_conn_buffer *conn_buf;
2122 struct l5cm_conn_addr_params *conn_addr;
2123 union l5cm_specific_data l5_data;
2124 u32 l5_cid = kwqe1->pg_cid;
2125 struct cnic_sock *csk = &cp->csk_tbl[l5_cid];
2126 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
2127 int ret;
2128
2129 if (num < 2) {
2130 *work = num;
2131 return -EINVAL;
2132 }
2133
2134 if (kwqe1->conn_flags & L4_KWQ_CONNECT_REQ1_IP_V6)
2135 *work = 3;
2136 else
2137 *work = 2;
2138
2139 if (num < *work) {
2140 *work = num;
2141 return -EINVAL;
2142 }
2143
2144 if (sizeof(*conn_buf) > CNIC_KWQ16_DATA_SIZE) {
ddf79b20 2145 netdev_err(dev->netdev, "conn_buf size too big\n");
71034ba8
MC		 2146 return -ENOMEM;
2147 }
2148 conn_buf = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data);
2149 if (!conn_buf)
2150 return -ENOMEM;
2151
2152 memset(conn_buf, 0, sizeof(*conn_buf));
2153
2154 conn_addr = &conn_buf->conn_addr_buf;
2155 conn_addr->remote_addr_0 = csk->ha[0];
2156 conn_addr->remote_addr_1 = csk->ha[1];
2157 conn_addr->remote_addr_2 = csk->ha[2];
2158 conn_addr->remote_addr_3 = csk->ha[3];
2159 conn_addr->remote_addr_4 = csk->ha[4];
2160 conn_addr->remote_addr_5 = csk->ha[5];
2161
2162 if (kwqe1->conn_flags & L4_KWQ_CONNECT_REQ1_IP_V6) {
2163 struct l4_kwq_connect_req2 *kwqe2 =
2164 (struct l4_kwq_connect_req2 *) wqes[1];
2165
2166 conn_addr->local_ip_addr.ip_addr_hi_hi = kwqe2->src_ip_v6_4;
2167 conn_addr->local_ip_addr.ip_addr_hi_lo = kwqe2->src_ip_v6_3;
2168 conn_addr->local_ip_addr.ip_addr_lo_hi = kwqe2->src_ip_v6_2;
2169
2170 conn_addr->remote_ip_addr.ip_addr_hi_hi = kwqe2->dst_ip_v6_4;
2171 conn_addr->remote_ip_addr.ip_addr_hi_lo = kwqe2->dst_ip_v6_3;
2172 conn_addr->remote_ip_addr.ip_addr_lo_hi = kwqe2->dst_ip_v6_2;
2173 conn_addr->params |= L5CM_CONN_ADDR_PARAMS_IP_VERSION;
2174 }
2175 kwqe3 = (struct l4_kwq_connect_req3 *) wqes[*work - 1];
2176
2177 conn_addr->local_ip_addr.ip_addr_lo_lo = kwqe1->src_ip;
2178 conn_addr->remote_ip_addr.ip_addr_lo_lo = kwqe1->dst_ip;
2179 conn_addr->local_tcp_port = kwqe1->src_port;
2180 conn_addr->remote_tcp_port = kwqe1->dst_port;
2181
2182 conn_addr->pmtu = kwqe3->pmtu;
2183 cnic_init_storm_conn_bufs(dev, kwqe1, kwqe3, conn_buf);
2184
2185 CNIC_WR16(dev, BAR_XSTRORM_INTMEM +
a5b3c4ae 2186 XSTORM_ISCSI_LOCAL_VLAN_OFFSET(bp->pfid), csk->vlan_id);
71034ba8 2187
71034ba8
MC		 2188 ret = cnic_submit_kwqe_16(dev, L5CM_RAMROD_CMD_ID_TCP_CONNECT,
2189 kwqe1->cid, ISCSI_CONNECTION_TYPE, &l5_data);
2190 if (!ret)
6e0dda0c 2191 set_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags);
71034ba8
MC		 2192
2193 return ret;
2194}
2195
2196static int cnic_bnx2x_close(struct cnic_dev *dev, struct kwqe *kwqe)
2197{
2198 struct l4_kwq_close_req *req = (struct l4_kwq_close_req *) kwqe;
2199 union l5cm_specific_data l5_data;
2200 int ret;
2201
2202 memset(&l5_data, 0, sizeof(l5_data));
2203 ret = cnic_submit_kwqe_16(dev, L5CM_RAMROD_CMD_ID_CLOSE,
2204 req->cid, ISCSI_CONNECTION_TYPE, &l5_data);
2205 return ret;
2206}
2207
2208static int cnic_bnx2x_reset(struct cnic_dev *dev, struct kwqe *kwqe)
2209{
2210 struct l4_kwq_reset_req *req = (struct l4_kwq_reset_req *) kwqe;
2211 union l5cm_specific_data l5_data;
2212 int ret;
2213
2214 memset(&l5_data, 0, sizeof(l5_data));
2215 ret = cnic_submit_kwqe_16(dev, L5CM_RAMROD_CMD_ID_ABORT,
2216 req->cid, ISCSI_CONNECTION_TYPE, &l5_data);
2217 return ret;
2218}
2219static int cnic_bnx2x_offload_pg(struct cnic_dev *dev, struct kwqe *kwqe)
2220{
2221 struct l4_kwq_offload_pg *req = (struct l4_kwq_offload_pg *) kwqe;
2222 struct l4_kcq kcqe;
2223 struct kcqe *cqes[1];
2224
2225 memset(&kcqe, 0, sizeof(kcqe));
2226 kcqe.pg_host_opaque = req->host_opaque;
2227 kcqe.pg_cid = req->host_opaque;
2228 kcqe.op_code = L4_KCQE_OPCODE_VALUE_OFFLOAD_PG;
2229 cqes[0] = (struct kcqe *) &kcqe;
2230 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_L4, cqes, 1);
2231 return 0;
2232}
2233
2234static int cnic_bnx2x_update_pg(struct cnic_dev *dev, struct kwqe *kwqe)
2235{
2236 struct l4_kwq_update_pg *req = (struct l4_kwq_update_pg *) kwqe;
2237 struct l4_kcq kcqe;
2238 struct kcqe *cqes[1];
2239
2240 memset(&kcqe, 0, sizeof(kcqe));
2241 kcqe.pg_host_opaque = req->pg_host_opaque;
2242 kcqe.pg_cid = req->pg_cid;
2243 kcqe.op_code = L4_KCQE_OPCODE_VALUE_UPDATE_PG;
2244 cqes[0] = (struct kcqe *) &kcqe;
2245 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_L4, cqes, 1);
2246 return 0;
2247}
2248
e1928c86
MC		 2249static int cnic_bnx2x_fcoe_stat(struct cnic_dev *dev, struct kwqe *kwqe)
2250{
2251 struct fcoe_kwqe_stat *req;
2252 struct fcoe_stat_ramrod_params *fcoe_stat;
2253 union l5cm_specific_data l5_data;
2254 struct cnic_local *cp = dev->cnic_priv;
5e65789f 2255 struct bnx2x *bp = netdev_priv(dev->netdev);
e1928c86
MC		 2256 int ret;
2257 u32 cid;
2258
2259 req = (struct fcoe_kwqe_stat *) kwqe;
5e65789f 2260 cid = BNX2X_HW_CID(bp, cp->fcoe_init_cid);
e1928c86
MC		 2261
2262 fcoe_stat = cnic_get_kwqe_16_data(cp, BNX2X_FCOE_L5_CID_BASE, &l5_data);
2263 if (!fcoe_stat)
2264 return -ENOMEM;
2265
2266 memset(fcoe_stat, 0, sizeof(*fcoe_stat));
2267 memcpy(&fcoe_stat->stat_kwqe, req, sizeof(*req));
2268
619c5cb6 2269 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_STAT_FUNC, cid,
e1928c86
MC		 2270 FCOE_CONNECTION_TYPE, &l5_data);
2271 return ret;
2272}
2273
2274static int cnic_bnx2x_fcoe_init1(struct cnic_dev *dev, struct kwqe *wqes[],
2275 u32 num, int *work)
2276{
2277 int ret;
2278 struct cnic_local *cp = dev->cnic_priv;
5e65789f 2279 struct bnx2x *bp = netdev_priv(dev->netdev);
e1928c86
MC		 2280 u32 cid;
2281 struct fcoe_init_ramrod_params *fcoe_init;
2282 struct fcoe_kwqe_init1 *req1;
2283 struct fcoe_kwqe_init2 *req2;
2284 struct fcoe_kwqe_init3 *req3;
2285 union l5cm_specific_data l5_data;
2286
2287 if (num < 3) {
2288 *work = num;
2289 return -EINVAL;
2290 }
2291 req1 = (struct fcoe_kwqe_init1 *) wqes[0];
2292 req2 = (struct fcoe_kwqe_init2 *) wqes[1];
2293 req3 = (struct fcoe_kwqe_init3 *) wqes[2];
2294 if (req2->hdr.op_code != FCOE_KWQE_OPCODE_INIT2) {
2295 *work = 1;
2296 return -EINVAL;
2297 }
2298 if (req3->hdr.op_code != FCOE_KWQE_OPCODE_INIT3) {
2299 *work = 2;
2300 return -EINVAL;
2301 }
2302
2303 if (sizeof(*fcoe_init) > CNIC_KWQ16_DATA_SIZE) {
2304 netdev_err(dev->netdev, "fcoe_init size too big\n");
2305 return -ENOMEM;
2306 }
2307 fcoe_init = cnic_get_kwqe_16_data(cp, BNX2X_FCOE_L5_CID_BASE, &l5_data);
2308 if (!fcoe_init)
2309 return -ENOMEM;
2310
2311 memset(fcoe_init, 0, sizeof(*fcoe_init));
2312 memcpy(&fcoe_init->init_kwqe1, req1, sizeof(*req1));
2313 memcpy(&fcoe_init->init_kwqe2, req2, sizeof(*req2));
2314 memcpy(&fcoe_init->init_kwqe3, req3, sizeof(*req3));
619c5cb6
VZ		 2315 fcoe_init->eq_pbl_base.lo = cp->kcq2.dma.pgtbl_map & 0xffffffff;
2316 fcoe_init->eq_pbl_base.hi = (u64) cp->kcq2.dma.pgtbl_map >> 32;
2317 fcoe_init->eq_pbl_size = cp->kcq2.dma.num_pages;
e1928c86
MC		 2318
2319 fcoe_init->sb_num = cp->status_blk_num;
2320 fcoe_init->eq_prod = MAX_KCQ_IDX;
2321 fcoe_init->sb_id = HC_INDEX_FCOE_EQ_CONS;
2322 cp->kcq2.sw_prod_idx = 0;
2323
5e65789f 2324 cid = BNX2X_HW_CID(bp, cp->fcoe_init_cid);
619c5cb6 2325 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_INIT_FUNC, cid,
e1928c86
MC		 2326 FCOE_CONNECTION_TYPE, &l5_data);
2327 *work = 3;
2328 return ret;
2329}
2330
2331static int cnic_bnx2x_fcoe_ofld1(struct cnic_dev *dev, struct kwqe *wqes[],
2332 u32 num, int *work)
2333{
2334 int ret = 0;
2335 u32 cid = -1, l5_cid;
2336 struct cnic_local *cp = dev->cnic_priv;
5e65789f 2337 struct bnx2x *bp = netdev_priv(dev->netdev);
e1928c86
MC		 2338 struct fcoe_kwqe_conn_offload1 *req1;
2339 struct fcoe_kwqe_conn_offload2 *req2;
2340 struct fcoe_kwqe_conn_offload3 *req3;
2341 struct fcoe_kwqe_conn_offload4 *req4;
2342 struct fcoe_conn_offload_ramrod_params *fcoe_offload;
2343 struct cnic_context *ctx;
2344 struct fcoe_context *fctx;
2345 struct regpair ctx_addr;
2346 union l5cm_specific_data l5_data;
2347 struct fcoe_kcqe kcqe;
2348 struct kcqe *cqes[1];
2349
2350 if (num < 4) {
2351 *work = num;
2352 return -EINVAL;
2353 }
2354 req1 = (struct fcoe_kwqe_conn_offload1 *) wqes[0];
2355 req2 = (struct fcoe_kwqe_conn_offload2 *) wqes[1];
2356 req3 = (struct fcoe_kwqe_conn_offload3 *) wqes[2];
2357 req4 = (struct fcoe_kwqe_conn_offload4 *) wqes[3];
2358
2359 *work = 4;
2360
2361 l5_cid = req1->fcoe_conn_id;
dc219a2e 2362 if (l5_cid >= dev->max_fcoe_conn)
e1928c86
MC		 2363 goto err_reply;
2364
2365 l5_cid += BNX2X_FCOE_L5_CID_BASE;
2366
2367 ctx = &cp->ctx_tbl[l5_cid];
2368 if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags))
2369 goto err_reply;
2370
2371 ret = cnic_alloc_bnx2x_conn_resc(dev, l5_cid);
2372 if (ret) {
2373 ret = 0;
2374 goto err_reply;
2375 }
2376 cid = ctx->cid;
2377
2378 fctx = cnic_get_bnx2x_ctx(dev, cid, 1, &ctx_addr);
2379 if (fctx) {
5e65789f 2380 u32 hw_cid = BNX2X_HW_CID(bp, cid);
e1928c86
MC		 2381 u32 val;
2382
2383 val = CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_XCM_AG,
2384 FCOE_CONNECTION_TYPE);
2385 fctx->xstorm_ag_context.cdu_reserved = val;
2386 val = CDU_RSRVD_VALUE_TYPE_A(hw_cid, CDU_REGION_NUMBER_UCM_AG,
2387 FCOE_CONNECTION_TYPE);
2388 fctx->ustorm_ag_context.cdu_usage = val;
2389 }
2390 if (sizeof(*fcoe_offload) > CNIC_KWQ16_DATA_SIZE) {
2391 netdev_err(dev->netdev, "fcoe_offload size too big\n");
2392 goto err_reply;
2393 }
2394 fcoe_offload = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data);
2395 if (!fcoe_offload)
2396 goto err_reply;
2397
2398 memset(fcoe_offload, 0, sizeof(*fcoe_offload));
2399 memcpy(&fcoe_offload->offload_kwqe1, req1, sizeof(*req1));
2400 memcpy(&fcoe_offload->offload_kwqe2, req2, sizeof(*req2));
2401 memcpy(&fcoe_offload->offload_kwqe3, req3, sizeof(*req3));
2402 memcpy(&fcoe_offload->offload_kwqe4, req4, sizeof(*req4));
2403
5e65789f 2404 cid = BNX2X_HW_CID(bp, cid);
e1928c86
MC		 2405 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_OFFLOAD_CONN, cid,
2406 FCOE_CONNECTION_TYPE, &l5_data);
2407 if (!ret)
2408 set_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags);
2409
2410 return ret;
2411
2412err_reply:
2413 if (cid != -1)
2414 cnic_free_bnx2x_conn_resc(dev, l5_cid);
2415
2416 memset(&kcqe, 0, sizeof(kcqe));
2417 kcqe.op_code = FCOE_KCQE_OPCODE_OFFLOAD_CONN;
2418 kcqe.fcoe_conn_id = req1->fcoe_conn_id;
2419 kcqe.completion_status = FCOE_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAILURE;
2420
2421 cqes[0] = (struct kcqe *) &kcqe;
2422 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_FCOE, cqes, 1);
2423 return ret;
2424}
2425
2426static int cnic_bnx2x_fcoe_enable(struct cnic_dev *dev, struct kwqe *kwqe)
2427{
2428 struct fcoe_kwqe_conn_enable_disable *req;
2429 struct fcoe_conn_enable_disable_ramrod_params *fcoe_enable;
2430 union l5cm_specific_data l5_data;
2431 int ret;
2432 u32 cid, l5_cid;
2433 struct cnic_local *cp = dev->cnic_priv;
2434
2435 req = (struct fcoe_kwqe_conn_enable_disable *) kwqe;
2436 cid = req->context_id;
2437 l5_cid = req->conn_id + BNX2X_FCOE_L5_CID_BASE;
2438
2439 if (sizeof(*fcoe_enable) > CNIC_KWQ16_DATA_SIZE) {
2440 netdev_err(dev->netdev, "fcoe_enable size too big\n");
2441 return -ENOMEM;
2442 }
2443 fcoe_enable = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data);
2444 if (!fcoe_enable)
2445 return -ENOMEM;
2446
2447 memset(fcoe_enable, 0, sizeof(*fcoe_enable));
2448 memcpy(&fcoe_enable->enable_disable_kwqe, req, sizeof(*req));
2449 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_ENABLE_CONN, cid,
2450 FCOE_CONNECTION_TYPE, &l5_data);
2451 return ret;
2452}
2453
2454static int cnic_bnx2x_fcoe_disable(struct cnic_dev *dev, struct kwqe *kwqe)
2455{
2456 struct fcoe_kwqe_conn_enable_disable *req;
2457 struct fcoe_conn_enable_disable_ramrod_params *fcoe_disable;
2458 union l5cm_specific_data l5_data;
2459 int ret;
2460 u32 cid, l5_cid;
2461 struct cnic_local *cp = dev->cnic_priv;
2462
2463 req = (struct fcoe_kwqe_conn_enable_disable *) kwqe;
2464 cid = req->context_id;
2465 l5_cid = req->conn_id;
dc219a2e 2466 if (l5_cid >= dev->max_fcoe_conn)
e1928c86
MC		 2467 return -EINVAL;
2468
2469 l5_cid += BNX2X_FCOE_L5_CID_BASE;
2470
2471 if (sizeof(*fcoe_disable) > CNIC_KWQ16_DATA_SIZE) {
2472 netdev_err(dev->netdev, "fcoe_disable size too big\n");
2473 return -ENOMEM;
2474 }
2475 fcoe_disable = cnic_get_kwqe_16_data(cp, l5_cid, &l5_data);
2476 if (!fcoe_disable)
2477 return -ENOMEM;
2478
2479 memset(fcoe_disable, 0, sizeof(*fcoe_disable));
2480 memcpy(&fcoe_disable->enable_disable_kwqe, req, sizeof(*req));
2481 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_DISABLE_CONN, cid,
2482 FCOE_CONNECTION_TYPE, &l5_data);
2483 return ret;
2484}
2485
2486static int cnic_bnx2x_fcoe_destroy(struct cnic_dev *dev, struct kwqe *kwqe)
2487{
2488 struct fcoe_kwqe_conn_destroy *req;
2489 union l5cm_specific_data l5_data;
2490 int ret;
2491 u32 cid, l5_cid;
2492 struct cnic_local *cp = dev->cnic_priv;
2493 struct cnic_context *ctx;
2494 struct fcoe_kcqe kcqe;
2495 struct kcqe *cqes[1];
2496
2497 req = (struct fcoe_kwqe_conn_destroy *) kwqe;
2498 cid = req->context_id;
2499 l5_cid = req->conn_id;
dc219a2e 2500 if (l5_cid >= dev->max_fcoe_conn)
e1928c86
MC		 2501 return -EINVAL;
2502
2503 l5_cid += BNX2X_FCOE_L5_CID_BASE;
2504
2505 ctx = &cp->ctx_tbl[l5_cid];
2506
2507 init_waitqueue_head(&ctx->waitq);
2508 ctx->wait_cond = 0;
2509
dcc7e3a6
MC		 2510 memset(&kcqe, 0, sizeof(kcqe));
2511 kcqe.completion_status = FCOE_KCQE_COMPLETION_STATUS_ERROR;
e1928c86
MC		 2512 memset(&l5_data, 0, sizeof(l5_data));
2513 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_TERMINATE_CONN, cid,
2514 FCOE_CONNECTION_TYPE, &l5_data);
2515 if (ret == 0) {
dcc7e3a6
MC		 2516 wait_event_timeout(ctx->waitq, ctx->wait_cond, CNIC_RAMROD_TMO);
2517 if (ctx->wait_cond)
2518 kcqe.completion_status = 0;
e1928c86
MC		 2519 }
2520
dcc7e3a6
MC		 2521 set_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags);
2522 queue_delayed_work(cnic_wq, &cp->delete_task, msecs_to_jiffies(2000));
2523
e1928c86
MC		 2524 kcqe.op_code = FCOE_KCQE_OPCODE_DESTROY_CONN;
2525 kcqe.fcoe_conn_id = req->conn_id;
2526 kcqe.fcoe_conn_context_id = cid;
2527
2528 cqes[0] = (struct kcqe *) &kcqe;
2529 cnic_reply_bnx2x_kcqes(dev, CNIC_ULP_FCOE, cqes, 1);
2530 return ret;
2531}
2532
74e49bbd
MC		 2533static void cnic_bnx2x_delete_wait(struct cnic_dev *dev, u32 start_cid)
2534{
2535 struct cnic_local *cp = dev->cnic_priv;
2536 u32 i;
2537
2538 for (i = start_cid; i < cp->max_cid_space; i++) {
2539 struct cnic_context *ctx = &cp->ctx_tbl[i];
2540 int j;
2541
2542 while (test_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags))
2543 msleep(10);
2544
2545 for (j = 0; j < 5; j++) {
2546 if (!test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags))
2547 break;
2548 msleep(20);
2549 }
2550
2551 if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags))
2552 netdev_warn(dev->netdev, "CID %x not deleted\n",
2553 ctx->cid);
2554 }
2555}
2556
e1928c86
MC		 2557static int cnic_bnx2x_fcoe_fw_destroy(struct cnic_dev *dev, struct kwqe *kwqe)
2558{
2559 struct fcoe_kwqe_destroy *req;
2560 union l5cm_specific_data l5_data;
2561 struct cnic_local *cp = dev->cnic_priv;
5e65789f 2562 struct bnx2x *bp = netdev_priv(dev->netdev);
e1928c86
MC		 2563 int ret;
2564 u32 cid;
2565
74e49bbd
MC		 2566 cnic_bnx2x_delete_wait(dev, MAX_ISCSI_TBL_SZ);
2567
e1928c86 2568 req = (struct fcoe_kwqe_destroy *) kwqe;
5e65789f 2569 cid = BNX2X_HW_CID(bp, cp->fcoe_init_cid);
e1928c86
MC		 2570
2571 memset(&l5_data, 0, sizeof(l5_data));
619c5cb6 2572 ret = cnic_submit_kwqe_16(dev, FCOE_RAMROD_CMD_ID_DESTROY_FUNC, cid,
e1928c86
MC		 2573 FCOE_CONNECTION_TYPE, &l5_data);
2574 return ret;
2575}
2576
23021c21
MC		 2577static void cnic_bnx2x_kwqe_err(struct cnic_dev *dev, struct kwqe *kwqe)
2578{
2579 struct cnic_local *cp = dev->cnic_priv;
2580 struct kcqe kcqe;
2581 struct kcqe *cqes[1];
2582 u32 cid;
2583 u32 opcode = KWQE_OPCODE(kwqe->kwqe_op_flag);
2584 u32 layer_code = kwqe->kwqe_op_flag & KWQE_LAYER_MASK;
3238a9be 2585 u32 kcqe_op;
23021c21
MC		 2586 int ulp_type;
2587
2588 cid = kwqe->kwqe_info0;
2589 memset(&kcqe, 0, sizeof(kcqe));
2590
3238a9be
MC		 2591 if (layer_code == KWQE_FLAGS_LAYER_MASK_L5_FCOE) {
2592 u32 l5_cid = 0;
2593
2594 ulp_type = CNIC_ULP_FCOE;
2595 if (opcode == FCOE_KWQE_OPCODE_DISABLE_CONN) {
2596 struct fcoe_kwqe_conn_enable_disable *req;
2597
2598 req = (struct fcoe_kwqe_conn_enable_disable *) kwqe;
2599 kcqe_op = FCOE_KCQE_OPCODE_DISABLE_CONN;
2600 cid = req->context_id;
2601 l5_cid = req->conn_id;
2602 } else if (opcode == FCOE_KWQE_OPCODE_DESTROY) {
2603 kcqe_op = FCOE_KCQE_OPCODE_DESTROY_FUNC;
2604 } else {
2605 return;
2606 }
2607 kcqe.kcqe_op_flag = kcqe_op << KCQE_FLAGS_OPCODE_SHIFT;
2608 kcqe.kcqe_op_flag |= KCQE_FLAGS_LAYER_MASK_L5_FCOE;
8ec3e702 2609 kcqe.kcqe_info1 = FCOE_KCQE_COMPLETION_STATUS_PARITY_ERROR;
3238a9be
MC		 2610 kcqe.kcqe_info2 = cid;
2611 kcqe.kcqe_info0 = l5_cid;
2612
2613 } else if (layer_code == KWQE_FLAGS_LAYER_MASK_L5_ISCSI) {
23021c21
MC		 2614 ulp_type = CNIC_ULP_ISCSI;
2615 if (opcode == ISCSI_KWQE_OPCODE_UPDATE_CONN)
2616 cid = kwqe->kwqe_info1;
2617
2618 kcqe.kcqe_op_flag = (opcode + 0x10) << KCQE_FLAGS_OPCODE_SHIFT;
2619 kcqe.kcqe_op_flag |= KCQE_FLAGS_LAYER_MASK_L5_ISCSI;
8ec3e702 2620 kcqe.kcqe_info1 = ISCSI_KCQE_COMPLETION_STATUS_PARITY_ERR;
23021c21
MC		 2621 kcqe.kcqe_info2 = cid;
2622 cnic_get_l5_cid(cp, BNX2X_SW_CID(cid), &kcqe.kcqe_info0);
2623
2624 } else if (layer_code == KWQE_FLAGS_LAYER_MASK_L4) {
2625 struct l4_kcq *l4kcqe = (struct l4_kcq *) &kcqe;
23021c21
MC		 2626
2627 ulp_type = CNIC_ULP_L4;
2628 if (opcode == L4_KWQE_OPCODE_VALUE_CONNECT1)
2629 kcqe_op = L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE;
2630 else if (opcode == L4_KWQE_OPCODE_VALUE_RESET)
2631 kcqe_op = L4_KCQE_OPCODE_VALUE_RESET_COMP;
2632 else if (opcode == L4_KWQE_OPCODE_VALUE_CLOSE)
2633 kcqe_op = L4_KCQE_OPCODE_VALUE_CLOSE_COMP;
2634 else
2635 return;
2636
2637 kcqe.kcqe_op_flag = (kcqe_op << KCQE_FLAGS_OPCODE_SHIFT) |
2638 KCQE_FLAGS_LAYER_MASK_L4;
8ec3e702 2639 l4kcqe->status = L4_KCQE_COMPLETION_STATUS_PARITY_ERROR;
23021c21
MC		 2640 l4kcqe->cid = cid;
2641 cnic_get_l5_cid(cp, BNX2X_SW_CID(cid), &l4kcqe->conn_id);
2642 } else {
2643 return;
2644 }
2645
64699336 2646 cqes[0] = &kcqe;
23021c21
MC		 2647 cnic_reply_bnx2x_kcqes(dev, ulp_type, cqes, 1);
2648}
2649
e1928c86
MC		 2650static int cnic_submit_bnx2x_iscsi_kwqes(struct cnic_dev *dev,
2651 struct kwqe *wqes[], u32 num_wqes)
71034ba8
MC		 2652{
2653 int i, work, ret;
2654 u32 opcode;
2655 struct kwqe *kwqe;
2656
2657 if (!test_bit(CNIC_F_CNIC_UP, &dev->flags))
2658 return -EAGAIN; /* bnx2 is down */
2659
2660 for (i = 0; i < num_wqes; ) {
2661 kwqe = wqes[i];
2662 opcode = KWQE_OPCODE(kwqe->kwqe_op_flag);
2663 work = 1;
2664
2665 switch (opcode) {
2666 case ISCSI_KWQE_OPCODE_INIT1:
2667 ret = cnic_bnx2x_iscsi_init1(dev, kwqe);
2668 break;
2669 case ISCSI_KWQE_OPCODE_INIT2:
2670 ret = cnic_bnx2x_iscsi_init2(dev, kwqe);
2671 break;
2672 case ISCSI_KWQE_OPCODE_OFFLOAD_CONN1:
2673 ret = cnic_bnx2x_iscsi_ofld1(dev, &wqes[i],
2674 num_wqes - i, &work);
2675 break;
2676 case ISCSI_KWQE_OPCODE_UPDATE_CONN:
2677 ret = cnic_bnx2x_iscsi_update(dev, kwqe);
2678 break;
2679 case ISCSI_KWQE_OPCODE_DESTROY_CONN:
2680 ret = cnic_bnx2x_iscsi_destroy(dev, kwqe);
2681 break;
2682 case L4_KWQE_OPCODE_VALUE_CONNECT1:
2683 ret = cnic_bnx2x_connect(dev, &wqes[i], num_wqes - i,
2684 &work);
2685 break;
2686 case L4_KWQE_OPCODE_VALUE_CLOSE:
2687 ret = cnic_bnx2x_close(dev, kwqe);
2688 break;
2689 case L4_KWQE_OPCODE_VALUE_RESET:
2690 ret = cnic_bnx2x_reset(dev, kwqe);
2691 break;
2692 case L4_KWQE_OPCODE_VALUE_OFFLOAD_PG:
2693 ret = cnic_bnx2x_offload_pg(dev, kwqe);
2694 break;
2695 case L4_KWQE_OPCODE_VALUE_UPDATE_PG:
2696 ret = cnic_bnx2x_update_pg(dev, kwqe);
2697 break;
2698 case L4_KWQE_OPCODE_VALUE_UPLOAD_PG:
2699 ret = 0;
2700 break;
2701 default:
2702 ret = 0;
ddf79b20
JP		 2703 netdev_err(dev->netdev, "Unknown type of KWQE(0x%x)\n",
2704 opcode);
71034ba8
MC		 2705 break;
2706 }
23021c21 2707 if (ret < 0) {
ddf79b20
JP		 2708 netdev_err(dev->netdev, "KWQE(0x%x) failed\n",
2709 opcode);
23021c21
MC		 2710
2711 /* Possibly bnx2x parity error, send completion
2712 * to ulp drivers with error code to speed up
2713 * cleanup and reset recovery.
2714 */
2715 if (ret == -EIO || ret == -EAGAIN)
2716 cnic_bnx2x_kwqe_err(dev, kwqe);
2717 }
71034ba8
MC		 2718 i += work;
2719 }
2720 return 0;
2721}
2722
e1928c86
MC		 2723static int cnic_submit_bnx2x_fcoe_kwqes(struct cnic_dev *dev,
2724 struct kwqe *wqes[], u32 num_wqes)
2725{
104a43ed 2726 struct bnx2x *bp = netdev_priv(dev->netdev);
e1928c86
MC		 2727 int i, work, ret;
2728 u32 opcode;
2729 struct kwqe *kwqe;
2730
2731 if (!test_bit(CNIC_F_CNIC_UP, &dev->flags))
2732 return -EAGAIN; /* bnx2 is down */
2733
104a43ed 2734 if (!BNX2X_CHIP_IS_E2_PLUS(bp))
e1928c86
MC		 2735 return -EINVAL;
2736
2737 for (i = 0; i < num_wqes; ) {
2738 kwqe = wqes[i];
2739 opcode = KWQE_OPCODE(kwqe->kwqe_op_flag);
2740 work = 1;
2741
2742 switch (opcode) {
2743 case FCOE_KWQE_OPCODE_INIT1:
2744 ret = cnic_bnx2x_fcoe_init1(dev, &wqes[i],
2745 num_wqes - i, &work);
2746 break;
2747 case FCOE_KWQE_OPCODE_OFFLOAD_CONN1:
2748 ret = cnic_bnx2x_fcoe_ofld1(dev, &wqes[i],
2749 num_wqes - i, &work);
2750 break;
2751 case FCOE_KWQE_OPCODE_ENABLE_CONN:
2752 ret = cnic_bnx2x_fcoe_enable(dev, kwqe);
2753 break;
2754 case FCOE_KWQE_OPCODE_DISABLE_CONN:
2755 ret = cnic_bnx2x_fcoe_disable(dev, kwqe);
2756 break;
2757 case FCOE_KWQE_OPCODE_DESTROY_CONN:
2758 ret = cnic_bnx2x_fcoe_destroy(dev, kwqe);
2759 break;
2760 case FCOE_KWQE_OPCODE_DESTROY:
2761 ret = cnic_bnx2x_fcoe_fw_destroy(dev, kwqe);
2762 break;
2763 case FCOE_KWQE_OPCODE_STAT:
2764 ret = cnic_bnx2x_fcoe_stat(dev, kwqe);
2765 break;
2766 default:
2767 ret = 0;
2768 netdev_err(dev->netdev, "Unknown type of KWQE(0x%x)\n",
2769 opcode);
2770 break;
2771 }
3238a9be 2772 if (ret < 0) {
e1928c86
MC		 2773 netdev_err(dev->netdev, "KWQE(0x%x) failed\n",
2774 opcode);
3238a9be
MC		 2775
2776 /* Possibly bnx2x parity error, send completion
2777 * to ulp drivers with error code to speed up
2778 * cleanup and reset recovery.
2779 */
2780 if (ret == -EIO || ret == -EAGAIN)
2781 cnic_bnx2x_kwqe_err(dev, kwqe);
2782 }
e1928c86
MC		 2783 i += work;
2784 }
2785 return 0;
2786}
2787
2788static int cnic_submit_bnx2x_kwqes(struct cnic_dev *dev, struct kwqe *wqes[],
2789 u32 num_wqes)
2790{
2791 int ret = -EINVAL;
2792 u32 layer_code;
2793
2794 if (!test_bit(CNIC_F_CNIC_UP, &dev->flags))
2795 return -EAGAIN; /* bnx2x is down */
2796
2797 if (!num_wqes)
2798 return 0;
2799
2800 layer_code = wqes[0]->kwqe_op_flag & KWQE_LAYER_MASK;
2801 switch (layer_code) {
2802 case KWQE_FLAGS_LAYER_MASK_L5_ISCSI:
2803 case KWQE_FLAGS_LAYER_MASK_L4:
2804 case KWQE_FLAGS_LAYER_MASK_L2:
2805 ret = cnic_submit_bnx2x_iscsi_kwqes(dev, wqes, num_wqes);
2806 break;
2807
2808 case KWQE_FLAGS_LAYER_MASK_L5_FCOE:
2809 ret = cnic_submit_bnx2x_fcoe_kwqes(dev, wqes, num_wqes);
2810 break;
2811 }
2812 return ret;
2813}
2814
2815static inline u32 cnic_get_kcqe_layer_mask(u32 opflag)
2816{
2817 if (unlikely(KCQE_OPCODE(opflag) == FCOE_RAMROD_CMD_ID_TERMINATE_CONN))
2818 return KCQE_FLAGS_LAYER_MASK_L4;
2819
2820 return opflag & KCQE_FLAGS_LAYER_MASK;
2821}
2822
a4636960
MC		 2823static void service_kcqes(struct cnic_dev *dev, int num_cqes)
2824{
2825 struct cnic_local *cp = dev->cnic_priv;
c2bff63f 2826 int i, j, comp = 0;
a4636960
MC		 2827
2828 i = 0;
2829 j = 1;
2830 while (num_cqes) {
2831 struct cnic_ulp_ops *ulp_ops;
2832 int ulp_type;
2833 u32 kcqe_op_flag = cp->completed_kcq[i]->kcqe_op_flag;
e1928c86 2834 u32 kcqe_layer = cnic_get_kcqe_layer_mask(kcqe_op_flag);
a4636960
MC		 2835
2836 if (unlikely(kcqe_op_flag & KCQE_RAMROD_COMPLETION))
c2bff63f 2837 comp++;
a4636960
MC		 2838
2839 while (j < num_cqes) {
2840 u32 next_op = cp->completed_kcq[i + j]->kcqe_op_flag;
2841
e1928c86 2842 if (cnic_get_kcqe_layer_mask(next_op) != kcqe_layer)
a4636960
MC		 2843 break;
2844
2845 if (unlikely(next_op & KCQE_RAMROD_COMPLETION))
c2bff63f 2846 comp++;
a4636960
MC		 2847 j++;
2848 }
2849
2850 if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L5_RDMA)
2851 ulp_type = CNIC_ULP_RDMA;
2852 else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L5_ISCSI)
2853 ulp_type = CNIC_ULP_ISCSI;
e1928c86
MC		 2854 else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L5_FCOE)
2855 ulp_type = CNIC_ULP_FCOE;
a4636960
MC		 2856 else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L4)
2857 ulp_type = CNIC_ULP_L4;
2858 else if (kcqe_layer == KCQE_FLAGS_LAYER_MASK_L2)
2859 goto end;
2860 else {
ddf79b20
JP		 2861 netdev_err(dev->netdev, "Unknown type of KCQE(0x%x)\n",
2862 kcqe_op_flag);
a4636960
MC		 2863 goto end;
2864 }
2865
2866 rcu_read_lock();
2867 ulp_ops = rcu_dereference(cp->ulp_ops[ulp_type]);
2868 if (likely(ulp_ops)) {
2869 ulp_ops->indicate_kcqes(cp->ulp_handle[ulp_type],
2870 cp->completed_kcq + i, j);
2871 }
2872 rcu_read_unlock();
2873end:
2874 num_cqes -= j;
2875 i += j;
2876 j = 1;
2877 }
c2bff63f
DK		 2878 if (unlikely(comp))
2879 cnic_spq_completion(dev, DRV_CTL_RET_L5_SPQ_CREDIT_CMD, comp);
a4636960
MC		 2880}
2881
644b9d4f 2882static int cnic_get_kcqes(struct cnic_dev *dev, struct kcq_info *info)
a4636960
MC		 2883{
2884 struct cnic_local *cp = dev->cnic_priv;
644b9d4f 2885 u16 i, ri, hw_prod, last;
a4636960
MC		 2886 struct kcqe *kcqe;
2887 int kcqe_cnt = 0, last_cnt = 0;
2888
644b9d4f 2889 i = ri = last = info->sw_prod_idx;
a4636960 2890 ri &= MAX_KCQ_IDX;
644b9d4f 2891 hw_prod = *info->hw_prod_idx_ptr;
59e51373 2892 hw_prod = info->hw_idx(hw_prod);
a4636960
MC		 2893
2894 while ((i != hw_prod) && (kcqe_cnt < MAX_COMPLETED_KCQE)) {
644b9d4f 2895 kcqe = &info->kcq[KCQ_PG(ri)][KCQ_IDX(ri)];
a4636960 2896 cp->completed_kcq[kcqe_cnt++] = kcqe;
59e51373 2897 i = info->next_idx(i);
a4636960
MC		 2898 ri = i & MAX_KCQ_IDX;
2899 if (likely(!(kcqe->kcqe_op_flag & KCQE_FLAGS_NEXT))) {
2900 last_cnt = kcqe_cnt;
2901 last = i;
2902 }
2903 }
2904
644b9d4f 2905 info->sw_prod_idx = last;
a4636960
MC		 2906 return last_cnt;
2907}
2908
48f753d2
MC		 2909static int cnic_l2_completion(struct cnic_local *cp)
2910{
2911 u16 hw_cons, sw_cons;
cd801536 2912 struct cnic_uio_dev *udev = cp->udev;
48f753d2 2913 union eth_rx_cqe *cqe, *cqe_ring = (union eth_rx_cqe *)
2bc4078e 2914 (udev->l2_ring + (2 * BNX2_PAGE_SIZE));
48f753d2
MC		 2915 u32 cmd;
2916 int comp = 0;
2917
2918 if (!test_bit(CNIC_F_BNX2X_CLASS, &cp->dev->flags))
2919 return 0;
2920
2921 hw_cons = *cp->rx_cons_ptr;
2922 if ((hw_cons & BNX2X_MAX_RCQ_DESC_CNT) == BNX2X_MAX_RCQ_DESC_CNT)
2923 hw_cons++;
2924
2925 sw_cons = cp->rx_cons;
2926 while (sw_cons != hw_cons) {
2927 u8 cqe_fp_flags;
2928
2929 cqe = &cqe_ring[sw_cons & BNX2X_MAX_RCQ_DESC_CNT];
2930 cqe_fp_flags = cqe->fast_path_cqe.type_error_flags;
2931 if (cqe_fp_flags & ETH_FAST_PATH_RX_CQE_TYPE) {
2932 cmd = le32_to_cpu(cqe->ramrod_cqe.conn_and_cmd_data);
2933 cmd >>= COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT;
2934 if (cmd == RAMROD_CMD_ID_ETH_CLIENT_SETUP ||
2935 cmd == RAMROD_CMD_ID_ETH_HALT)
2936 comp++;
2937 }
2938 sw_cons = BNX2X_NEXT_RCQE(sw_cons);
2939 }
2940 return comp;
2941}
2942
86b53606 2943static void cnic_chk_pkt_rings(struct cnic_local *cp)
a4636960 2944{
541a7810 2945 u16 rx_cons, tx_cons;
48f753d2 2946 int comp = 0;
a4636960 2947
541a7810 2948 if (!test_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags))
66fee9ed
MC		 2949 return;
2950
541a7810
MC		 2951 rx_cons = *cp->rx_cons_ptr;
2952 tx_cons = *cp->tx_cons_ptr;
a4636960 2953 if (cp->tx_cons != tx_cons || cp->rx_cons != rx_cons) {
48f753d2
MC		 2954 if (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags))
2955 comp = cnic_l2_completion(cp);
2956
a4636960
MC		 2957 cp->tx_cons = tx_cons;
2958 cp->rx_cons = rx_cons;
71034ba8 2959
cd801536
MC		 2960 if (cp->udev)
2961 uio_event_notify(&cp->udev->cnic_uinfo);
a4636960 2962 }
48f753d2
MC		 2963 if (comp)
2964 clear_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags);
a4636960
MC		 2965}
2966
b177a5d5 2967static u32 cnic_service_bnx2_queues(struct cnic_dev *dev)
a4636960 2968{
a4636960 2969 struct cnic_local *cp = dev->cnic_priv;
b177a5d5 2970 u32 status_idx = (u16) *cp->kcq1.status_idx_ptr;
a4636960
MC		 2971 int kcqe_cnt;
2972
107c3f4d
MC		 2973 /* status block index must be read before reading other fields */
2974 rmb();
a4636960
MC		 2975 cp->kwq_con_idx = *cp->kwq_con_idx_ptr;
2976
644b9d4f 2977 while ((kcqe_cnt = cnic_get_kcqes(dev, &cp->kcq1))) {
a4636960
MC		 2978
2979 service_kcqes(dev, kcqe_cnt);
2980
2981 /* Tell compiler that status_blk fields can change. */
2982 barrier();
93736656
MC		 2983 status_idx = (u16) *cp->kcq1.status_idx_ptr;
2984 /* status block index must be read first */
2985 rmb();
2986 cp->kwq_con_idx = *cp->kwq_con_idx_ptr;
a4636960
MC		 2987 }
2988
644b9d4f 2989 CNIC_WR16(dev, cp->kcq1.io_addr, cp->kcq1.sw_prod_idx);
a4636960 2990
86b53606 2991 cnic_chk_pkt_rings(cp);
b177a5d5 2992
a4636960
MC		 2993 return status_idx;
2994}
2995
b177a5d5 2996static int cnic_service_bnx2(void *data, void *status_blk)
a4636960 2997{
b177a5d5 2998 struct cnic_dev *dev = data;
a4636960 2999
eaaa6e9c
MC		 3000 if (unlikely(!test_bit(CNIC_F_CNIC_UP, &dev->flags))) {
3001 struct status_block *sblk = status_blk;
3002
3003 return sblk->status_idx;
3004 }
a4636960 3005
b177a5d5
MC		 3006 return cnic_service_bnx2_queues(dev);
3007}
a4636960 3008
b177a5d5
MC		 3009static void cnic_service_bnx2_msix(unsigned long data)
3010{
3011 struct cnic_dev *dev = (struct cnic_dev *) data;
3012 struct cnic_local *cp = dev->cnic_priv;
a4636960 3013
b177a5d5 3014 cp->last_status_idx = cnic_service_bnx2_queues(dev);
a4636960 3015
a4636960
MC		 3016 CNIC_WR(dev, BNX2_PCICFG_INT_ACK_CMD, cp->int_num |
3017 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | cp->last_status_idx);
3018}
3019
66fee9ed
MC		 3020static void cnic_doirq(struct cnic_dev *dev)
3021{
3022 struct cnic_local *cp = dev->cnic_priv;
66fee9ed
MC		 3023
3024 if (likely(test_bit(CNIC_F_CNIC_UP, &dev->flags))) {
eaaa6e9c
MC		 3025 u16 prod = cp->kcq1.sw_prod_idx & MAX_KCQ_IDX;
3026
66fee9ed 3027 prefetch(cp->status_blk.gen);
e6c28894 3028 prefetch(&cp->kcq1.kcq[KCQ_PG(prod)][KCQ_IDX(prod)]);
66fee9ed
MC		 3029
3030 tasklet_schedule(&cp->cnic_irq_task);
3031 }
3032}
3033
a4636960
MC		 3034static irqreturn_t cnic_irq(int irq, void *dev_instance)
3035{
3036 struct cnic_dev *dev = dev_instance;
3037 struct cnic_local *cp = dev->cnic_priv;
a4636960
MC		 3038
3039 if (cp->ack_int)
3040 cp->ack_int(dev);
3041
66fee9ed 3042 cnic_doirq(dev);
a4636960
MC		 3043
3044 return IRQ_HANDLED;
3045}
3046
71034ba8
MC		 3047static inline void cnic_ack_bnx2x_int(struct cnic_dev *dev, u8 id, u8 storm,
3048 u16 index, u8 op, u8 update)
3049{
5bf945a8
MC		 3050 struct bnx2x *bp = netdev_priv(dev->netdev);
3051 u32 hc_addr = (HC_REG_COMMAND_REG + BP_PORT(bp) * 32 +
71034ba8
MC		 3052 COMMAND_REG_INT_ACK);
3053 struct igu_ack_register igu_ack;
3054
3055 igu_ack.status_block_index = index;
3056 igu_ack.sb_id_and_flags =
3057 ((id << IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT) |
3058 (storm << IGU_ACK_REGISTER_STORM_ID_SHIFT) |
3059 (update << IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT) |
3060 (op << IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT));
3061
3062 CNIC_WR(dev, hc_addr, (*(u32 *)&igu_ack));
3063}
3064
ee87a82a
MC		 3065static void cnic_ack_igu_sb(struct cnic_dev *dev, u8 igu_sb_id, u8 segment,
3066 u16 index, u8 op, u8 update)
3067{
3068 struct igu_regular cmd_data;
3069 u32 igu_addr = BAR_IGU_INTMEM + (IGU_CMD_INT_ACK_BASE + igu_sb_id) * 8;
3070
3071 cmd_data.sb_id_and_flags =
3072 (index << IGU_REGULAR_SB_INDEX_SHIFT) |
3073 (segment << IGU_REGULAR_SEGMENT_ACCESS_SHIFT) |
3074 (update << IGU_REGULAR_BUPDATE_SHIFT) |
3075 (op << IGU_REGULAR_ENABLE_INT_SHIFT);
3076
3077
3078 CNIC_WR(dev, igu_addr, cmd_data.sb_id_and_flags);
3079}
3080
71034ba8
MC		 3081static void cnic_ack_bnx2x_msix(struct cnic_dev *dev)
3082{
3083 struct cnic_local *cp = dev->cnic_priv;
3084
523224a3 3085 cnic_ack_bnx2x_int(dev, cp->bnx2x_igu_sb_id, CSTORM_ID, 0,
71034ba8
MC		 3086 IGU_INT_DISABLE, 0);
3087}
3088
ee87a82a
MC		 3089static void cnic_ack_bnx2x_e2_msix(struct cnic_dev *dev)
3090{
3091 struct cnic_local *cp = dev->cnic_priv;
3092
3093 cnic_ack_igu_sb(dev, cp->bnx2x_igu_sb_id, IGU_SEG_ACCESS_DEF, 0,
3094 IGU_INT_DISABLE, 0);
3095}
3096
8cc0e028
MC		 3097static void cnic_arm_bnx2x_msix(struct cnic_dev *dev, u32 idx)
3098{
3099 struct cnic_local *cp = dev->cnic_priv;
3100
3101 cnic_ack_bnx2x_int(dev, cp->bnx2x_igu_sb_id, CSTORM_ID, idx,
3102 IGU_INT_ENABLE, 1);
3103}
3104
3105static void cnic_arm_bnx2x_e2_msix(struct cnic_dev *dev, u32 idx)
3106{
3107 struct cnic_local *cp = dev->cnic_priv;
3108
3109 cnic_ack_igu_sb(dev, cp->bnx2x_igu_sb_id, IGU_SEG_ACCESS_DEF, idx,
3110 IGU_INT_ENABLE, 1);
3111}
3112
b177a5d5 3113static u32 cnic_service_bnx2x_kcq(struct cnic_dev *dev, struct kcq_info *info)
71034ba8 3114{
b177a5d5 3115 u32 last_status = *info->status_idx_ptr;
71034ba8
MC		 3116 int kcqe_cnt;
3117
107c3f4d
MC		 3118 /* status block index must be read before reading the KCQ */
3119 rmb();
b177a5d5 3120 while ((kcqe_cnt = cnic_get_kcqes(dev, info))) {
71034ba8
MC		 3121
3122 service_kcqes(dev, kcqe_cnt);
3123
3124 /* Tell compiler that sblk fields can change. */
3125 barrier();
71034ba8 3126
b177a5d5 3127 last_status = *info->status_idx_ptr;
107c3f4d
MC		 3128 /* status block index must be read before reading the KCQ */
3129 rmb();
71034ba8 3130 }
b177a5d5
MC		 3131 return last_status;
3132}
3133
3134static void cnic_service_bnx2x_bh(unsigned long data)
3135{
3136 struct cnic_dev *dev = (struct cnic_dev *) data;
3137 struct cnic_local *cp = dev->cnic_priv;
0197b087 3138 u32 status_idx, new_status_idx;
b177a5d5
MC		 3139
3140 if (unlikely(!test_bit(CNIC_F_CNIC_UP, &dev->flags)))
3141 return;
3142
0197b087
MC		 3143 while (1) {
3144 status_idx = cnic_service_bnx2x_kcq(dev, &cp->kcq1);
71034ba8 3145
0197b087
MC		 3146 CNIC_WR16(dev, cp->kcq1.io_addr,
3147 cp->kcq1.sw_prod_idx + MAX_KCQ_IDX);
e21ba414 3148
51a8f54d 3149 if (cp->ethdev->drv_state & CNIC_DRV_STATE_NO_FCOE) {
8cc0e028 3150 cp->arm_int(dev, status_idx);
0197b087
MC		 3151 break;
3152 }
3153
3154 new_status_idx = cnic_service_bnx2x_kcq(dev, &cp->kcq2);
3155
3156 if (new_status_idx != status_idx)
3157 continue;
e21ba414
MC		 3158
3159 CNIC_WR16(dev, cp->kcq2.io_addr, cp->kcq2.sw_prod_idx +
3160 MAX_KCQ_IDX);
3161
ee87a82a
MC		 3162 cnic_ack_igu_sb(dev, cp->bnx2x_igu_sb_id, IGU_SEG_ACCESS_DEF,
3163 status_idx, IGU_INT_ENABLE, 1);
0197b087
MC		 3164
3165 break;
e21ba414 3166 }
71034ba8
MC		 3167}
3168
3169static int cnic_service_bnx2x(void *data, void *status_blk)
3170{
3171 struct cnic_dev *dev = data;
3172 struct cnic_local *cp = dev->cnic_priv;
71034ba8 3173
66fee9ed
MC		 3174 if (!(cp->ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX))
3175 cnic_doirq(dev);
71034ba8 3176
66fee9ed 3177 cnic_chk_pkt_rings(cp);
71034ba8
MC		 3178
3179 return 0;
3180}
3181
fab0dc89 3182static void cnic_ulp_stop_one(struct cnic_local *cp, int if_type)
a4636960 3183{
fab0dc89 3184 struct cnic_ulp_ops *ulp_ops;
6d7760a8 3185
fab0dc89
DK		 3186 if (if_type == CNIC_ULP_ISCSI)
3187 cnic_send_nlmsg(cp, ISCSI_KEVENT_IF_DOWN, NULL);
a4636960 3188
fab0dc89
DK		 3189 mutex_lock(&cnic_lock);
3190 ulp_ops = rcu_dereference_protected(cp->ulp_ops[if_type],
3191 lockdep_is_held(&cnic_lock));
3192 if (!ulp_ops) {
681dbd71 3193 mutex_unlock(&cnic_lock);
fab0dc89
DK		 3194 return;
3195 }
3196 set_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]);
3197 mutex_unlock(&cnic_lock);
a4636960 3198
fab0dc89
DK		 3199 if (test_and_clear_bit(ULP_F_START, &cp->ulp_flags[if_type]))
3200 ulp_ops->cnic_stop(cp->ulp_handle[if_type]);
681dbd71 3201
fab0dc89
DK		 3202 clear_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]);
3203}
3204
3205static void cnic_ulp_stop(struct cnic_dev *dev)
3206{
3207 struct cnic_local *cp = dev->cnic_priv;
3208 int if_type;
3209
3210 for (if_type = 0; if_type < MAX_CNIC_ULP_TYPE; if_type++)
3211 cnic_ulp_stop_one(cp, if_type);
a4636960
MC		 3212}
3213
3214static void cnic_ulp_start(struct cnic_dev *dev)
3215{
3216 struct cnic_local *cp = dev->cnic_priv;
3217 int if_type;
3218
a4636960
MC		 3219 for (if_type = 0; if_type < MAX_CNIC_ULP_TYPE; if_type++) {
3220 struct cnic_ulp_ops *ulp_ops;
3221
681dbd71 3222 mutex_lock(&cnic_lock);
13707f9e
ED		 3223 ulp_ops = rcu_dereference_protected(cp->ulp_ops[if_type],
3224 lockdep_is_held(&cnic_lock));
681dbd71
MC		 3225 if (!ulp_ops || !ulp_ops->cnic_start) {
3226 mutex_unlock(&cnic_lock);
a4636960 3227 continue;
681dbd71
MC		 3228 }
3229 set_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]);
3230 mutex_unlock(&cnic_lock);
a4636960
MC		 3231
3232 if (!test_and_set_bit(ULP_F_START, &cp->ulp_flags[if_type]))
3233 ulp_ops->cnic_start(cp->ulp_handle[if_type]);
681dbd71
MC		 3234
3235 clear_bit(ULP_F_CALL_PENDING, &cp->ulp_flags[if_type]);
a4636960 3236 }
a4636960
MC		 3237}
3238
1d187b34
BW		 3239static int cnic_copy_ulp_stats(struct cnic_dev *dev, int ulp_type)
3240{
3241 struct cnic_local *cp = dev->cnic_priv;
3242 struct cnic_ulp_ops *ulp_ops;
3243 int rc;
3244
3245 mutex_lock(&cnic_lock);
3246 ulp_ops = cnic_ulp_tbl_prot(ulp_type);
3247 if (ulp_ops && ulp_ops->cnic_get_stats)
3248 rc = ulp_ops->cnic_get_stats(cp->ulp_handle[ulp_type]);
3249 else
3250 rc = -ENODEV;
3251 mutex_unlock(&cnic_lock);
3252 return rc;
3253}
3254
a4636960
MC		 3255static int cnic_ctl(void *data, struct cnic_ctl_info *info)
3256{
3257 struct cnic_dev *dev = data;
1d187b34 3258 int ulp_type = CNIC_ULP_ISCSI;
a4636960
MC		 3259
3260 switch (info->cmd) {
3261 case CNIC_CTL_STOP_CMD:
3262 cnic_hold(dev);
a4636960
MC		 3263
3264 cnic_ulp_stop(dev);
3265 cnic_stop_hw(dev);
3266
a4636960
MC		 3267 cnic_put(dev);
3268 break;
3269 case CNIC_CTL_START_CMD:
3270 cnic_hold(dev);
a4636960
MC		 3271
3272 if (!cnic_start_hw(dev))
3273 cnic_ulp_start(dev);
3274
a4636960
MC		 3275 cnic_put(dev);
3276 break;
fab0dc89
DK		 3277 case CNIC_CTL_STOP_ISCSI_CMD: {
3278 struct cnic_local *cp = dev->cnic_priv;
3279 set_bit(CNIC_LCL_FL_STOP_ISCSI, &cp->cnic_local_flags);
3280 queue_delayed_work(cnic_wq, &cp->delete_task, 0);
3281 break;
3282 }
71034ba8 3283 case CNIC_CTL_COMPLETION_CMD: {
619c5cb6
VZ		 3284 struct cnic_ctl_completion *comp = &info->data.comp;
3285 u32 cid = BNX2X_SW_CID(comp->cid);
71034ba8
MC		 3286 u32 l5_cid;
3287 struct cnic_local *cp = dev->cnic_priv;
3288
a2028b23
MC		 3289 if (!test_bit(CNIC_F_CNIC_UP, &dev->flags))
3290 break;
3291
71034ba8
MC		 3292 if (cnic_get_l5_cid(cp, cid, &l5_cid) == 0) {
3293 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
3294
619c5cb6
VZ		 3295 if (unlikely(comp->error)) {
3296 set_bit(CTX_FL_CID_ERROR, &ctx->ctx_flags);
3297 netdev_err(dev->netdev,
3298 "CID %x CFC delete comp error %x\n",
3299 cid, comp->error);
3300 }
3301
71034ba8
MC		 3302 ctx->wait_cond = 1;
3303 wake_up(&ctx->waitq);
3304 }
3305 break;
3306 }
1d187b34
BW		 3307 case CNIC_CTL_FCOE_STATS_GET_CMD:
3308 ulp_type = CNIC_ULP_FCOE;
3309 /* fall through */
3310 case CNIC_CTL_ISCSI_STATS_GET_CMD:
3311 cnic_hold(dev);
3312 cnic_copy_ulp_stats(dev, ulp_type);
3313 cnic_put(dev);
3314 break;
3315
a4636960
MC		 3316 default:
3317 return -EINVAL;
3318 }
3319 return 0;
3320}
3321
3322static void cnic_ulp_init(struct cnic_dev *dev)
3323{
3324 int i;
3325 struct cnic_local *cp = dev->cnic_priv;
3326
a4636960
MC		 3327 for (i = 0; i < MAX_CNIC_ULP_TYPE_EXT; i++) {
3328 struct cnic_ulp_ops *ulp_ops;
3329
7fc1ece4 3330 mutex_lock(&cnic_lock);
13707f9e 3331 ulp_ops = cnic_ulp_tbl_prot(i);
7fc1ece4
MC		 3332 if (!ulp_ops || !ulp_ops->cnic_init) {
3333 mutex_unlock(&cnic_lock);
a4636960 3334 continue;
7fc1ece4
MC		 3335 }
3336 ulp_get(ulp_ops);
3337 mutex_unlock(&cnic_lock);
a4636960
MC		 3338
3339 if (!test_and_set_bit(ULP_F_INIT, &cp->ulp_flags[i]))
3340 ulp_ops->cnic_init(dev);
3341
7fc1ece4 3342 ulp_put(ulp_ops);
a4636960 3343 }
a4636960
MC		 3344}
3345
3346static void cnic_ulp_exit(struct cnic_dev *dev)
3347{
3348 int i;
3349 struct cnic_local *cp = dev->cnic_priv;
3350
a4636960
MC		 3351 for (i = 0; i < MAX_CNIC_ULP_TYPE_EXT; i++) {
3352 struct cnic_ulp_ops *ulp_ops;
3353
7fc1ece4 3354 mutex_lock(&cnic_lock);
13707f9e 3355 ulp_ops = cnic_ulp_tbl_prot(i);
7fc1ece4
MC		 3356 if (!ulp_ops || !ulp_ops->cnic_exit) {
3357 mutex_unlock(&cnic_lock);
a4636960 3358 continue;
7fc1ece4
MC		 3359 }
3360 ulp_get(ulp_ops);
3361 mutex_unlock(&cnic_lock);
a4636960
MC		 3362
3363 if (test_and_clear_bit(ULP_F_INIT, &cp->ulp_flags[i]))
3364 ulp_ops->cnic_exit(dev);
3365
7fc1ece4 3366 ulp_put(ulp_ops);
a4636960 3367 }
a4636960
MC		 3368}
3369
3370static int cnic_cm_offload_pg(struct cnic_sock *csk)
3371{
3372 struct cnic_dev *dev = csk->dev;
3373 struct l4_kwq_offload_pg *l4kwqe;
3374 struct kwqe *wqes[1];
3375
3376 l4kwqe = (struct l4_kwq_offload_pg *) &csk->kwqe1;
3377 memset(l4kwqe, 0, sizeof(*l4kwqe));
3378 wqes[0] = (struct kwqe *) l4kwqe;
3379
3380 l4kwqe->op_code = L4_KWQE_OPCODE_VALUE_OFFLOAD_PG;
3381 l4kwqe->flags =
3382 L4_LAYER_CODE << L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT;
3383 l4kwqe->l2hdr_nbytes = ETH_HLEN;
3384
3385 l4kwqe->da0 = csk->ha[0];
3386 l4kwqe->da1 = csk->ha[1];
3387 l4kwqe->da2 = csk->ha[2];
3388 l4kwqe->da3 = csk->ha[3];
3389 l4kwqe->da4 = csk->ha[4];
3390 l4kwqe->da5 = csk->ha[5];
3391
3392 l4kwqe->sa0 = dev->mac_addr[0];
3393 l4kwqe->sa1 = dev->mac_addr[1];
3394 l4kwqe->sa2 = dev->mac_addr[2];
3395 l4kwqe->sa3 = dev->mac_addr[3];
3396 l4kwqe->sa4 = dev->mac_addr[4];
3397 l4kwqe->sa5 = dev->mac_addr[5];
3398
3399 l4kwqe->etype = ETH_P_IP;
a9736c08 3400 l4kwqe->ipid_start = DEF_IPID_START;
a4636960
MC		 3401 l4kwqe->host_opaque = csk->l5_cid;
3402
3403 if (csk->vlan_id) {
3404 l4kwqe->pg_flags |= L4_KWQ_OFFLOAD_PG_VLAN_TAGGING;
3405 l4kwqe->vlan_tag = csk->vlan_id;
3406 l4kwqe->l2hdr_nbytes += 4;
3407 }
3408
3409 return dev->submit_kwqes(dev, wqes, 1);
3410}
3411
3412static int cnic_cm_update_pg(struct cnic_sock *csk)
3413{
3414 struct cnic_dev *dev = csk->dev;
3415 struct l4_kwq_update_pg *l4kwqe;
3416 struct kwqe *wqes[1];
3417
3418 l4kwqe = (struct l4_kwq_update_pg *) &csk->kwqe1;
3419 memset(l4kwqe, 0, sizeof(*l4kwqe));
3420 wqes[0] = (struct kwqe *) l4kwqe;
3421
3422 l4kwqe->opcode = L4_KWQE_OPCODE_VALUE_UPDATE_PG;
3423 l4kwqe->flags =
3424 L4_LAYER_CODE << L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT;
3425 l4kwqe->pg_cid = csk->pg_cid;
3426
3427 l4kwqe->da0 = csk->ha[0];
3428 l4kwqe->da1 = csk->ha[1];
3429 l4kwqe->da2 = csk->ha[2];
3430 l4kwqe->da3 = csk->ha[3];
3431 l4kwqe->da4 = csk->ha[4];
3432 l4kwqe->da5 = csk->ha[5];
3433
3434 l4kwqe->pg_host_opaque = csk->l5_cid;
3435 l4kwqe->pg_valids = L4_KWQ_UPDATE_PG_VALIDS_DA;
3436
3437 return dev->submit_kwqes(dev, wqes, 1);
3438}
3439
3440static int cnic_cm_upload_pg(struct cnic_sock *csk)
3441{
3442 struct cnic_dev *dev = csk->dev;
3443 struct l4_kwq_upload *l4kwqe;
3444 struct kwqe *wqes[1];
3445
3446 l4kwqe = (struct l4_kwq_upload *) &csk->kwqe1;
3447 memset(l4kwqe, 0, sizeof(*l4kwqe));
3448 wqes[0] = (struct kwqe *) l4kwqe;
3449
3450 l4kwqe->opcode = L4_KWQE_OPCODE_VALUE_UPLOAD_PG;
3451 l4kwqe->flags =
3452 L4_LAYER_CODE << L4_KWQ_UPLOAD_LAYER_CODE_SHIFT;
3453 l4kwqe->cid = csk->pg_cid;
3454
3455 return dev->submit_kwqes(dev, wqes, 1);
3456}
3457
3458static int cnic_cm_conn_req(struct cnic_sock *csk)
3459{
3460 struct cnic_dev *dev = csk->dev;
3461 struct l4_kwq_connect_req1 *l4kwqe1;
3462 struct l4_kwq_connect_req2 *l4kwqe2;
3463 struct l4_kwq_connect_req3 *l4kwqe3;
3464 struct kwqe *wqes[3];
3465 u8 tcp_flags = 0;
3466 int num_wqes = 2;
3467
3468 l4kwqe1 = (struct l4_kwq_connect_req1 *) &csk->kwqe1;
3469 l4kwqe2 = (struct l4_kwq_connect_req2 *) &csk->kwqe2;
3470 l4kwqe3 = (struct l4_kwq_connect_req3 *) &csk->kwqe3;
3471 memset(l4kwqe1, 0, sizeof(*l4kwqe1));
3472 memset(l4kwqe2, 0, sizeof(*l4kwqe2));
3473 memset(l4kwqe3, 0, sizeof(*l4kwqe3));
3474
3475 l4kwqe3->op_code = L4_KWQE_OPCODE_VALUE_CONNECT3;
3476 l4kwqe3->flags =
3477 L4_LAYER_CODE << L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT;
3478 l4kwqe3->ka_timeout = csk->ka_timeout;
3479 l4kwqe3->ka_interval = csk->ka_interval;
3480 l4kwqe3->ka_max_probe_count = csk->ka_max_probe_count;
3481 l4kwqe3->tos = csk->tos;
3482 l4kwqe3->ttl = csk->ttl;
3483 l4kwqe3->snd_seq_scale = csk->snd_seq_scale;
3484 l4kwqe3->pmtu = csk->mtu;
3485 l4kwqe3->rcv_buf = csk->rcv_buf;
3486 l4kwqe3->snd_buf = csk->snd_buf;
3487 l4kwqe3->seed = csk->seed;
3488
3489 wqes[0] = (struct kwqe *) l4kwqe1;
3490 if (test_bit(SK_F_IPV6, &csk->flags)) {
3491 wqes[1] = (struct kwqe *) l4kwqe2;
3492 wqes[2] = (struct kwqe *) l4kwqe3;
3493 num_wqes = 3;
3494
3495 l4kwqe1->conn_flags = L4_KWQ_CONNECT_REQ1_IP_V6;
3496 l4kwqe2->op_code = L4_KWQE_OPCODE_VALUE_CONNECT2;
3497 l4kwqe2->flags =
3498 L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT |
3499 L4_LAYER_CODE << L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT;
3500 l4kwqe2->src_ip_v6_2 = be32_to_cpu(csk->src_ip[1]);
3501 l4kwqe2->src_ip_v6_3 = be32_to_cpu(csk->src_ip[2]);
3502 l4kwqe2->src_ip_v6_4 = be32_to_cpu(csk->src_ip[3]);
3503 l4kwqe2->dst_ip_v6_2 = be32_to_cpu(csk->dst_ip[1]);
3504 l4kwqe2->dst_ip_v6_3 = be32_to_cpu(csk->dst_ip[2]);
3505 l4kwqe2->dst_ip_v6_4 = be32_to_cpu(csk->dst_ip[3]);
3506 l4kwqe3->mss = l4kwqe3->pmtu - sizeof(struct ipv6hdr) -
3507 sizeof(struct tcphdr);
3508 } else {
3509 wqes[1] = (struct kwqe *) l4kwqe3;
3510 l4kwqe3->mss = l4kwqe3->pmtu - sizeof(struct iphdr) -
3511 sizeof(struct tcphdr);
3512 }
3513
3514 l4kwqe1->op_code = L4_KWQE_OPCODE_VALUE_CONNECT1;
3515 l4kwqe1->flags =
3516 (L4_LAYER_CODE << L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT) |
3517 L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT;
3518 l4kwqe1->cid = csk->cid;
3519 l4kwqe1->pg_cid = csk->pg_cid;
3520 l4kwqe1->src_ip = be32_to_cpu(csk->src_ip[0]);
3521 l4kwqe1->dst_ip = be32_to_cpu(csk->dst_ip[0]);
3522 l4kwqe1->src_port = be16_to_cpu(csk->src_port);
3523 l4kwqe1->dst_port = be16_to_cpu(csk->dst_port);
3524 if (csk->tcp_flags & SK_TCP_NO_DELAY_ACK)
3525 tcp_flags |= L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK;
3526 if (csk->tcp_flags & SK_TCP_KEEP_ALIVE)
3527 tcp_flags |= L4_KWQ_CONNECT_REQ1_KEEP_ALIVE;
3528 if (csk->tcp_flags & SK_TCP_NAGLE)
3529 tcp_flags |= L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE;
3530 if (csk->tcp_flags & SK_TCP_TIMESTAMP)
3531 tcp_flags |= L4_KWQ_CONNECT_REQ1_TIME_STAMP;
3532 if (csk->tcp_flags & SK_TCP_SACK)
3533 tcp_flags |= L4_KWQ_CONNECT_REQ1_SACK;
3534 if (csk->tcp_flags & SK_TCP_SEG_SCALING)
3535 tcp_flags |= L4_KWQ_CONNECT_REQ1_SEG_SCALING;
3536
3537 l4kwqe1->tcp_flags = tcp_flags;
3538
3539 return dev->submit_kwqes(dev, wqes, num_wqes);
3540}
3541
3542static int cnic_cm_close_req(struct cnic_sock *csk)
3543{
3544 struct cnic_dev *dev = csk->dev;
3545 struct l4_kwq_close_req *l4kwqe;
3546 struct kwqe *wqes[1];
3547
3548 l4kwqe = (struct l4_kwq_close_req *) &csk->kwqe2;
3549 memset(l4kwqe, 0, sizeof(*l4kwqe));
3550 wqes[0] = (struct kwqe *) l4kwqe;
3551
3552 l4kwqe->op_code = L4_KWQE_OPCODE_VALUE_CLOSE;
3553 l4kwqe->flags = L4_LAYER_CODE << L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT;
3554 l4kwqe->cid = csk->cid;
3555
3556 return dev->submit_kwqes(dev, wqes, 1);
3557}
3558
3559static int cnic_cm_abort_req(struct cnic_sock *csk)
3560{
3561 struct cnic_dev *dev = csk->dev;
3562 struct l4_kwq_reset_req *l4kwqe;
3563 struct kwqe *wqes[1];
3564
3565 l4kwqe = (struct l4_kwq_reset_req *) &csk->kwqe2;
3566 memset(l4kwqe, 0, sizeof(*l4kwqe));
3567 wqes[0] = (struct kwqe *) l4kwqe;
3568
3569 l4kwqe->op_code = L4_KWQE_OPCODE_VALUE_RESET;
3570 l4kwqe->flags = L4_LAYER_CODE << L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT;
3571 l4kwqe->cid = csk->cid;
3572
3573 return dev->submit_kwqes(dev, wqes, 1);
3574}
3575
3576static int cnic_cm_create(struct cnic_dev *dev, int ulp_type, u32 cid,
3577 u32 l5_cid, struct cnic_sock **csk, void *context)
3578{
3579 struct cnic_local *cp = dev->cnic_priv;
3580 struct cnic_sock *csk1;
3581
3582 if (l5_cid >= MAX_CM_SK_TBL_SZ)
3583 return -EINVAL;
3584
fdf24086
MC		 3585 if (cp->ctx_tbl) {
3586 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
3587
3588 if (test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags))
3589 return -EAGAIN;
3590 }
3591
a4636960
MC		 3592 csk1 = &cp->csk_tbl[l5_cid];
3593 if (atomic_read(&csk1->ref_count))
3594 return -EAGAIN;
3595
3596 if (test_and_set_bit(SK_F_INUSE, &csk1->flags))
3597 return -EBUSY;
3598
3599 csk1->dev = dev;
3600 csk1->cid = cid;
3601 csk1->l5_cid = l5_cid;
3602 csk1->ulp_type = ulp_type;
3603 csk1->context = context;
3604
3605 csk1->ka_timeout = DEF_KA_TIMEOUT;
3606 csk1->ka_interval = DEF_KA_INTERVAL;
3607 csk1->ka_max_probe_count = DEF_KA_MAX_PROBE_COUNT;
3608 csk1->tos = DEF_TOS;
3609 csk1->ttl = DEF_TTL;
3610 csk1->snd_seq_scale = DEF_SND_SEQ_SCALE;
3611 csk1->rcv_buf = DEF_RCV_BUF;
3612 csk1->snd_buf = DEF_SND_BUF;
3613 csk1->seed = DEF_SEED;
6cdcdbba 3614 csk1->tcp_flags = 0;
a4636960
MC		 3615
3616 *csk = csk1;
3617 return 0;
3618}
3619
3620static void cnic_cm_cleanup(struct cnic_sock *csk)
3621{
3622 if (csk->src_port) {
3623 struct cnic_dev *dev = csk->dev;
3624 struct cnic_local *cp = dev->cnic_priv;
3625
9b093360 3626 cnic_free_id(&cp->csk_port_tbl, be16_to_cpu(csk->src_port));
a4636960
MC		 3627 csk->src_port = 0;
3628 }
3629}
3630
3631static void cnic_close_conn(struct cnic_sock *csk)
3632{
3633 if (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags)) {
3634 cnic_cm_upload_pg(csk);
3635 clear_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags);
3636 }
3637 cnic_cm_cleanup(csk);
3638}
3639
3640static int cnic_cm_destroy(struct cnic_sock *csk)
3641{
3642 if (!cnic_in_use(csk))
3643 return -EINVAL;
3644
3645 csk_hold(csk);
3646 clear_bit(SK_F_INUSE, &csk->flags);
3647 smp_mb__after_clear_bit();
3648 while (atomic_read(&csk->ref_count) != 1)
3649 msleep(1);
3650 cnic_cm_cleanup(csk);
3651
3652 csk->flags = 0;
3653 csk_put(csk);
3654 return 0;
3655}
3656
3657static inline u16 cnic_get_vlan(struct net_device *dev,
3658 struct net_device **vlan_dev)
3659{
3660 if (dev->priv_flags & IFF_802_1Q_VLAN) {
3661 *vlan_dev = vlan_dev_real_dev(dev);
3662 return vlan_dev_vlan_id(dev);
3663 }
3664 *vlan_dev = dev;
3665 return 0;
3666}
3667
3668static int cnic_get_v4_route(struct sockaddr_in *dst_addr,
3669 struct dst_entry **dst)
3670{
faea56c9 3671#if defined(CONFIG_INET)
a4636960
MC		 3672 struct rtable *rt;
3673
78fbfd8a
DM		 3674 rt = ip_route_output(&init_net, dst_addr->sin_addr.s_addr, 0, 0, 0);
3675 if (!IS_ERR(rt)) {
d8d1f30b 3676 *dst = &rt->dst;
78fbfd8a
DM		 3677 return 0;
3678 }
3679 return PTR_ERR(rt);
faea56c9
RD		 3680#else
3681 return -ENETUNREACH;
3682#endif
a4636960
MC		 3683}
3684
3685static int cnic_get_v6_route(struct sockaddr_in6 *dst_addr,
3686 struct dst_entry **dst)
3687{
faea56c9 3688#if defined(CONFIG_IPV6) || (defined(CONFIG_IPV6_MODULE) && defined(MODULE))
4c9483b2 3689 struct flowi6 fl6;
a4636960 3690
4c9483b2 3691 memset(&fl6, 0, sizeof(fl6));
4e3fd7a0 3692 fl6.daddr = dst_addr->sin6_addr;
4c9483b2
DM		 3693 if (ipv6_addr_type(&fl6.daddr) & IPV6_ADDR_LINKLOCAL)
3694 fl6.flowi6_oif = dst_addr->sin6_scope_id;
a4636960 3695
4c9483b2 3696 *dst = ip6_route_output(&init_net, NULL, &fl6);
0541743b
RL		 3697 if ((*dst)->error) {
3698 dst_release(*dst);
3699 *dst = NULL;
3700 return -ENETUNREACH;
3701 } else
a4636960
MC		 3702 return 0;
3703#endif
3704
3705 return -ENETUNREACH;
3706}
3707
3708static struct cnic_dev *cnic_cm_select_dev(struct sockaddr_in *dst_addr,
3709 int ulp_type)
3710{
3711 struct cnic_dev *dev = NULL;
3712 struct dst_entry *dst;
3713 struct net_device *netdev = NULL;
3714 int err = -ENETUNREACH;
3715
3716 if (dst_addr->sin_family == AF_INET)
3717 err = cnic_get_v4_route(dst_addr, &dst);
3718 else if (dst_addr->sin_family == AF_INET6) {
3719 struct sockaddr_in6 *dst_addr6 =
3720 (struct sockaddr_in6 *) dst_addr;
3721
3722 err = cnic_get_v6_route(dst_addr6, &dst);
3723 } else
3724 return NULL;
3725
3726 if (err)
3727 return NULL;
3728
3729 if (!dst->dev)
3730 goto done;
3731
3732 cnic_get_vlan(dst->dev, &netdev);
3733
3734 dev = cnic_from_netdev(netdev);
3735
3736done:
3737 dst_release(dst);
3738 if (dev)
3739 cnic_put(dev);
3740 return dev;
3741}
3742
3743static int cnic_resolve_addr(struct cnic_sock *csk, struct cnic_sockaddr *saddr)
3744{
3745 struct cnic_dev *dev = csk->dev;
3746 struct cnic_local *cp = dev->cnic_priv;
3747
3748 return cnic_send_nlmsg(cp, ISCSI_KEVENT_PATH_REQ, csk);
3749}
3750
3751static int cnic_get_route(struct cnic_sock *csk, struct cnic_sockaddr *saddr)
3752{
3753 struct cnic_dev *dev = csk->dev;
3754 struct cnic_local *cp = dev->cnic_priv;
c76284af
MC		 3755 int is_v6, rc = 0;
3756 struct dst_entry *dst = NULL;
a4636960 3757 struct net_device *realdev;
9b093360
MC		 3758 __be16 local_port;
3759 u32 port_id;
a4636960
MC		 3760
3761 if (saddr->local.v6.sin6_family == AF_INET6 &&
3762 saddr->remote.v6.sin6_family == AF_INET6)
3763 is_v6 = 1;
3764 else if (saddr->local.v4.sin_family == AF_INET &&
3765 saddr->remote.v4.sin_family == AF_INET)
3766 is_v6 = 0;
3767 else
3768 return -EINVAL;
3769
3770 clear_bit(SK_F_IPV6, &csk->flags);
3771
3772 if (is_v6) {
a4636960 3773 set_bit(SK_F_IPV6, &csk->flags);
c76284af 3774 cnic_get_v6_route(&saddr->remote.v6, &dst);
a4636960
MC		 3775
3776 memcpy(&csk->dst_ip[0], &saddr->remote.v6.sin6_addr,
3777 sizeof(struct in6_addr));
3778 csk->dst_port = saddr->remote.v6.sin6_port;
3779 local_port = saddr->local.v6.sin6_port;
a4636960
MC		 3780
3781 } else {
c76284af 3782 cnic_get_v4_route(&saddr->remote.v4, &dst);
a4636960
MC		 3783
3784 csk->dst_ip[0] = saddr->remote.v4.sin_addr.s_addr;
3785 csk->dst_port = saddr->remote.v4.sin_port;
3786 local_port = saddr->local.v4.sin_port;
3787 }
3788
c76284af
MC		 3789 csk->vlan_id = 0;
3790 csk->mtu = dev->netdev->mtu;
3791 if (dst && dst->dev) {
3792 u16 vlan = cnic_get_vlan(dst->dev, &realdev);
3793 if (realdev == dev->netdev) {
3794 csk->vlan_id = vlan;
3795 csk->mtu = dst_mtu(dst);
3796 }
3797 }
a4636960 3798
9b093360
MC		 3799 port_id = be16_to_cpu(local_port);
3800 if (port_id >= CNIC_LOCAL_PORT_MIN &&
3801 port_id < CNIC_LOCAL_PORT_MAX) {
3802 if (cnic_alloc_id(&cp->csk_port_tbl, port_id))
3803 port_id = 0;
a4636960 3804 } else
9b093360 3805 port_id = 0;
a4636960 3806
9b093360
MC		 3807 if (!port_id) {
3808 port_id = cnic_alloc_new_id(&cp->csk_port_tbl);
3809 if (port_id == -1) {
a4636960
MC		 3810 rc = -ENOMEM;
3811 goto err_out;
3812 }
9b093360 3813 local_port = cpu_to_be16(port_id);
a4636960
MC		 3814 }
3815 csk->src_port = local_port;
3816
a4636960
MC		 3817err_out:
3818 dst_release(dst);
3819 return rc;
3820}
3821
3822static void cnic_init_csk_state(struct cnic_sock *csk)
3823{
3824 csk->state = 0;
3825 clear_bit(SK_F_OFFLD_SCHED, &csk->flags);
3826 clear_bit(SK_F_CLOSING, &csk->flags);
3827}
3828
3829static int cnic_cm_connect(struct cnic_sock *csk, struct cnic_sockaddr *saddr)
3830{
fab0dc89 3831 struct cnic_local *cp = csk->dev->cnic_priv;
a4636960
MC		 3832 int err = 0;
3833
fab0dc89
DK		 3834 if (cp->ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI)
3835 return -EOPNOTSUPP;
3836
a4636960
MC		 3837 if (!cnic_in_use(csk))
3838 return -EINVAL;
3839
3840 if (test_and_set_bit(SK_F_CONNECT_START, &csk->flags))
3841 return -EINVAL;
3842
3843 cnic_init_csk_state(csk);
3844
3845 err = cnic_get_route(csk, saddr);
3846 if (err)
3847 goto err_out;
3848
3849 err = cnic_resolve_addr(csk, saddr);
3850 if (!err)
3851 return 0;
3852
3853err_out:
3854 clear_bit(SK_F_CONNECT_START, &csk->flags);
3855 return err;
3856}
3857
3858static int cnic_cm_abort(struct cnic_sock *csk)
3859{
3860 struct cnic_local *cp = csk->dev->cnic_priv;
7b34a464 3861 u32 opcode = L4_KCQE_OPCODE_VALUE_RESET_COMP;
a4636960
MC		 3862
3863 if (!cnic_in_use(csk))
3864 return -EINVAL;
3865
3866 if (cnic_abort_prep(csk))
3867 return cnic_cm_abort_req(csk);
3868
3869 /* Getting here means that we haven't started connect, or
0d650ec7 3870 * connect was not successful, or it has been reset by the target.
a4636960
MC		 3871 */
3872
a4636960 3873 cp->close_conn(csk, opcode);
0d650ec7
EW		 3874 if (csk->state != opcode) {
3875 /* Wait for remote reset sequence to complete */
3876 while (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags))
3877 msleep(1);
3878
7b34a464 3879 return -EALREADY;
0d650ec7 3880 }
a4636960
MC		 3881
3882 return 0;
3883}
3884
3885static int cnic_cm_close(struct cnic_sock *csk)
3886{
3887 if (!cnic_in_use(csk))
3888 return -EINVAL;
3889
3890 if (cnic_close_prep(csk)) {
3891 csk->state = L4_KCQE_OPCODE_VALUE_CLOSE_COMP;
3892 return cnic_cm_close_req(csk);
ed99daa5 3893 } else {
0d650ec7
EW		 3894 /* Wait for remote reset sequence to complete */
3895 while (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags))
3896 msleep(1);
3897
ed99daa5 3898 return -EALREADY;
a4636960
MC		 3899 }
3900 return 0;
3901}
3902
3903static void cnic_cm_upcall(struct cnic_local *cp, struct cnic_sock *csk,
3904 u8 opcode)
3905{
3906 struct cnic_ulp_ops *ulp_ops;
3907 int ulp_type = csk->ulp_type;
3908
3909 rcu_read_lock();
3910 ulp_ops = rcu_dereference(cp->ulp_ops[ulp_type]);
3911 if (ulp_ops) {
3912 if (opcode == L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE)
3913 ulp_ops->cm_connect_complete(csk);
3914 else if (opcode == L4_KCQE_OPCODE_VALUE_CLOSE_COMP)
3915 ulp_ops->cm_close_complete(csk);
3916 else if (opcode == L4_KCQE_OPCODE_VALUE_RESET_RECEIVED)
3917 ulp_ops->cm_remote_abort(csk);
3918 else if (opcode == L4_KCQE_OPCODE_VALUE_RESET_COMP)
3919 ulp_ops->cm_abort_complete(csk);
3920 else if (opcode == L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED)
3921 ulp_ops->cm_remote_close(csk);
3922 }
3923 rcu_read_unlock();
3924}
3925
3926static int cnic_cm_set_pg(struct cnic_sock *csk)
3927{
3928 if (cnic_offld_prep(csk)) {
3929 if (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags))
3930 cnic_cm_update_pg(csk);
3931 else
3932 cnic_cm_offload_pg(csk);
3933 }
3934 return 0;
3935}
3936
3937static void cnic_cm_process_offld_pg(struct cnic_dev *dev, struct l4_kcq *kcqe)
3938{
3939 struct cnic_local *cp = dev->cnic_priv;
3940 u32 l5_cid = kcqe->pg_host_opaque;
3941 u8 opcode = kcqe->op_code;
3942 struct cnic_sock *csk = &cp->csk_tbl[l5_cid];
3943
3944 csk_hold(csk);
3945 if (!cnic_in_use(csk))
3946 goto done;
3947
3948 if (opcode == L4_KCQE_OPCODE_VALUE_UPDATE_PG) {
3949 clear_bit(SK_F_OFFLD_SCHED, &csk->flags);
3950 goto done;
3951 }
a9736c08
EW		 3952 /* Possible PG kcqe status: SUCCESS, OFFLOADED_PG, or CTX_ALLOC_FAIL */
3953 if (kcqe->status == L4_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAIL) {
3954 clear_bit(SK_F_OFFLD_SCHED, &csk->flags);
3955 cnic_cm_upcall(cp, csk,
3956 L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE);
3957 goto done;
3958 }
3959
a4636960
MC		 3960 csk->pg_cid = kcqe->pg_cid;
3961 set_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags);
3962 cnic_cm_conn_req(csk);
3963
3964done:
3965 csk_put(csk);
3966}
3967
e1928c86
MC		 3968static void cnic_process_fcoe_term_conn(struct cnic_dev *dev, struct kcqe *kcqe)
3969{
3970 struct cnic_local *cp = dev->cnic_priv;
3971 struct fcoe_kcqe *fc_kcqe = (struct fcoe_kcqe *) kcqe;
3972 u32 l5_cid = fc_kcqe->fcoe_conn_id + BNX2X_FCOE_L5_CID_BASE;
3973 struct cnic_context *ctx = &cp->ctx_tbl[l5_cid];
3974
3975 ctx->timestamp = jiffies;
3976 ctx->wait_cond = 1;
3977 wake_up(&ctx->waitq);
3978}
3979
a4636960
MC		 3980static void cnic_cm_process_kcqe(struct cnic_dev *dev, struct kcqe *kcqe)
3981{
3982 struct cnic_local *cp = dev->cnic_priv;
3983 struct l4_kcq *l4kcqe = (struct l4_kcq *) kcqe;
3984 u8 opcode = l4kcqe->op_code;
3985 u32 l5_cid;
3986 struct cnic_sock *csk;
3987
e1928c86
MC		 3988 if (opcode == FCOE_RAMROD_CMD_ID_TERMINATE_CONN) {
3989 cnic_process_fcoe_term_conn(dev, kcqe);
3990 return;
3991 }
a4636960
MC		 3992 if (opcode == L4_KCQE_OPCODE_VALUE_OFFLOAD_PG ||
3993 opcode == L4_KCQE_OPCODE_VALUE_UPDATE_PG) {
3994 cnic_cm_process_offld_pg(dev, l4kcqe);
3995 return;
3996 }
3997
3998 l5_cid = l4kcqe->conn_id;
3999 if (opcode & 0x80)
4000 l5_cid = l4kcqe->cid;
4001 if (l5_cid >= MAX_CM_SK_TBL_SZ)
4002 return;
4003
4004 csk = &cp->csk_tbl[l5_cid];
4005 csk_hold(csk);
4006
4007 if (!cnic_in_use(csk)) {
4008 csk_put(csk);
4009 return;
4010 }
4011
4012 switch (opcode) {
a9736c08
EW		 4013 case L5CM_RAMROD_CMD_ID_TCP_CONNECT:
4014 if (l4kcqe->status != 0) {
4015 clear_bit(SK_F_OFFLD_SCHED, &csk->flags);
4016 cnic_cm_upcall(cp, csk,
4017 L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE);
4018 }
4019 break;
a4636960
MC		 4020 case L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE:
4021 if (l4kcqe->status == 0)
4022 set_bit(SK_F_OFFLD_COMPLETE, &csk->flags);
8ec3e702
MC		 4023 else if (l4kcqe->status ==
4024 L4_KCQE_COMPLETION_STATUS_PARITY_ERROR)
0cb1f4b9 4025 set_bit(SK_F_HW_ERR, &csk->flags);
a4636960
MC		 4026
4027 smp_mb__before_clear_bit();
4028 clear_bit(SK_F_OFFLD_SCHED, &csk->flags);
4029 cnic_cm_upcall(cp, csk, opcode);
4030 break;
4031
28e3a8f3
EW		 4032 case L5CM_RAMROD_CMD_ID_CLOSE: {
4033 struct iscsi_kcqe *l5kcqe = (struct iscsi_kcqe *) kcqe;
4034
4035 if (l4kcqe->status != 0 || l5kcqe->completion_status != 0) {
4036 netdev_warn(dev->netdev, "RAMROD CLOSE compl with status 0x%x completion status 0x%x\n",
4037 l4kcqe->status, l5kcqe->completion_status);
7bc910fd
EW		 4038 opcode = L4_KCQE_OPCODE_VALUE_CLOSE_COMP;
4039 /* Fall through */
4040 } else {
4041 break;
4042 }
28e3a8f3 4043 }
a4636960 4044 case L4_KCQE_OPCODE_VALUE_RESET_RECEIVED:
a4636960
MC		 4045 case L4_KCQE_OPCODE_VALUE_CLOSE_COMP:
4046 case L4_KCQE_OPCODE_VALUE_RESET_COMP:
71034ba8
MC		 4047 case L5CM_RAMROD_CMD_ID_SEARCHER_DELETE:
4048 case L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD:
8ec3e702 4049 if (l4kcqe->status == L4_KCQE_COMPLETION_STATUS_PARITY_ERROR)
23021c21
MC		 4050 set_bit(SK_F_HW_ERR, &csk->flags);
4051
a4636960
MC		 4052 cp->close_conn(csk, opcode);
4053 break;
4054
4055 case L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED:
101c40c8
MC		 4056 /* after we already sent CLOSE_REQ */
4057 if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags) &&
4058 !test_bit(SK_F_OFFLD_COMPLETE, &csk->flags) &&
4059 csk->state == L4_KCQE_OPCODE_VALUE_CLOSE_COMP)
4060 cp->close_conn(csk, L4_KCQE_OPCODE_VALUE_RESET_COMP);
4061 else
4062 cnic_cm_upcall(cp, csk, opcode);
a4636960
MC		 4063 break;
4064 }
4065 csk_put(csk);
4066}
4067
4068static void cnic_cm_indicate_kcqe(void *data, struct kcqe *kcqe[], u32 num)
4069{
4070 struct cnic_dev *dev = data;
4071 int i;
4072
4073 for (i = 0; i < num; i++)
4074 cnic_cm_process_kcqe(dev, kcqe[i]);
4075}
4076
4077static struct cnic_ulp_ops cm_ulp_ops = {
4078 .indicate_kcqes = cnic_cm_indicate_kcqe,
4079};
4080
4081static void cnic_cm_free_mem(struct cnic_dev *dev)
4082{
4083 struct cnic_local *cp = dev->cnic_priv;
4084
4085 kfree(cp->csk_tbl);
4086 cp->csk_tbl = NULL;
4087 cnic_free_id_tbl(&cp->csk_port_tbl);
4088}
4089
4090static int cnic_cm_alloc_mem(struct cnic_dev *dev)
4091{
4092 struct cnic_local *cp = dev->cnic_priv;
11f23aa8 4093 u32 port_id;
a4636960
MC		 4094
4095 cp->csk_tbl = kzalloc(sizeof(struct cnic_sock) * MAX_CM_SK_TBL_SZ,
4096 GFP_KERNEL);
4097 if (!cp->csk_tbl)
4098 return -ENOMEM;
4099
e00adf39 4100 port_id = prandom_u32();
11f23aa8 4101 port_id %= CNIC_LOCAL_PORT_RANGE;
a4636960 4102 if (cnic_init_id_tbl(&cp->csk_port_tbl, CNIC_LOCAL_PORT_RANGE,
11f23aa8 4103 CNIC_LOCAL_PORT_MIN, port_id)) {
a4636960
MC		 4104 cnic_cm_free_mem(dev);
4105 return -ENOMEM;
4106 }
4107 return 0;
4108}
4109
4110static int cnic_ready_to_close(struct cnic_sock *csk, u32 opcode)
4111{
943189f1
MC		 4112 if (test_and_clear_bit(SK_F_OFFLD_COMPLETE, &csk->flags)) {
4113 /* Unsolicited RESET_COMP or RESET_RECEIVED */
4114 opcode = L4_KCQE_OPCODE_VALUE_RESET_RECEIVED;
4115 csk->state = opcode;
a4636960 4116 }
943189f1
MC		 4117
4118 /* 1. If event opcode matches the expected event in csk->state
101c40c8
MC		 4119 * 2. If the expected event is CLOSE_COMP or RESET_COMP, we accept any
4120 * event
7b34a464
MC		 4121 * 3. If the expected event is 0, meaning the connection was never
4122 * never established, we accept the opcode from cm_abort.
66883e90 4123 */
7b34a464 4124 if (opcode == csk->state || csk->state == 0 ||
101c40c8
MC		 4125 csk->state == L4_KCQE_OPCODE_VALUE_CLOSE_COMP ||
4126 csk->state == L4_KCQE_OPCODE_VALUE_RESET_COMP) {
7b34a464
MC		 4127 if (!test_and_set_bit(SK_F_CLOSING, &csk->flags)) {
4128 if (csk->state == 0)
4129 csk->state = opcode;
66883e90 4130 return 1;
7b34a464 4131 }
66883e90 4132 }
a4636960
MC		 4133 return 0;
4134}
4135
4136static void cnic_close_bnx2_conn(struct cnic_sock *csk, u32 opcode)
4137{
4138 struct cnic_dev *dev = csk->dev;
4139 struct cnic_local *cp = dev->cnic_priv;
4140
a1e621bf
MC		 4141 if (opcode == L4_KCQE_OPCODE_VALUE_RESET_RECEIVED) {
4142 cnic_cm_upcall(cp, csk, opcode);
4143 return;
4144 }
4145
a4636960 4146 clear_bit(SK_F_CONNECT_START, &csk->flags);
66883e90 4147 cnic_close_conn(csk);
7b34a464 4148 csk->state = opcode;
66883e90 4149 cnic_cm_upcall(cp, csk, opcode);
a4636960
MC		 4150}
4151
4152static void cnic_cm_stop_bnx2_hw(struct cnic_dev *dev)
4153{
4154}
4155
4156static int cnic_cm_init_bnx2_hw(struct cnic_dev *dev)
4157{
4158 u32 seed;
4159
e00adf39 4160 seed = prandom_u32();
a4636960
MC		 4161 cnic_ctx_wr(dev, 45, 0, seed);
4162 return 0;
4163}
4164
71034ba8
MC		 4165static void cnic_close_bnx2x_conn(struct cnic_sock *csk, u32 opcode)
4166{
4167 struct cnic_dev *dev = csk->dev;
4168 struct cnic_local *cp = dev->cnic_priv;
4169 struct cnic_context *ctx = &cp->ctx_tbl[csk->l5_cid];
4170 union l5cm_specific_data l5_data;
4171 u32 cmd = 0;
4172 int close_complete = 0;
4173
4174 switch (opcode) {
4175 case L4_KCQE_OPCODE_VALUE_RESET_RECEIVED:
4176 case L4_KCQE_OPCODE_VALUE_CLOSE_COMP:
4177 case L4_KCQE_OPCODE_VALUE_RESET_COMP:
7b34a464 4178 if (cnic_ready_to_close(csk, opcode)) {
23021c21
MC		 4179 if (test_bit(SK_F_HW_ERR, &csk->flags))
4180 close_complete = 1;
4181 else if (test_bit(SK_F_PG_OFFLD_COMPLETE, &csk->flags))
7b34a464
MC		 4182 cmd = L5CM_RAMROD_CMD_ID_SEARCHER_DELETE;
4183 else
4184 close_complete = 1;
4185 }
71034ba8
MC		 4186 break;
4187 case L5CM_RAMROD_CMD_ID_SEARCHER_DELETE:
4188 cmd = L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD;
4189 break;
4190 case L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD:
4191 close_complete = 1;
4192 break;
4193 }
4194 if (cmd) {
4195 memset(&l5_data, 0, sizeof(l5_data));
4196
4197 cnic_submit_kwqe_16(dev, cmd, csk->cid, ISCSI_CONNECTION_TYPE,
4198 &l5_data);
4199 } else if (close_complete) {
4200 ctx->timestamp = jiffies;
4201 cnic_close_conn(csk);
4202 cnic_cm_upcall(cp, csk, csk->state);
4203 }
4204}
4205
4206static void cnic_cm_stop_bnx2x_hw(struct cnic_dev *dev)
4207{
fdf24086 4208 struct cnic_local *cp = dev->cnic_priv;
fdf24086
MC		 4209
4210 if (!cp->ctx_tbl)
4211 return;
4212
4213 if (!netif_running(dev->netdev))
4214 return;
4215
74e49bbd 4216 cnic_bnx2x_delete_wait(dev, 0);
fdf24086
MC		 4217
4218 cancel_delayed_work(&cp->delete_task);
4219 flush_workqueue(cnic_wq);
4220
4221 if (atomic_read(&cp->iscsi_conn) != 0)
4222 netdev_warn(dev->netdev, "%d iSCSI connections not destroyed\n",
4223 atomic_read(&cp->iscsi_conn));
71034ba8
MC		 4224}
4225
4226static int cnic_cm_init_bnx2x_hw(struct cnic_dev *dev)
4227{
68c64d20 4228 struct bnx2x *bp = netdev_priv(dev->netdev);
a5b3c4ae 4229 u32 pfid = bp->pfid;
5bf945a8 4230 u32 port = BP_PORT(bp);
71034ba8
MC		 4231
4232 cnic_init_bnx2x_mac(dev);
b3bd2d65 4233 cnic_bnx2x_set_tcp_options(dev, 0, 1);
71034ba8
MC		 4234
4235 CNIC_WR16(dev, BAR_XSTRORM_INTMEM +
1420398d 4236 XSTORM_ISCSI_LOCAL_VLAN_OFFSET(pfid), 0);
71034ba8
MC		 4237
4238 CNIC_WR(dev, BAR_XSTRORM_INTMEM +
523224a3 4239 XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_ENABLED_OFFSET(port), 1);
71034ba8 4240 CNIC_WR(dev, BAR_XSTRORM_INTMEM +
523224a3 4241 XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_MAX_COUNT_OFFSET(port),
71034ba8
MC		 4242 DEF_MAX_DA_COUNT);
4243
4244 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 4245 XSTORM_ISCSI_TCP_VARS_TTL_OFFSET(pfid), DEF_TTL);
71034ba8 4246 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 4247 XSTORM_ISCSI_TCP_VARS_TOS_OFFSET(pfid), DEF_TOS);
71034ba8 4248 CNIC_WR8(dev, BAR_XSTRORM_INTMEM +
1420398d 4249 XSTORM_ISCSI_TCP_VARS_ADV_WND_SCL_OFFSET(pfid), 2);
71034ba8 4250 CNIC_WR(dev, BAR_XSTRORM_INTMEM +
1420398d 4251 XSTORM_TCP_TX_SWS_TIMER_VAL_OFFSET(pfid), DEF_SWS_TIMER);
71034ba8 4252
1420398d 4253 CNIC_WR(dev, BAR_TSTRORM_INTMEM + TSTORM_TCP_MAX_CWND_OFFSET(pfid),
71034ba8
MC		 4254 DEF_MAX_CWND);
4255 return 0;
4256}
4257
fdf24086
MC		 4258static void cnic_delete_task(struct work_struct *work)
4259{
4260 struct cnic_local *cp;
4261 struct cnic_dev *dev;
4262 u32 i;
4263 int need_resched = 0;
4264
4265 cp = container_of(work, struct cnic_local, delete_task.work);
4266 dev = cp->dev;
4267
fab0dc89
DK		 4268 if (test_and_clear_bit(CNIC_LCL_FL_STOP_ISCSI, &cp->cnic_local_flags)) {
4269 struct drv_ctl_info info;
4270
fab0dc89 4271 cnic_ulp_stop_one(cp, CNIC_ULP_ISCSI);
fab0dc89
DK		 4272
4273 info.cmd = DRV_CTL_ISCSI_STOPPED_CMD;
4274 cp->ethdev->drv_ctl(dev->netdev, &info);
4275 }
4276
fdf24086
MC		 4277 for (i = 0; i < cp->max_cid_space; i++) {
4278 struct cnic_context *ctx = &cp->ctx_tbl[i];
619c5cb6 4279 int err;
fdf24086
MC		 4280
4281 if (!test_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags) ||
4282 !test_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags))
4283 continue;
4284
4285 if (!time_after(jiffies, ctx->timestamp + (2 * HZ))) {
4286 need_resched = 1;
4287 continue;
4288 }
4289
4290 if (!test_and_clear_bit(CTX_FL_DELETE_WAIT, &ctx->ctx_flags))
4291 continue;
4292
619c5cb6 4293 err = cnic_bnx2x_destroy_ramrod(dev, i);
fdf24086
MC		 4294
4295 cnic_free_bnx2x_conn_resc(dev, i);
619c5cb6
VZ		 4296 if (!err) {
4297 if (ctx->ulp_proto_id == CNIC_ULP_ISCSI)
4298 atomic_dec(&cp->iscsi_conn);
fdf24086 4299
619c5cb6
VZ		 4300 clear_bit(CTX_FL_OFFLD_START, &ctx->ctx_flags);
4301 }
fdf24086
MC		 4302 }
4303
4304 if (need_resched)
4305 queue_delayed_work(cnic_wq, &cp->delete_task,
4306 msecs_to_jiffies(10));
4307
4308}
4309
a4636960
MC		 4310static int cnic_cm_open(struct cnic_dev *dev)
4311{
4312 struct cnic_local *cp = dev->cnic_priv;
4313 int err;
4314
4315 err = cnic_cm_alloc_mem(dev);
4316 if (err)
4317 return err;
4318
4319 err = cp->start_cm(dev);
4320
4321 if (err)
4322 goto err_out;
4323
fdf24086
MC		 4324 INIT_DELAYED_WORK(&cp->delete_task, cnic_delete_task);
4325
a4636960
MC		 4326 dev->cm_create = cnic_cm_create;
4327 dev->cm_destroy = cnic_cm_destroy;
4328 dev->cm_connect = cnic_cm_connect;
4329 dev->cm_abort = cnic_cm_abort;
4330 dev->cm_close = cnic_cm_close;
4331 dev->cm_select_dev = cnic_cm_select_dev;
4332
4333 cp->ulp_handle[CNIC_ULP_L4] = dev;
4334 rcu_assign_pointer(cp->ulp_ops[CNIC_ULP_L4], &cm_ulp_ops);
4335 return 0;
4336
4337err_out:
4338 cnic_cm_free_mem(dev);
4339 return err;
4340}
4341
4342static int cnic_cm_shutdown(struct cnic_dev *dev)
4343{
4344 struct cnic_local *cp = dev->cnic_priv;
4345 int i;
4346
a4636960
MC		 4347 if (!cp->csk_tbl)
4348 return 0;
4349
4350 for (i = 0; i < MAX_CM_SK_TBL_SZ; i++) {
4351 struct cnic_sock *csk = &cp->csk_tbl[i];
4352
4353 clear_bit(SK_F_INUSE, &csk->flags);
4354 cnic_cm_cleanup(csk);
4355 }
4356 cnic_cm_free_mem(dev);
4357
4358 return 0;
4359}
4360
4361static void cnic_init_context(struct cnic_dev *dev, u32 cid)
4362{
a4636960
MC		 4363 u32 cid_addr;
4364 int i;
4365
a4636960
MC		 4366 cid_addr = GET_CID_ADDR(cid);
4367
4368 for (i = 0; i < CTX_SIZE; i += 4)
4369 cnic_ctx_wr(dev, cid_addr, i, 0);
4370}
4371
4372static int cnic_setup_5709_context(struct cnic_dev *dev, int valid)
4373{
4374 struct cnic_local *cp = dev->cnic_priv;
4375 int ret = 0, i;
4376 u32 valid_bit = valid ? BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID : 0;
4377
4ce45e02 4378 if (BNX2_CHIP(cp) != BNX2_CHIP_5709)
a4636960
MC		 4379 return 0;
4380
4381 for (i = 0; i < cp->ctx_blks; i++) {
4382 int j;
4383 u32 idx = cp->ctx_arr[i].cid / cp->cids_per_blk;
4384 u32 val;
4385
2bc4078e 4386 memset(cp->ctx_arr[i].ctx, 0, BNX2_PAGE_SIZE);
a4636960
MC		 4387
4388 CNIC_WR(dev, BNX2_CTX_HOST_PAGE_TBL_DATA0,
4389 (cp->ctx_arr[i].mapping & 0xffffffff) | valid_bit);
4390 CNIC_WR(dev, BNX2_CTX_HOST_PAGE_TBL_DATA1,
4391 (u64) cp->ctx_arr[i].mapping >> 32);
4392 CNIC_WR(dev, BNX2_CTX_HOST_PAGE_TBL_CTRL, idx |
4393 BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ);
4394 for (j = 0; j < 10; j++) {
4395
4396 val = CNIC_RD(dev, BNX2_CTX_HOST_PAGE_TBL_CTRL);
4397 if (!(val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ))
4398 break;
4399 udelay(5);
4400 }
4401 if (val & BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ) {
4402 ret = -EBUSY;
4403 break;
4404 }
4405 }
4406 return ret;
4407}
4408
4409static void cnic_free_irq(struct cnic_dev *dev)
4410{
4411 struct cnic_local *cp = dev->cnic_priv;
4412 struct cnic_eth_dev *ethdev = cp->ethdev;
4413
4414 if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) {
4415 cp->disable_int_sync(dev);
6e0dc643 4416 tasklet_kill(&cp->cnic_irq_task);
a4636960
MC		 4417 free_irq(ethdev->irq_arr[0].vector, dev);
4418 }
4419}
4420
6e0dc643
MC		 4421static int cnic_request_irq(struct cnic_dev *dev)
4422{
4423 struct cnic_local *cp = dev->cnic_priv;
4424 struct cnic_eth_dev *ethdev = cp->ethdev;
4425 int err;
4426
4427 err = request_irq(ethdev->irq_arr[0].vector, cnic_irq, 0, "cnic", dev);
4428 if (err)
4429 tasklet_disable(&cp->cnic_irq_task);
4430
4431 return err;
4432}
4433
a4636960
MC		 4434static int cnic_init_bnx2_irq(struct cnic_dev *dev)
4435{
4436 struct cnic_local *cp = dev->cnic_priv;
4437 struct cnic_eth_dev *ethdev = cp->ethdev;
4438
4439 if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) {
4440 int err, i = 0;
4441 int sblk_num = cp->status_blk_num;
4442 u32 base = ((sblk_num - 1) * BNX2_HC_SB_CONFIG_SIZE) +
4443 BNX2_HC_SB_CONFIG_1;
4444
4445 CNIC_WR(dev, base, BNX2_HC_SB_CONFIG_1_ONE_SHOT);
4446
4447 CNIC_WR(dev, base + BNX2_HC_COMP_PROD_TRIP_OFF, (2 << 16) | 8);
4448 CNIC_WR(dev, base + BNX2_HC_COM_TICKS_OFF, (64 << 16) | 220);
4449 CNIC_WR(dev, base + BNX2_HC_CMD_TICKS_OFF, (64 << 16) | 220);
4450
a4dde3ab 4451 cp->last_status_idx = cp->status_blk.bnx2->status_idx;
164165da 4452 tasklet_init(&cp->cnic_irq_task, cnic_service_bnx2_msix,
a4636960 4453 (unsigned long) dev);
6e0dc643
MC		 4454 err = cnic_request_irq(dev);
4455 if (err)
a4636960 4456 return err;
6e0dc643 4457
a4dde3ab 4458 while (cp->status_blk.bnx2->status_completion_producer_index &&
a4636960
MC		 4459 i < 10) {
4460 CNIC_WR(dev, BNX2_HC_COALESCE_NOW,
4461 1 << (11 + sblk_num));
4462 udelay(10);
4463 i++;
4464 barrier();
4465 }
a4dde3ab 4466 if (cp->status_blk.bnx2->status_completion_producer_index) {
a4636960
MC		 4467 cnic_free_irq(dev);
4468 goto failed;
4469 }
4470
4471 } else {
a4dde3ab 4472 struct status_block *sblk = cp->status_blk.gen;
a4636960
MC		 4473 u32 hc_cmd = CNIC_RD(dev, BNX2_HC_COMMAND);
4474 int i = 0;
4475
4476 while (sblk->status_completion_producer_index && i < 10) {
4477 CNIC_WR(dev, BNX2_HC_COMMAND,
4478 hc_cmd | BNX2_HC_COMMAND_COAL_NOW_WO_INT);
4479 udelay(10);
4480 i++;
4481 barrier();
4482 }
4483 if (sblk->status_completion_producer_index)
4484 goto failed;
4485
4486 }
4487 return 0;
4488
4489failed:
ddf79b20 4490 netdev_err(dev->netdev, "KCQ index not resetting to 0\n");
a4636960
MC		 4491 return -EBUSY;
4492}
4493
4494static void cnic_enable_bnx2_int(struct cnic_dev *dev)
4495{
4496 struct cnic_local *cp = dev->cnic_priv;
4497 struct cnic_eth_dev *ethdev = cp->ethdev;
4498
4499 if (!(ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX))
4500 return;
4501
4502 CNIC_WR(dev, BNX2_PCICFG_INT_ACK_CMD, cp->int_num |
4503 BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID | cp->last_status_idx);
4504}
4505
4506static void cnic_disable_bnx2_int_sync(struct cnic_dev *dev)
4507{
4508 struct cnic_local *cp = dev->cnic_priv;
4509 struct cnic_eth_dev *ethdev = cp->ethdev;
4510
4511 if (!(ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX))
4512 return;
4513
4514 CNIC_WR(dev, BNX2_PCICFG_INT_ACK_CMD, cp->int_num |
4515 BNX2_PCICFG_INT_ACK_CMD_MASK_INT);
4516 CNIC_RD(dev, BNX2_PCICFG_INT_ACK_CMD);
4517 synchronize_irq(ethdev->irq_arr[0].vector);
4518}
4519
4520static void cnic_init_bnx2_tx_ring(struct cnic_dev *dev)
4521{
4522 struct cnic_local *cp = dev->cnic_priv;
4523 struct cnic_eth_dev *ethdev = cp->ethdev;
cd801536 4524 struct cnic_uio_dev *udev = cp->udev;
a4636960
MC		 4525 u32 cid_addr, tx_cid, sb_id;
4526 u32 val, offset0, offset1, offset2, offset3;
4527 int i;
2bc4078e 4528 struct bnx2_tx_bd *txbd;
cd801536 4529 dma_addr_t buf_map, ring_map = udev->l2_ring_map;
a4dde3ab 4530 struct status_block *s_blk = cp->status_blk.gen;
a4636960
MC		 4531
4532 sb_id = cp->status_blk_num;
4533 tx_cid = 20;
a4636960
MC		 4534 cp->tx_cons_ptr = &s_blk->status_tx_quick_consumer_index2;
4535 if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) {
a4dde3ab 4536 struct status_block_msix *sblk = cp->status_blk.bnx2;
a4636960
MC		 4537
4538 tx_cid = TX_TSS_CID + sb_id - 1;
a4636960
MC		 4539 CNIC_WR(dev, BNX2_TSCH_TSS_CFG, (sb_id << 24) |
4540 (TX_TSS_CID << 7));
4541 cp->tx_cons_ptr = &sblk->status_tx_quick_consumer_index;
4542 }
4543 cp->tx_cons = *cp->tx_cons_ptr;
4544
4545 cid_addr = GET_CID_ADDR(tx_cid);
4ce45e02 4546 if (BNX2_CHIP(cp) == BNX2_CHIP_5709) {
a4636960
MC		 4547 u32 cid_addr2 = GET_CID_ADDR(tx_cid + 4) + 0x40;
4548
4549 for (i = 0; i < PHY_CTX_SIZE; i += 4)
4550 cnic_ctx_wr(dev, cid_addr2, i, 0);
4551
4552 offset0 = BNX2_L2CTX_TYPE_XI;
4553 offset1 = BNX2_L2CTX_CMD_TYPE_XI;
4554 offset2 = BNX2_L2CTX_TBDR_BHADDR_HI_XI;
4555 offset3 = BNX2_L2CTX_TBDR_BHADDR_LO_XI;
4556 } else {
b58ffb41
MC		 4557 cnic_init_context(dev, tx_cid);
4558 cnic_init_context(dev, tx_cid + 1);
4559
a4636960
MC		 4560 offset0 = BNX2_L2CTX_TYPE;
4561 offset1 = BNX2_L2CTX_CMD_TYPE;
4562 offset2 = BNX2_L2CTX_TBDR_BHADDR_HI;
4563 offset3 = BNX2_L2CTX_TBDR_BHADDR_LO;
4564 }
4565 val = BNX2_L2CTX_TYPE_TYPE_L2 | BNX2_L2CTX_TYPE_SIZE_L2;
4566 cnic_ctx_wr(dev, cid_addr, offset0, val);
4567
4568 val = BNX2_L2CTX_CMD_TYPE_TYPE_L2 | (8 << 16);
4569 cnic_ctx_wr(dev, cid_addr, offset1, val);
4570
43d620c8 4571 txbd = udev->l2_ring;
a4636960 4572
cd801536 4573 buf_map = udev->l2_buf_map;
2bc4078e 4574 for (i = 0; i < BNX2_MAX_TX_DESC_CNT; i++, txbd++) {
a4636960
MC		 4575 txbd->tx_bd_haddr_hi = (u64) buf_map >> 32;
4576 txbd->tx_bd_haddr_lo = (u64) buf_map & 0xffffffff;
4577 }
cd801536 4578 val = (u64) ring_map >> 32;
a4636960
MC		 4579 cnic_ctx_wr(dev, cid_addr, offset2, val);
4580 txbd->tx_bd_haddr_hi = val;
4581
cd801536 4582 val = (u64) ring_map & 0xffffffff;
a4636960
MC		 4583 cnic_ctx_wr(dev, cid_addr, offset3, val);
4584 txbd->tx_bd_haddr_lo = val;
4585}
4586
4587static void cnic_init_bnx2_rx_ring(struct cnic_dev *dev)
4588{
4589 struct cnic_local *cp = dev->cnic_priv;
4590 struct cnic_eth_dev *ethdev = cp->ethdev;
cd801536 4591 struct cnic_uio_dev *udev = cp->udev;
a4636960
MC		 4592 u32 cid_addr, sb_id, val, coal_reg, coal_val;
4593 int i;
2bc4078e 4594 struct bnx2_rx_bd *rxbd;
a4dde3ab 4595 struct status_block *s_blk = cp->status_blk.gen;
cd801536 4596 dma_addr_t ring_map = udev->l2_ring_map;
a4636960
MC		 4597
4598 sb_id = cp->status_blk_num;
4599 cnic_init_context(dev, 2);
4600 cp->rx_cons_ptr = &s_blk->status_rx_quick_consumer_index2;
4601 coal_reg = BNX2_HC_COMMAND;
4602 coal_val = CNIC_RD(dev, coal_reg);
4603 if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) {
a4dde3ab 4604 struct status_block_msix *sblk = cp->status_blk.bnx2;
a4636960
MC		 4605
4606 cp->rx_cons_ptr = &sblk->status_rx_quick_consumer_index;
4607 coal_reg = BNX2_HC_COALESCE_NOW;
4608 coal_val = 1 << (11 + sb_id);
4609 }
4610 i = 0;
4611 while (!(*cp->rx_cons_ptr != 0) && i < 10) {
4612 CNIC_WR(dev, coal_reg, coal_val);
4613 udelay(10);
4614 i++;
4615 barrier();
4616 }
4617 cp->rx_cons = *cp->rx_cons_ptr;
4618
4619 cid_addr = GET_CID_ADDR(2);
4620 val = BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE |
4621 BNX2_L2CTX_CTX_TYPE_SIZE_L2 | (0x02 << 8);
4622 cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_CTX_TYPE, val);
4623
4624 if (sb_id == 0)
d0549382 4625 val = 2 << BNX2_L2CTX_L2_STATUSB_NUM_SHIFT;
a4636960 4626 else
d0549382 4627 val = BNX2_L2CTX_L2_STATUSB_NUM(sb_id);
a4636960
MC		 4628 cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_HOST_BDIDX, val);
4629
2bc4078e
MC		 4630 rxbd = udev->l2_ring + BNX2_PAGE_SIZE;
4631 for (i = 0; i < BNX2_MAX_RX_DESC_CNT; i++, rxbd++) {
a4636960
MC		 4632 dma_addr_t buf_map;
4633 int n = (i % cp->l2_rx_ring_size) + 1;
4634
cd801536 4635 buf_map = udev->l2_buf_map + (n * cp->l2_single_buf_size);
a4636960
MC		 4636 rxbd->rx_bd_len = cp->l2_single_buf_size;
4637 rxbd->rx_bd_flags = RX_BD_FLAGS_START | RX_BD_FLAGS_END;
4638 rxbd->rx_bd_haddr_hi = (u64) buf_map >> 32;
4639 rxbd->rx_bd_haddr_lo = (u64) buf_map & 0xffffffff;
4640 }
2bc4078e 4641 val = (u64) (ring_map + BNX2_PAGE_SIZE) >> 32;
a4636960
MC		 4642 cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_NX_BDHADDR_HI, val);
4643 rxbd->rx_bd_haddr_hi = val;
4644
2bc4078e 4645 val = (u64) (ring_map + BNX2_PAGE_SIZE) & 0xffffffff;
a4636960
MC		 4646 cnic_ctx_wr(dev, cid_addr, BNX2_L2CTX_NX_BDHADDR_LO, val);
4647 rxbd->rx_bd_haddr_lo = val;
4648
4649 val = cnic_reg_rd_ind(dev, BNX2_RXP_SCRATCH_RXP_FLOOD);
4650 cnic_reg_wr_ind(dev, BNX2_RXP_SCRATCH_RXP_FLOOD, val | (1 << 2));
4651}
4652
4653static void cnic_shutdown_bnx2_rx_ring(struct cnic_dev *dev)
4654{
4655 struct kwqe *wqes[1], l2kwqe;
4656
4657 memset(&l2kwqe, 0, sizeof(l2kwqe));
4658 wqes[0] = &l2kwqe;
e1928c86 4659 l2kwqe.kwqe_op_flag = (L2_LAYER_CODE << KWQE_LAYER_SHIFT) |
a4636960
MC		 4660 (L2_KWQE_OPCODE_VALUE_FLUSH <<
4661 KWQE_OPCODE_SHIFT) | 2;
4662 dev->submit_kwqes(dev, wqes, 1);
4663}
4664
4665static void cnic_set_bnx2_mac(struct cnic_dev *dev)
4666{
4667 struct cnic_local *cp = dev->cnic_priv;
4668 u32 val;
4669
4670 val = cp->func << 2;
4671
4672 cp->shmem_base = cnic_reg_rd_ind(dev, BNX2_SHM_HDR_ADDR_0 + val);
4673
4674 val = cnic_reg_rd_ind(dev, cp->shmem_base +
4675 BNX2_PORT_HW_CFG_ISCSI_MAC_UPPER);
4676 dev->mac_addr[0] = (u8) (val >> 8);
4677 dev->mac_addr[1] = (u8) val;
4678
4679 CNIC_WR(dev, BNX2_EMAC_MAC_MATCH4, val);
4680
4681 val = cnic_reg_rd_ind(dev, cp->shmem_base +
4682 BNX2_PORT_HW_CFG_ISCSI_MAC_LOWER);
4683 dev->mac_addr[2] = (u8) (val >> 24);
4684 dev->mac_addr[3] = (u8) (val >> 16);
4685 dev->mac_addr[4] = (u8) (val >> 8);
4686 dev->mac_addr[5] = (u8) val;
4687
4688 CNIC_WR(dev, BNX2_EMAC_MAC_MATCH5, val);
4689
4690 val = 4 | BNX2_RPM_SORT_USER2_BC_EN;
4ce45e02 4691 if (BNX2_CHIP(cp) != BNX2_CHIP_5709)
a4636960
MC		 4692 val |= BNX2_RPM_SORT_USER2_PROM_VLAN;
4693
4694 CNIC_WR(dev, BNX2_RPM_SORT_USER2, 0x0);
4695 CNIC_WR(dev, BNX2_RPM_SORT_USER2, val);
4696 CNIC_WR(dev, BNX2_RPM_SORT_USER2, val | BNX2_RPM_SORT_USER2_ENA);
4697}
4698
4699static int cnic_start_bnx2_hw(struct cnic_dev *dev)
4700{
4701 struct cnic_local *cp = dev->cnic_priv;
4702 struct cnic_eth_dev *ethdev = cp->ethdev;
a4dde3ab 4703 struct status_block *sblk = cp->status_blk.gen;
e6c28894 4704 u32 val, kcq_cid_addr, kwq_cid_addr;
a4636960
MC		 4705 int err;
4706
4707 cnic_set_bnx2_mac(dev);
4708
4709 val = CNIC_RD(dev, BNX2_MQ_CONFIG);
4710 val &= ~BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE;
2bc4078e 4711 if (BNX2_PAGE_BITS > 12)
a4636960
MC		 4712 val |= (12 - 8) << 4;
4713 else
2bc4078e 4714 val |= (BNX2_PAGE_BITS - 8) << 4;
a4636960
MC		 4715
4716 CNIC_WR(dev, BNX2_MQ_CONFIG, val);
4717
4718 CNIC_WR(dev, BNX2_HC_COMP_PROD_TRIP, (2 << 16) | 8);
4719 CNIC_WR(dev, BNX2_HC_COM_TICKS, (64 << 16) | 220);
4720 CNIC_WR(dev, BNX2_HC_CMD_TICKS, (64 << 16) | 220);
4721
4722 err = cnic_setup_5709_context(dev, 1);
4723 if (err)
4724 return err;
4725
4726 cnic_init_context(dev, KWQ_CID);
4727 cnic_init_context(dev, KCQ_CID);
4728
e6c28894 4729 kwq_cid_addr = GET_CID_ADDR(KWQ_CID);
a4636960
MC		 4730 cp->kwq_io_addr = MB_GET_CID_ADDR(KWQ_CID) + L5_KRNLQ_HOST_QIDX;
4731
4732 cp->max_kwq_idx = MAX_KWQ_IDX;
4733 cp->kwq_prod_idx = 0;
4734 cp->kwq_con_idx = 0;
1f1332a3 4735 set_bit(CNIC_LCL_FL_KWQ_INIT, &cp->cnic_local_flags);
a4636960 4736
4ce45e02 4737 if (BNX2_CHIP(cp) == BNX2_CHIP_5706 || BNX2_CHIP(cp) == BNX2_CHIP_5708)
a4636960
MC		 4738 cp->kwq_con_idx_ptr = &sblk->status_rx_quick_consumer_index15;
4739 else
4740 cp->kwq_con_idx_ptr = &sblk->status_cmd_consumer_index;
4741
4742 /* Initialize the kernel work queue context. */
4743 val = KRNLQ_TYPE_TYPE_KRNLQ | KRNLQ_SIZE_TYPE_SIZE |
2bc4078e 4744 (BNX2_PAGE_BITS - 8) | KRNLQ_FLAGS_QE_SELF_SEQ;
e6c28894 4745 cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_TYPE, val);
a4636960 4746
2bc4078e 4747 val = (BNX2_PAGE_SIZE / sizeof(struct kwqe) - 1) << 16;
e6c28894 4748 cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_QE_SELF_SEQ_MAX, val);
a4636960 4749
2bc4078e 4750 val = ((BNX2_PAGE_SIZE / sizeof(struct kwqe)) << 16) | KWQ_PAGE_CNT;
e6c28894 4751 cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_PGTBL_NPAGES, val);
a4636960
MC		 4752
4753 val = (u32) ((u64) cp->kwq_info.pgtbl_map >> 32);
e6c28894 4754 cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_PGTBL_HADDR_HI, val);
a4636960
MC		 4755
4756 val = (u32) cp->kwq_info.pgtbl_map;
e6c28894
MC		 4757 cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_PGTBL_HADDR_LO, val);
4758
4759 kcq_cid_addr = GET_CID_ADDR(KCQ_CID);
4760 cp->kcq1.io_addr = MB_GET_CID_ADDR(KCQ_CID) + L5_KRNLQ_HOST_QIDX;
a4636960 4761
e6c28894
MC		 4762 cp->kcq1.sw_prod_idx = 0;
4763 cp->kcq1.hw_prod_idx_ptr =
64699336 4764 &sblk->status_completion_producer_index;
a4636960 4765
64699336 4766 cp->kcq1.status_idx_ptr = &sblk->status_idx;
a4636960
MC		 4767
4768 /* Initialize the kernel complete queue context. */
4769 val = KRNLQ_TYPE_TYPE_KRNLQ | KRNLQ_SIZE_TYPE_SIZE |
2bc4078e 4770 (BNX2_PAGE_BITS - 8) | KRNLQ_FLAGS_QE_SELF_SEQ;
e6c28894 4771 cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_TYPE, val);
a4636960 4772
2bc4078e 4773 val = (BNX2_PAGE_SIZE / sizeof(struct kcqe) - 1) << 16;
e6c28894 4774 cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_QE_SELF_SEQ_MAX, val);
a4636960 4775
2bc4078e 4776 val = ((BNX2_PAGE_SIZE / sizeof(struct kcqe)) << 16) | KCQ_PAGE_CNT;
e6c28894 4777 cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_PGTBL_NPAGES, val);
a4636960 4778
e6c28894
MC		 4779 val = (u32) ((u64) cp->kcq1.dma.pgtbl_map >> 32);
4780 cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_PGTBL_HADDR_HI, val);
a4636960 4781
e6c28894
MC		 4782 val = (u32) cp->kcq1.dma.pgtbl_map;
4783 cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_PGTBL_HADDR_LO, val);
a4636960
MC		 4784
4785 cp->int_num = 0;
4786 if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX) {
e6c28894 4787 struct status_block_msix *msblk = cp->status_blk.bnx2;
a4636960 4788 u32 sb_id = cp->status_blk_num;
d0549382 4789 u32 sb = BNX2_L2CTX_L5_STATUSB_NUM(sb_id);
a4636960 4790
e6c28894 4791 cp->kcq1.hw_prod_idx_ptr =
64699336
JP		 4792 &msblk->status_completion_producer_index;
4793 cp->kcq1.status_idx_ptr = &msblk->status_idx;
4794 cp->kwq_con_idx_ptr = &msblk->status_cmd_consumer_index;
a4636960 4795 cp->int_num = sb_id << BNX2_PCICFG_INT_ACK_CMD_INT_NUM_SHIFT;
e6c28894
MC		 4796 cnic_ctx_wr(dev, kwq_cid_addr, L5_KRNLQ_HOST_QIDX, sb);
4797 cnic_ctx_wr(dev, kcq_cid_addr, L5_KRNLQ_HOST_QIDX, sb);
a4636960
MC		 4798 }
4799
4800 /* Enable Commnad Scheduler notification when we write to the
4801 * host producer index of the kernel contexts. */
4802 CNIC_WR(dev, BNX2_MQ_KNL_CMD_MASK1, 2);
4803
4804 /* Enable Command Scheduler notification when we write to either
4805 * the Send Queue or Receive Queue producer indexes of the kernel
4806 * bypass contexts. */
4807 CNIC_WR(dev, BNX2_MQ_KNL_BYP_CMD_MASK1, 7);
4808 CNIC_WR(dev, BNX2_MQ_KNL_BYP_WRITE_MASK1, 7);
4809
4810 /* Notify COM when the driver post an application buffer. */
4811 CNIC_WR(dev, BNX2_MQ_KNL_RX_V2P_MASK2, 0x2000);
4812
4813 /* Set the CP and COM doorbells. These two processors polls the
4814 * doorbell for a non zero value before running. This must be done
4815 * after setting up the kernel queue contexts. */
4816 cnic_reg_wr_ind(dev, BNX2_CP_SCRATCH + 0x20, 1);
4817 cnic_reg_wr_ind(dev, BNX2_COM_SCRATCH + 0x20, 1);
4818
4819 cnic_init_bnx2_tx_ring(dev);
4820 cnic_init_bnx2_rx_ring(dev);
4821
4822 err = cnic_init_bnx2_irq(dev);
4823 if (err) {
ddf79b20 4824 netdev_err(dev->netdev, "cnic_init_irq failed\n");
a4636960
MC		 4825 cnic_reg_wr_ind(dev, BNX2_CP_SCRATCH + 0x20, 0);
4826 cnic_reg_wr_ind(dev, BNX2_COM_SCRATCH + 0x20, 0);
4827 return err;
4828 }
4829
ad9b4359
MC		 4830 ethdev->drv_state |= CNIC_DRV_STATE_HANDLES_IRQ;
4831
a4636960
MC		 4832 return 0;
4833}
4834
71034ba8
MC		 4835static void cnic_setup_bnx2x_context(struct cnic_dev *dev)
4836{
4837 struct cnic_local *cp = dev->cnic_priv;
4838 struct cnic_eth_dev *ethdev = cp->ethdev;
4839 u32 start_offset = ethdev->ctx_tbl_offset;
4840 int i;
4841
4842 for (i = 0; i < cp->ctx_blks; i++) {
4843 struct cnic_ctx *ctx = &cp->ctx_arr[i];
4844 dma_addr_t map = ctx->mapping;
4845
4846 if (cp->ctx_align) {
4847 unsigned long mask = cp->ctx_align - 1;
4848
4849 map = (map + mask) & ~mask;
4850 }
4851
4852 cnic_ctx_tbl_wr(dev, start_offset + i, map);
4853 }
4854}
4855
4856static int cnic_init_bnx2x_irq(struct cnic_dev *dev)
4857{
4858 struct cnic_local *cp = dev->cnic_priv;
4859 struct cnic_eth_dev *ethdev = cp->ethdev;
4860 int err = 0;
4861
164165da 4862 tasklet_init(&cp->cnic_irq_task, cnic_service_bnx2x_bh,
71034ba8 4863 (unsigned long) dev);
6e0dc643
MC		 4864 if (ethdev->drv_state & CNIC_DRV_STATE_USING_MSIX)
4865 err = cnic_request_irq(dev);
4866
71034ba8
MC		 4867 return err;
4868}
4869
523224a3
DK		 4870static inline void cnic_storm_memset_hc_disable(struct cnic_dev *dev,
4871 u16 sb_id, u8 sb_index,
4872 u8 disable)
4873{
68c64d20 4874 struct bnx2x *bp = netdev_priv(dev->netdev);
523224a3
DK		 4875
4876 u32 addr = BAR_CSTRORM_INTMEM +
4877 CSTORM_STATUS_BLOCK_DATA_OFFSET(sb_id) +
4878 offsetof(struct hc_status_block_data_e1x, index_data) +
4879 sizeof(struct hc_index_data)*sb_index +
4880 offsetof(struct hc_index_data, flags);
4881 u16 flags = CNIC_RD16(dev, addr);
4882 /* clear and set */
4883 flags &= ~HC_INDEX_DATA_HC_ENABLED;
4884 flags |= (((~disable) << HC_INDEX_DATA_HC_ENABLED_SHIFT) &
4885 HC_INDEX_DATA_HC_ENABLED);
4886 CNIC_WR16(dev, addr, flags);
4887}
4888
71034ba8
MC		 4889static void cnic_enable_bnx2x_int(struct cnic_dev *dev)
4890{
4891 struct cnic_local *cp = dev->cnic_priv;
68c64d20 4892 struct bnx2x *bp = netdev_priv(dev->netdev);
71034ba8 4893 u8 sb_id = cp->status_blk_num;
71034ba8
MC		 4894
4895 CNIC_WR8(dev, BAR_CSTRORM_INTMEM +
523224a3
DK		 4896 CSTORM_STATUS_BLOCK_DATA_OFFSET(sb_id) +
4897 offsetof(struct hc_status_block_data_e1x, index_data) +
4898 sizeof(struct hc_index_data)*HC_INDEX_ISCSI_EQ_CONS +
619c5cb6 4899 offsetof(struct hc_index_data, timeout), 64 / 4);
523224a3 4900 cnic_storm_memset_hc_disable(dev, sb_id, HC_INDEX_ISCSI_EQ_CONS, 0);
71034ba8
MC		 4901}
4902
4903static void cnic_disable_bnx2x_int_sync(struct cnic_dev *dev)
4904{
4905}
4906
523224a3
DK		 4907static void cnic_init_bnx2x_tx_ring(struct cnic_dev *dev,
4908 struct client_init_ramrod_data *data)
71034ba8
MC		 4909{
4910 struct cnic_local *cp = dev->cnic_priv;
104a43ed 4911 struct bnx2x *bp = netdev_priv(dev->netdev);
cd801536
MC		 4912 struct cnic_uio_dev *udev = cp->udev;
4913 union eth_tx_bd_types *txbd = (union eth_tx_bd_types *) udev->l2_ring;
4914 dma_addr_t buf_map, ring_map = udev->l2_ring_map;
523224a3 4915 struct host_sp_status_block *sb = cp->bnx2x_def_status_blk;
71034ba8 4916 int i;
5159fdc1 4917 u32 cli = cp->ethdev->iscsi_l2_client_id;
71034ba8
MC		 4918 u32 val;
4919
2bc4078e 4920 memset(txbd, 0, BNX2_PAGE_SIZE);
71034ba8 4921
cd801536 4922 buf_map = udev->l2_buf_map;
2bc4078e 4923 for (i = 0; i < BNX2_MAX_TX_DESC_CNT; i += 3, txbd += 3) {
71034ba8 4924 struct eth_tx_start_bd *start_bd = &txbd->start_bd;
96bed4b9
YM		 4925 struct eth_tx_parse_bd_e1x *pbd_e1x =
4926 &((txbd + 1)->parse_bd_e1x);
4927 struct eth_tx_parse_bd_e2 *pbd_e2 = &((txbd + 1)->parse_bd_e2);
71034ba8
MC		 4928 struct eth_tx_bd *reg_bd = &((txbd + 2)->reg_bd);
4929
4930 start_bd->addr_hi = cpu_to_le32((u64) buf_map >> 32);
4931 start_bd->addr_lo = cpu_to_le32(buf_map & 0xffffffff);
4932 reg_bd->addr_hi = start_bd->addr_hi;
4933 reg_bd->addr_lo = start_bd->addr_lo + 0x10;
4934 start_bd->nbytes = cpu_to_le16(0x10);
4935 start_bd->nbd = cpu_to_le16(3);
4936 start_bd->bd_flags.as_bitfield = ETH_TX_BD_FLAGS_START_BD;
96bed4b9 4937 start_bd->general_data &= ~ETH_TX_START_BD_PARSE_NBDS;
71034ba8
MC		 4938 start_bd->general_data |= (1 << ETH_TX_START_BD_HDR_NBDS_SHIFT);
4939
104a43ed 4940 if (BNX2X_CHIP_IS_E2_PLUS(bp))
96bed4b9 4941 pbd_e2->parsing_data = (UNICAST_ADDRESS <<
4ce45e02 4942 ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE_SHIFT);
96bed4b9 4943 else
4ce45e02 4944 pbd_e1x->global_data = (UNICAST_ADDRESS <<
96bed4b9 4945 ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE_SHIFT);
71034ba8 4946 }
71034ba8 4947
523224a3 4948 val = (u64) ring_map >> 32;
71034ba8
MC		 4949 txbd->next_bd.addr_hi = cpu_to_le32(val);
4950
523224a3 4951 data->tx.tx_bd_page_base.hi = cpu_to_le32(val);
71034ba8 4952
523224a3 4953 val = (u64) ring_map & 0xffffffff;
71034ba8
MC		 4954 txbd->next_bd.addr_lo = cpu_to_le32(val);
4955
523224a3 4956 data->tx.tx_bd_page_base.lo = cpu_to_le32(val);
71034ba8 4957
523224a3
DK		 4958 /* Other ramrod params */
4959 data->tx.tx_sb_index_number = HC_SP_INDEX_ETH_ISCSI_CQ_CONS;
4960 data->tx.tx_status_block_id = BNX2X_DEF_SB_ID;
71034ba8
MC		 4961
4962 /* reset xstorm per client statistics */
523224a3 4963 if (cli < MAX_STAT_COUNTER_ID) {
619c5cb6
VZ		 4964 data->general.statistics_zero_flg = 1;
4965 data->general.statistics_en_flg = 1;
4966 data->general.statistics_counter_id = cli;
6b2a541d 4967 }
71034ba8
MC		 4968
4969 cp->tx_cons_ptr =
523224a3 4970 &sb->sp_sb.index_values[HC_SP_INDEX_ETH_ISCSI_CQ_CONS];
71034ba8
MC		 4971}
4972
523224a3
DK		 4973static void cnic_init_bnx2x_rx_ring(struct cnic_dev *dev,
4974 struct client_init_ramrod_data *data)
71034ba8
MC		 4975{
4976 struct cnic_local *cp = dev->cnic_priv;
104a43ed 4977 struct bnx2x *bp = netdev_priv(dev->netdev);
cd801536
MC		 4978 struct cnic_uio_dev *udev = cp->udev;
4979 struct eth_rx_bd *rxbd = (struct eth_rx_bd *) (udev->l2_ring +
2bc4078e 4980 BNX2_PAGE_SIZE);
71034ba8 4981 struct eth_rx_cqe_next_page *rxcqe = (struct eth_rx_cqe_next_page *)
2bc4078e 4982 (udev->l2_ring + (2 * BNX2_PAGE_SIZE));
523224a3 4983 struct host_sp_status_block *sb = cp->bnx2x_def_status_blk;
71034ba8 4984 int i;
5159fdc1 4985 u32 cli = cp->ethdev->iscsi_l2_client_id;
104a43ed 4986 int cl_qzone_id = BNX2X_CL_QZONE_ID(bp, cli);
71034ba8 4987 u32 val;
cd801536 4988 dma_addr_t ring_map = udev->l2_ring_map;
523224a3
DK		 4989
4990 /* General data */
4991 data->general.client_id = cli;
523224a3
DK		 4992 data->general.activate_flg = 1;
4993 data->general.sp_client_id = cli;
619c5cb6 4994 data->general.mtu = cpu_to_le16(cp->l2_single_buf_size - 14);
a5b3c4ae 4995 data->general.func_id = bp->pfid;
71034ba8
MC		 4996
4997 for (i = 0; i < BNX2X_MAX_RX_DESC_CNT; i++, rxbd++) {
4998 dma_addr_t buf_map;
4999 int n = (i % cp->l2_rx_ring_size) + 1;
5000
cd801536 5001 buf_map = udev->l2_buf_map + (n * cp->l2_single_buf_size);
71034ba8
MC		 5002 rxbd->addr_hi = cpu_to_le32((u64) buf_map >> 32);
5003 rxbd->addr_lo = cpu_to_le32(buf_map & 0xffffffff);
5004 }
71034ba8 5005
2bc4078e 5006 val = (u64) (ring_map + BNX2_PAGE_SIZE) >> 32;
71034ba8 5007 rxbd->addr_hi = cpu_to_le32(val);
523224a3 5008 data->rx.bd_page_base.hi = cpu_to_le32(val);
71034ba8 5009
2bc4078e 5010 val = (u64) (ring_map + BNX2_PAGE_SIZE) & 0xffffffff;
71034ba8 5011 rxbd->addr_lo = cpu_to_le32(val);
523224a3 5012 data->rx.bd_page_base.lo = cpu_to_le32(val);
71034ba8
MC		 5013
5014 rxcqe += BNX2X_MAX_RCQ_DESC_CNT;
2bc4078e 5015 val = (u64) (ring_map + (2 * BNX2_PAGE_SIZE)) >> 32;
71034ba8 5016 rxcqe->addr_hi = cpu_to_le32(val);
523224a3 5017 data->rx.cqe_page_base.hi = cpu_to_le32(val);
71034ba8 5018
2bc4078e 5019 val = (u64) (ring_map + (2 * BNX2_PAGE_SIZE)) & 0xffffffff;
71034ba8 5020 rxcqe->addr_lo = cpu_to_le32(val);
523224a3 5021 data->rx.cqe_page_base.lo = cpu_to_le32(val);
71034ba8 5022
523224a3
DK		 5023 /* Other ramrod params */
5024 data->rx.client_qzone_id = cl_qzone_id;
5025 data->rx.rx_sb_index_number = HC_SP_INDEX_ETH_ISCSI_RX_CQ_CONS;
5026 data->rx.status_block_id = BNX2X_DEF_SB_ID;
71034ba8 5027
523224a3 5028 data->rx.cache_line_alignment_log_size = L1_CACHE_SHIFT;
71034ba8 5029
619c5cb6 5030 data->rx.max_bytes_on_bd = cpu_to_le16(cp->l2_single_buf_size);
523224a3 5031 data->rx.outer_vlan_removal_enable_flg = 1;
619c5cb6
VZ		 5032 data->rx.silent_vlan_removal_flg = 1;
5033 data->rx.silent_vlan_value = 0;
5034 data->rx.silent_vlan_mask = 0xffff;
71034ba8
MC		 5035
5036 cp->rx_cons_ptr =
523224a3 5037 &sb->sp_sb.index_values[HC_SP_INDEX_ETH_ISCSI_RX_CQ_CONS];
5159fdc1 5038 cp->rx_cons = *cp->rx_cons_ptr;
71034ba8
MC		 5039}
5040
e21ba414
MC		 5041static void cnic_init_bnx2x_kcq(struct cnic_dev *dev)
5042{
5043 struct cnic_local *cp = dev->cnic_priv;
68c64d20 5044 struct bnx2x *bp = netdev_priv(dev->netdev);
a5b3c4ae 5045 u32 pfid = bp->pfid;
e21ba414
MC		 5046
5047 cp->kcq1.io_addr = BAR_CSTRORM_INTMEM +
5048 CSTORM_ISCSI_EQ_PROD_OFFSET(pfid, 0);
5049 cp->kcq1.sw_prod_idx = 0;
5050
104a43ed 5051 if (BNX2X_CHIP_IS_E2_PLUS(bp)) {
e21ba414
MC		 5052 struct host_hc_status_block_e2 *sb = cp->status_blk.gen;
5053
5054 cp->kcq1.hw_prod_idx_ptr =
5055 &sb->sb.index_values[HC_INDEX_ISCSI_EQ_CONS];
5056 cp->kcq1.status_idx_ptr =
5057 &sb->sb.running_index[SM_RX_ID];
5058 } else {
5059 struct host_hc_status_block_e1x *sb = cp->status_blk.gen;
5060
5061 cp->kcq1.hw_prod_idx_ptr =
5062 &sb->sb.index_values[HC_INDEX_ISCSI_EQ_CONS];
5063 cp->kcq1.status_idx_ptr =
5064 &sb->sb.running_index[SM_RX_ID];
5065 }
5066
104a43ed 5067 if (BNX2X_CHIP_IS_E2_PLUS(bp)) {
e21ba414
MC		 5068 struct host_hc_status_block_e2 *sb = cp->status_blk.gen;
5069
5070 cp->kcq2.io_addr = BAR_USTRORM_INTMEM +
5071 USTORM_FCOE_EQ_PROD_OFFSET(pfid);
5072 cp->kcq2.sw_prod_idx = 0;
5073 cp->kcq2.hw_prod_idx_ptr =
5074 &sb->sb.index_values[HC_INDEX_FCOE_EQ_CONS];
5075 cp->kcq2.status_idx_ptr =
5076 &sb->sb.running_index[SM_RX_ID];
5077 }
5078}
5079
71034ba8
MC		 5080static int cnic_start_bnx2x_hw(struct cnic_dev *dev)
5081{
5082 struct cnic_local *cp = dev->cnic_priv;
68c64d20 5083 struct bnx2x *bp = netdev_priv(dev->netdev);
523224a3 5084 struct cnic_eth_dev *ethdev = cp->ethdev;
68c64d20 5085 int func, ret;
1420398d 5086 u32 pfid;
71034ba8 5087
a9e0a4f2 5088 dev->stats_addr = ethdev->addr_drv_info_to_mcp;
68c64d20 5089 cp->func = bp->pf_num;
ee87a82a 5090
68c64d20 5091 func = CNIC_FUNC(cp);
a5b3c4ae 5092 pfid = bp->pfid;
1420398d 5093
71034ba8 5094 ret = cnic_init_id_tbl(&cp->cid_tbl, MAX_ISCSI_TBL_SZ,
11f23aa8 5095 cp->iscsi_start_cid, 0);
71034ba8
MC		 5096
5097 if (ret)
5098 return -ENOMEM;
5099
104a43ed 5100 if (BNX2X_CHIP_IS_E2_PLUS(bp)) {
dc219a2e 5101 ret = cnic_init_id_tbl(&cp->fcoe_cid_tbl, dev->max_fcoe_conn,
11f23aa8 5102 cp->fcoe_start_cid, 0);
e1928c86
MC		 5103
5104 if (ret)
5105 return -ENOMEM;
5106 }
5107
523224a3
DK		 5108 cp->bnx2x_igu_sb_id = ethdev->irq_arr[0].status_blk_num2;
5109
e21ba414 5110 cnic_init_bnx2x_kcq(dev);
71034ba8 5111
71034ba8 5112 /* Only 1 EQ */
e6c28894 5113 CNIC_WR16(dev, cp->kcq1.io_addr, MAX_KCQ_IDX);
71034ba8 5114 CNIC_WR(dev, BAR_CSTRORM_INTMEM +
1420398d 5115 CSTORM_ISCSI_EQ_CONS_OFFSET(pfid, 0), 0);
71034ba8 5116 CNIC_WR(dev, BAR_CSTRORM_INTMEM +
1420398d 5117 CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_OFFSET(pfid, 0),
e6c28894 5118 cp->kcq1.dma.pg_map_arr[1] & 0xffffffff);
71034ba8 5119 CNIC_WR(dev, BAR_CSTRORM_INTMEM +
1420398d 5120 CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_OFFSET(pfid, 0) + 4,
e6c28894 5121 (u64) cp->kcq1.dma.pg_map_arr[1] >> 32);
71034ba8 5122 CNIC_WR(dev, BAR_CSTRORM_INTMEM +
1420398d 5123 CSTORM_ISCSI_EQ_NEXT_EQE_ADDR_OFFSET(pfid, 0),
e6c28894 5124 cp->kcq1.dma.pg_map_arr[0] & 0xffffffff);
71034ba8 5125 CNIC_WR(dev, BAR_CSTRORM_INTMEM +
1420398d 5126 CSTORM_ISCSI_EQ_NEXT_EQE_ADDR_OFFSET(pfid, 0) + 4,
e6c28894 5127 (u64) cp->kcq1.dma.pg_map_arr[0] >> 32);
71034ba8 5128 CNIC_WR8(dev, BAR_CSTRORM_INTMEM +
1420398d 5129 CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_VALID_OFFSET(pfid, 0), 1);
71034ba8 5130 CNIC_WR16(dev, BAR_CSTRORM_INTMEM +
1420398d 5131 CSTORM_ISCSI_EQ_SB_NUM_OFFSET(pfid, 0), cp->status_blk_num);
71034ba8 5132 CNIC_WR8(dev, BAR_CSTRORM_INTMEM +
1420398d 5133 CSTORM_ISCSI_EQ_SB_INDEX_OFFSET(pfid, 0),
523224a3 5134 HC_INDEX_ISCSI_EQ_CONS);
71034ba8 5135
71034ba8 5136 CNIC_WR(dev, BAR_USTRORM_INTMEM +
1420398d 5137 USTORM_ISCSI_GLOBAL_BUF_PHYS_ADDR_OFFSET(pfid),
71034ba8
MC		 5138 cp->gbl_buf_info.pg_map_arr[0] & 0xffffffff);
5139 CNIC_WR(dev, BAR_USTRORM_INTMEM +
1420398d 5140 USTORM_ISCSI_GLOBAL_BUF_PHYS_ADDR_OFFSET(pfid) + 4,
71034ba8
MC		 5141 (u64) cp->gbl_buf_info.pg_map_arr[0] >> 32);
5142
523224a3
DK		 5143 CNIC_WR(dev, BAR_TSTRORM_INTMEM +
5144 TSTORM_ISCSI_TCP_LOCAL_ADV_WND_OFFSET(pfid), DEF_RCV_BUF);
5145
71034ba8
MC		 5146 cnic_setup_bnx2x_context(dev);
5147
71034ba8
MC		 5148 ret = cnic_init_bnx2x_irq(dev);
5149 if (ret)
5150 return ret;
5151
ad9b4359 5152 ethdev->drv_state |= CNIC_DRV_STATE_HANDLES_IRQ;
71034ba8
MC		 5153 return 0;
5154}
5155
86b53606
MC		 5156static void cnic_init_rings(struct cnic_dev *dev)
5157{
541a7810 5158 struct cnic_local *cp = dev->cnic_priv;
68c64d20 5159 struct bnx2x *bp = netdev_priv(dev->netdev);
cd801536 5160 struct cnic_uio_dev *udev = cp->udev;
541a7810
MC		 5161
5162 if (test_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags))
5163 return;
5164
86b53606
MC		 5165 if (test_bit(CNIC_F_BNX2_CLASS, &dev->flags)) {
5166 cnic_init_bnx2_tx_ring(dev);
5167 cnic_init_bnx2_rx_ring(dev);
541a7810 5168 set_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags);
71034ba8 5169 } else if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags)) {
5159fdc1
MC		 5170 u32 cli = cp->ethdev->iscsi_l2_client_id;
5171 u32 cid = cp->ethdev->iscsi_l2_cid;
68d7c1aa 5172 u32 cl_qzone_id;
523224a3 5173 struct client_init_ramrod_data *data;
71034ba8
MC		 5174 union l5cm_specific_data l5_data;
5175 struct ustorm_eth_rx_producers rx_prods = {0};
e1dd883c 5176 u32 off, i, *cid_ptr;
71034ba8
MC		 5177
5178 rx_prods.bd_prod = 0;
5179 rx_prods.cqe_prod = BNX2X_MAX_RCQ_DESC_CNT;
5180 barrier();
5181
104a43ed 5182 cl_qzone_id = BNX2X_CL_QZONE_ID(bp, cli);
523224a3 5183
c7596b79 5184 off = BAR_USTRORM_INTMEM +
104a43ed 5185 (BNX2X_CHIP_IS_E2_PLUS(bp) ?
ee87a82a 5186 USTORM_RX_PRODS_E2_OFFSET(cl_qzone_id) :
5bf945a8 5187 USTORM_RX_PRODS_E1X_OFFSET(BP_PORT(bp), cli));
71034ba8
MC		 5188
5189 for (i = 0; i < sizeof(struct ustorm_eth_rx_producers) / 4; i++)
c7596b79 5190 CNIC_WR(dev, off + i * 4, ((u32 *) &rx_prods)[i]);
71034ba8 5191
48f753d2
MC		 5192 set_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags);
5193
cd801536 5194 data = udev->l2_buf;
e1dd883c 5195 cid_ptr = udev->l2_buf + 12;
523224a3
DK		 5196
5197 memset(data, 0, sizeof(*data));
5198
5199 cnic_init_bnx2x_tx_ring(dev, data);
5200 cnic_init_bnx2x_rx_ring(dev, data);
5201
cd801536
MC		 5202 l5_data.phy_address.lo = udev->l2_buf_map & 0xffffffff;
5203 l5_data.phy_address.hi = (u64) udev->l2_buf_map >> 32;
523224a3 5204
541a7810
MC		 5205 set_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags);
5206
71034ba8 5207 cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_ETH_CLIENT_SETUP,
68d7c1aa 5208 cid, ETH_CONNECTION_TYPE, &l5_data);
523224a3 5209
48f753d2
MC		 5210 i = 0;
5211 while (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags) &&
5212 ++i < 10)
5213 msleep(1);
5214
5215 if (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags))
5216 netdev_err(dev->netdev,
5217 "iSCSI CLIENT_SETUP did not complete\n");
c2bff63f 5218 cnic_spq_completion(dev, DRV_CTL_RET_L2_SPQ_CREDIT_CMD, 1);
5159fdc1 5219 cnic_ring_ctl(dev, cid, cli, 1);
f78afb35
MC		 5220 *cid_ptr = cid >> 4;
5221 *(cid_ptr + 1) = cid * bp->db_size;
86b53606
MC		 5222 }
5223}
5224
5225static void cnic_shutdown_rings(struct cnic_dev *dev)
5226{
541a7810 5227 struct cnic_local *cp = dev->cnic_priv;
e1dd883c
MC		 5228 struct cnic_uio_dev *udev = cp->udev;
5229 void *rx_ring;
541a7810
MC		 5230
5231 if (!test_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags))
5232 return;
5233
86b53606
MC		 5234 if (test_bit(CNIC_F_BNX2_CLASS, &dev->flags)) {
5235 cnic_shutdown_bnx2_rx_ring(dev);
71034ba8 5236 } else if (test_bit(CNIC_F_BNX2X_CLASS, &dev->flags)) {
5159fdc1
MC		 5237 u32 cli = cp->ethdev->iscsi_l2_client_id;
5238 u32 cid = cp->ethdev->iscsi_l2_cid;
8b065b67 5239 union l5cm_specific_data l5_data;
48f753d2 5240 int i;
71034ba8 5241
5159fdc1 5242 cnic_ring_ctl(dev, cid, cli, 0);
8b065b67 5243
48f753d2
MC		 5244 set_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags);
5245
8b065b67
MC		 5246 l5_data.phy_address.lo = cli;
5247 l5_data.phy_address.hi = 0;
5248 cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_ETH_HALT,
5159fdc1 5249 cid, ETH_CONNECTION_TYPE, &l5_data);
48f753d2
MC		 5250 i = 0;
5251 while (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags) &&
5252 ++i < 10)
5253 msleep(1);
5254
5255 if (test_bit(CNIC_LCL_FL_L2_WAIT, &cp->cnic_local_flags))
5256 netdev_err(dev->netdev,
5257 "iSCSI CLIENT_HALT did not complete\n");
c2bff63f 5258 cnic_spq_completion(dev, DRV_CTL_RET_L2_SPQ_CREDIT_CMD, 1);
1bcdc32c
MC		 5259
5260 memset(&l5_data, 0, sizeof(l5_data));
523224a3 5261 cnic_submit_kwqe_16(dev, RAMROD_CMD_ID_COMMON_CFC_DEL,
68d7c1aa 5262 cid, NONE_CONNECTION_TYPE, &l5_data);
1bcdc32c 5263 msleep(10);
86b53606 5264 }
541a7810 5265 clear_bit(CNIC_LCL_FL_RINGS_INITED, &cp->cnic_local_flags);
2bc4078e
MC		 5266 rx_ring = udev->l2_ring + BNX2_PAGE_SIZE;
5267 memset(rx_ring, 0, BNX2_PAGE_SIZE);
86b53606
MC		 5268}
5269
a3059b12 5270static int cnic_register_netdev(struct cnic_dev *dev)
a4636960
MC		 5271{
5272 struct cnic_local *cp = dev->cnic_priv;
5273 struct cnic_eth_dev *ethdev = cp->ethdev;
5274 int err;
5275
a3059b12
MC		 5276 if (!ethdev)
5277 return -ENODEV;
5278
5279 if (ethdev->drv_state & CNIC_DRV_STATE_REGD)
5280 return 0;
a4636960
MC		 5281
5282 err = ethdev->drv_register_cnic(dev->netdev, cp->cnic_ops, dev);
a3059b12 5283 if (err)
ddf79b20 5284 netdev_err(dev->netdev, "register_cnic failed\n");
a3059b12 5285
9e9402eb
MC		 5286 /* Read iSCSI config again. On some bnx2x device, iSCSI config
5287 * can change after firmware is downloaded.
5288 */
5289 dev->max_iscsi_conn = ethdev->max_iscsi_conn;
5290 if (ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI)
5291 dev->max_iscsi_conn = 0;
5292
a3059b12
MC		 5293 return err;
5294}
5295
5296static void cnic_unregister_netdev(struct cnic_dev *dev)
5297{
5298 struct cnic_local *cp = dev->cnic_priv;
5299 struct cnic_eth_dev *ethdev = cp->ethdev;
5300
5301 if (!ethdev)
5302 return;
5303
5304 ethdev->drv_unregister_cnic(dev->netdev);
5305}
5306
5307static int cnic_start_hw(struct cnic_dev *dev)
5308{
5309 struct cnic_local *cp = dev->cnic_priv;
5310 struct cnic_eth_dev *ethdev = cp->ethdev;
5311 int err;
5312
5313 if (test_bit(CNIC_F_CNIC_UP, &dev->flags))
5314 return -EALREADY;
a4636960
MC		 5315
5316 dev->regview = ethdev->io_base;
a4636960
MC		 5317 pci_dev_get(dev->pcidev);
5318 cp->func = PCI_FUNC(dev->pcidev->devfn);
a4dde3ab 5319 cp->status_blk.gen = ethdev->irq_arr[0].status_blk;
a4636960
MC		 5320 cp->status_blk_num = ethdev->irq_arr[0].status_blk_num;
5321
5322 err = cp->alloc_resc(dev);
5323 if (err) {
ddf79b20 5324 netdev_err(dev->netdev, "allocate resource failure\n");
a4636960
MC		 5325 goto err1;
5326 }
5327
5328 err = cp->start_hw(dev);
5329 if (err)
5330 goto err1;
5331
5332 err = cnic_cm_open(dev);
5333 if (err)
5334 goto err1;
5335
5336 set_bit(CNIC_F_CNIC_UP, &dev->flags);
5337
5338 cp->enable_int(dev);
5339
5340 return 0;
5341
5342err1:
a4636960
MC		 5343 cp->free_resc(dev);
5344 pci_dev_put(dev->pcidev);
a4636960
MC		 5345 return err;
5346}
5347
5348static void cnic_stop_bnx2_hw(struct cnic_dev *dev)
5349{
a4636960
MC		 5350 cnic_disable_bnx2_int_sync(dev);
5351
5352 cnic_reg_wr_ind(dev, BNX2_CP_SCRATCH + 0x20, 0);
5353 cnic_reg_wr_ind(dev, BNX2_COM_SCRATCH + 0x20, 0);
5354
5355 cnic_init_context(dev, KWQ_CID);
5356 cnic_init_context(dev, KCQ_CID);
5357
5358 cnic_setup_5709_context(dev, 0);
5359 cnic_free_irq(dev);
5360
a4636960
MC		 5361 cnic_free_resc(dev);
5362}
5363
71034ba8
MC		 5364
5365static void cnic_stop_bnx2x_hw(struct cnic_dev *dev)
5366{
5367 struct cnic_local *cp = dev->cnic_priv;
68c64d20 5368 struct bnx2x *bp = netdev_priv(dev->netdev);
caa9e931
MC		 5369 u32 hc_index = HC_INDEX_ISCSI_EQ_CONS;
5370 u32 sb_id = cp->status_blk_num;
5371 u32 idx_off, syn_off;
71034ba8
MC		 5372
5373 cnic_free_irq(dev);
caa9e931 5374
104a43ed 5375 if (BNX2X_CHIP_IS_E2_PLUS(bp)) {
caa9e931
MC		 5376 idx_off = offsetof(struct hc_status_block_e2, index_values) +
5377 (hc_index * sizeof(u16));
5378
5379 syn_off = CSTORM_HC_SYNC_LINE_INDEX_E2_OFFSET(hc_index, sb_id);
5380 } else {
5381 idx_off = offsetof(struct hc_status_block_e1x, index_values) +
5382 (hc_index * sizeof(u16));
5383
5384 syn_off = CSTORM_HC_SYNC_LINE_INDEX_E1X_OFFSET(hc_index, sb_id);
5385 }
5386 CNIC_WR16(dev, BAR_CSTRORM_INTMEM + syn_off, 0);
5387 CNIC_WR16(dev, BAR_CSTRORM_INTMEM + CSTORM_STATUS_BLOCK_OFFSET(sb_id) +
5388 idx_off, 0);
5389
523224a3 5390 *cp->kcq1.hw_prod_idx_ptr = 0;
4e9c4fd3 5391 CNIC_WR(dev, BAR_CSTRORM_INTMEM +
a5b3c4ae 5392 CSTORM_ISCSI_EQ_CONS_OFFSET(bp->pfid, 0), 0);
e6c28894 5393 CNIC_WR16(dev, cp->kcq1.io_addr, 0);
71034ba8
MC		 5394 cnic_free_resc(dev);
5395}
5396
a4636960
MC		 5397static void cnic_stop_hw(struct cnic_dev *dev)
5398{
5399 if (test_bit(CNIC_F_CNIC_UP, &dev->flags)) {
5400 struct cnic_local *cp = dev->cnic_priv;
48f753d2 5401 int i = 0;
a4636960 5402
48f753d2
MC		 5403 /* Need to wait for the ring shutdown event to complete
5404 * before clearing the CNIC_UP flag.
5405 */
82346a7b 5406 while (cp->udev && cp->udev->uio_dev != -1 && i < 15) {
48f753d2
MC		 5407 msleep(100);
5408 i++;
5409 }
a3ceeeb8 5410 cnic_shutdown_rings(dev);
a2028b23 5411 cp->stop_cm(dev);
ad9b4359 5412 cp->ethdev->drv_state &= ~CNIC_DRV_STATE_HANDLES_IRQ;
a4636960 5413 clear_bit(CNIC_F_CNIC_UP, &dev->flags);
2cfa5a04 5414 RCU_INIT_POINTER(cp->ulp_ops[CNIC_ULP_L4], NULL);
a4636960
MC		 5415 synchronize_rcu();
5416 cnic_cm_shutdown(dev);
5417 cp->stop_hw(dev);
5418 pci_dev_put(dev->pcidev);
5419 }
5420}
5421
5422static void cnic_free_dev(struct cnic_dev *dev)
5423{
5424 int i = 0;
5425
5426 while ((atomic_read(&dev->ref_count) != 0) && i < 10) {
5427 msleep(100);
5428 i++;
5429 }
5430 if (atomic_read(&dev->ref_count) != 0)
ddf79b20 5431 netdev_err(dev->netdev, "Failed waiting for ref count to go to zero\n");
a4636960 5432
ddf79b20 5433 netdev_info(dev->netdev, "Removed CNIC device\n");
a4636960
MC		 5434 dev_put(dev->netdev);
5435 kfree(dev);
5436}
5437
5438static struct cnic_dev *cnic_alloc_dev(struct net_device *dev,
5439 struct pci_dev *pdev)
5440{
5441 struct cnic_dev *cdev;
5442 struct cnic_local *cp;
5443 int alloc_size;
5444
5445 alloc_size = sizeof(struct cnic_dev) + sizeof(struct cnic_local);
5446
b2adaca9
JP		 5447 cdev = kzalloc(alloc_size, GFP_KERNEL);
5448 if (cdev == NULL)
a4636960 5449 return NULL;
a4636960
MC		 5450
5451 cdev->netdev = dev;
5452 cdev->cnic_priv = (char *)cdev + sizeof(struct cnic_dev);
5453 cdev->register_device = cnic_register_device;
5454 cdev->unregister_device = cnic_unregister_device;
5455 cdev->iscsi_nl_msg_recv = cnic_iscsi_nl_msg_recv;
5456
5457 cp = cdev->cnic_priv;
5458 cp->dev = cdev;
a4636960
MC		 5459 cp->l2_single_buf_size = 0x400;
5460 cp->l2_rx_ring_size = 3;
5461
5462 spin_lock_init(&cp->cnic_ulp_lock);
5463
ddf79b20 5464 netdev_info(dev, "Added CNIC device\n");
a4636960
MC		 5465
5466 return cdev;
5467}
5468
5469static struct cnic_dev *init_bnx2_cnic(struct net_device *dev)
5470{
5471 struct pci_dev *pdev;
5472 struct cnic_dev *cdev;
5473 struct cnic_local *cp;
4bd9b0ff 5474 struct bnx2 *bp = netdev_priv(dev);
a4636960 5475 struct cnic_eth_dev *ethdev = NULL;
a4636960 5476
4bd9b0ff
MC		 5477 if (bp->cnic_probe)
5478 ethdev = (bp->cnic_probe)(dev);
5479
a4636960
MC		 5480 if (!ethdev)
5481 return NULL;
5482
5483 pdev = ethdev->pdev;
5484 if (!pdev)
5485 return NULL;
5486
5487 dev_hold(dev);
5488 pci_dev_get(pdev);
ff938e43
SS		 5489 if ((pdev->device == PCI_DEVICE_ID_NX2_5709 ||
5490 pdev->device == PCI_DEVICE_ID_NX2_5709S) &&
5491 (pdev->revision < 0x10)) {
5492 pci_dev_put(pdev);
5493 goto cnic_err;
a4636960
MC		 5494 }
5495 pci_dev_put(pdev);
5496
5497 cdev = cnic_alloc_dev(dev, pdev);
5498 if (cdev == NULL)
5499 goto cnic_err;
5500
5501 set_bit(CNIC_F_BNX2_CLASS, &cdev->flags);
5502 cdev->submit_kwqes = cnic_submit_bnx2_kwqes;
5503
5504 cp = cdev->cnic_priv;
5505 cp->ethdev = ethdev;
5506 cdev->pcidev = pdev;
ee87a82a 5507 cp->chip_id = ethdev->chip_id;
a4636960 5508
7625eb2f
MC		 5509 cdev->max_iscsi_conn = ethdev->max_iscsi_conn;
5510
a4636960
MC		 5511 cp->cnic_ops = &cnic_bnx2_ops;
5512 cp->start_hw = cnic_start_bnx2_hw;
5513 cp->stop_hw = cnic_stop_bnx2_hw;
5514 cp->setup_pgtbl = cnic_setup_page_tbl;
5515 cp->alloc_resc = cnic_alloc_bnx2_resc;
5516 cp->free_resc = cnic_free_resc;
5517 cp->start_cm = cnic_cm_init_bnx2_hw;
5518 cp->stop_cm = cnic_cm_stop_bnx2_hw;
5519 cp->enable_int = cnic_enable_bnx2_int;
5520 cp->disable_int_sync = cnic_disable_bnx2_int_sync;
5521 cp->close_conn = cnic_close_bnx2_conn;
a4636960
MC		 5522 return cdev;
5523
5524cnic_err:
5525 dev_put(dev);
5526 return NULL;
5527}
5528
71034ba8
MC		 5529static struct cnic_dev *init_bnx2x_cnic(struct net_device *dev)
5530{
5531 struct pci_dev *pdev;
5532 struct cnic_dev *cdev;
5533 struct cnic_local *cp;
4bd9b0ff 5534 struct bnx2x *bp = netdev_priv(dev);
71034ba8 5535 struct cnic_eth_dev *ethdev = NULL;
71034ba8 5536
4bd9b0ff
MC		 5537 if (bp->cnic_probe)
5538 ethdev = bp->cnic_probe(dev);
5539
71034ba8
MC		 5540 if (!ethdev)
5541 return NULL;
5542
5543 pdev = ethdev->pdev;
5544 if (!pdev)
5545 return NULL;
5546
5547 dev_hold(dev);
5548 cdev = cnic_alloc_dev(dev, pdev);
5549 if (cdev == NULL) {
5550 dev_put(dev);
5551 return NULL;
5552 }
5553
5554 set_bit(CNIC_F_BNX2X_CLASS, &cdev->flags);
5555 cdev->submit_kwqes = cnic_submit_bnx2x_kwqes;
5556
5557 cp = cdev->cnic_priv;
5558 cp->ethdev = ethdev;
5559 cdev->pcidev = pdev;
ee87a82a 5560 cp->chip_id = ethdev->chip_id;
71034ba8 5561
1d187b34
BW		 5562 cdev->stats_addr = ethdev->addr_drv_info_to_mcp;
5563
2ba45142
VZ		 5564 if (!(ethdev->drv_state & CNIC_DRV_STATE_NO_ISCSI))
5565 cdev->max_iscsi_conn = ethdev->max_iscsi_conn;
104a43ed 5566 if (CNIC_SUPPORTS_FCOE(bp)) {
2ba45142 5567 cdev->max_fcoe_conn = ethdev->max_fcoe_conn;
0eb43b4b
BPG		 5568 cdev->max_fcoe_exchanges = ethdev->max_fcoe_exchanges;
5569 }
2ba45142 5570
dc219a2e
MC		 5571 if (cdev->max_fcoe_conn > BNX2X_FCOE_NUM_CONNECTIONS)
5572 cdev->max_fcoe_conn = BNX2X_FCOE_NUM_CONNECTIONS;
5573
2ba45142
VZ		 5574 memcpy(cdev->mac_addr, ethdev->iscsi_mac, 6);
5575
71034ba8
MC		 5576 cp->cnic_ops = &cnic_bnx2x_ops;
5577 cp->start_hw = cnic_start_bnx2x_hw;
5578 cp->stop_hw = cnic_stop_bnx2x_hw;
5579 cp->setup_pgtbl = cnic_setup_page_tbl_le;
5580 cp->alloc_resc = cnic_alloc_bnx2x_resc;
5581 cp->free_resc = cnic_free_resc;
5582 cp->start_cm = cnic_cm_init_bnx2x_hw;
5583 cp->stop_cm = cnic_cm_stop_bnx2x_hw;
5584 cp->enable_int = cnic_enable_bnx2x_int;
5585 cp->disable_int_sync = cnic_disable_bnx2x_int_sync;
104a43ed 5586 if (BNX2X_CHIP_IS_E2_PLUS(bp)) {
ee87a82a 5587 cp->ack_int = cnic_ack_bnx2x_e2_msix;
8cc0e028
MC		 5588 cp->arm_int = cnic_arm_bnx2x_e2_msix;
5589 } else {
ee87a82a 5590 cp->ack_int = cnic_ack_bnx2x_msix;
8cc0e028
MC		 5591 cp->arm_int = cnic_arm_bnx2x_msix;
5592 }
71034ba8 5593 cp->close_conn = cnic_close_bnx2x_conn;
71034ba8
MC		 5594 return cdev;
5595}
5596
a4636960
MC		 5597static struct cnic_dev *is_cnic_dev(struct net_device *dev)
5598{
5599 struct ethtool_drvinfo drvinfo;
5600 struct cnic_dev *cdev = NULL;
5601
5602 if (dev->ethtool_ops && dev->ethtool_ops->get_drvinfo) {
5603 memset(&drvinfo, 0, sizeof(drvinfo));
5604 dev->ethtool_ops->get_drvinfo(dev, &drvinfo);
5605
5606 if (!strcmp(drvinfo.driver, "bnx2"))
5607 cdev = init_bnx2_cnic(dev);
71034ba8
MC		 5608 if (!strcmp(drvinfo.driver, "bnx2x"))
5609 cdev = init_bnx2x_cnic(dev);
a4636960
MC		 5610 if (cdev) {
5611 write_lock(&cnic_dev_lock);
5612 list_add(&cdev->list, &cnic_dev_list);
5613 write_unlock(&cnic_dev_lock);
5614 }
5615 }
5616 return cdev;
5617}
5618
415199f2
MC		 5619static void cnic_rcv_netevent(struct cnic_local *cp, unsigned long event,
5620 u16 vlan_id)
5621{
5622 int if_type;
5623
5624 rcu_read_lock();
5625 for (if_type = 0; if_type < MAX_CNIC_ULP_TYPE; if_type++) {
5626 struct cnic_ulp_ops *ulp_ops;
5627 void *ctx;
5628
5629 ulp_ops = rcu_dereference(cp->ulp_ops[if_type]);
5630 if (!ulp_ops || !ulp_ops->indicate_netevent)
5631 continue;
5632
5633 ctx = cp->ulp_handle[if_type];
5634
5635 ulp_ops->indicate_netevent(ctx, event, vlan_id);
5636 }
5637 rcu_read_unlock();
5638}
5639
1aa8b471 5640/* netdev event handler */
a4636960
MC		 5641static int cnic_netdev_event(struct notifier_block *this, unsigned long event,
5642 void *ptr)
5643{
351638e7 5644 struct net_device *netdev = netdev_notifier_info_to_dev(ptr);
a4636960 5645 struct cnic_dev *dev;
a4636960
MC		 5646 int new_dev = 0;
5647
5648 dev = cnic_from_netdev(netdev);
5649
415fb87d 5650 if (!dev && event == NETDEV_REGISTER) {
a4636960
MC		 5651 /* Check for the hot-plug device */
5652 dev = is_cnic_dev(netdev);
5653 if (dev) {
5654 new_dev = 1;
5655 cnic_hold(dev);
5656 }
5657 }
5658 if (dev) {
5659 struct cnic_local *cp = dev->cnic_priv;
5660
5661 if (new_dev)
5662 cnic_ulp_init(dev);
5663 else if (event == NETDEV_UNREGISTER)
5664 cnic_ulp_exit(dev);
6053bbf7 5665
415fb87d 5666 if (event == NETDEV_UP) {
a3059b12
MC		 5667 if (cnic_register_netdev(dev) != 0) {
5668 cnic_put(dev);
5669 goto done;
5670 }
a4636960
MC		 5671 if (!cnic_start_hw(dev))
5672 cnic_ulp_start(dev);
a4636960
MC		 5673 }
5674
415199f2 5675 cnic_rcv_netevent(cp, event, 0);
a4636960
MC		 5676
5677 if (event == NETDEV_GOING_DOWN) {
a4636960
MC		 5678 cnic_ulp_stop(dev);
5679 cnic_stop_hw(dev);
a3059b12 5680 cnic_unregister_netdev(dev);
a4636960
MC		 5681 } else if (event == NETDEV_UNREGISTER) {
5682 write_lock(&cnic_dev_lock);
5683 list_del_init(&dev->list);
5684 write_unlock(&cnic_dev_lock);
5685
5686 cnic_put(dev);
5687 cnic_free_dev(dev);
5688 goto done;
5689 }
5690 cnic_put(dev);
415199f2
MC		 5691 } else {
5692 struct net_device *realdev;
5693 u16 vid;
5694
5695 vid = cnic_get_vlan(netdev, &realdev);
5696 if (realdev) {
5697 dev = cnic_from_netdev(realdev);
5698 if (dev) {
5699 vid |= VLAN_TAG_PRESENT;
5700 cnic_rcv_netevent(dev->cnic_priv, event, vid);
5701 cnic_put(dev);
5702 }
5703 }
a4636960
MC		 5704 }
5705done:
5706 return NOTIFY_DONE;
5707}
5708
5709static struct notifier_block cnic_netdev_notifier = {
5710 .notifier_call = cnic_netdev_event
5711};
5712
5713static void cnic_release(void)
5714{
a3ceeeb8 5715 struct cnic_uio_dev *udev;
a4636960 5716
a3ceeeb8
MC		 5717 while (!list_empty(&cnic_udev_list)) {
5718 udev = list_entry(cnic_udev_list.next, struct cnic_uio_dev,
5719 list);
5720 cnic_free_uio(udev);
5721 }
a4636960
MC		 5722}
5723
5724static int __init cnic_init(void)
5725{
5726 int rc = 0;
5727
ddf79b20 5728 pr_info("%s", version);
a4636960
MC		 5729
5730 rc = register_netdevice_notifier(&cnic_netdev_notifier);
5731 if (rc) {
5732 cnic_release();
5733 return rc;
5734 }
5735
fdf24086
MC		 5736 cnic_wq = create_singlethread_workqueue("cnic_wq");
5737 if (!cnic_wq) {
5738 cnic_release();
5739 unregister_netdevice_notifier(&cnic_netdev_notifier);
5740 return -ENOMEM;
5741 }
5742
a4636960
MC		 5743 return 0;
5744}
5745
5746static void __exit cnic_exit(void)
5747{
5748 unregister_netdevice_notifier(&cnic_netdev_notifier);
5749 cnic_release();
fdf24086 5750 destroy_workqueue(cnic_wq);
a4636960
MC		 5751}
5752
5753module_init(cnic_init);
5754module_exit(cnic_exit);
Ubuntu Artful kernel mirror