]>
Commit | Line | Data |
---|---|---|
6b7c5b94 | 1 | /* |
c7bb15a6 | 2 | * Copyright (C) 2005 - 2013 Emulex |
6b7c5b94 SP |
3 | * All rights reserved. |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License version 2 | |
7 | * as published by the Free Software Foundation. The full GNU General | |
8 | * Public License is included in this distribution in the file called COPYING. | |
9 | * | |
10 | * Contact Information: | |
d2145cde | 11 | * linux-drivers@emulex.com |
6b7c5b94 | 12 | * |
d2145cde AK |
13 | * Emulex |
14 | * 3333 Susan Street | |
15 | * Costa Mesa, CA 92626 | |
6b7c5b94 SP |
16 | */ |
17 | ||
18 | #ifndef BE_H | |
19 | #define BE_H | |
20 | ||
21 | #include <linux/pci.h> | |
22 | #include <linux/etherdevice.h> | |
6b7c5b94 SP |
23 | #include <linux/delay.h> |
24 | #include <net/tcp.h> | |
25 | #include <net/ip.h> | |
26 | #include <net/ipv6.h> | |
27 | #include <linux/if_vlan.h> | |
28 | #include <linux/workqueue.h> | |
29 | #include <linux/interrupt.h> | |
84517482 | 30 | #include <linux/firmware.h> |
5a0e3ad6 | 31 | #include <linux/slab.h> |
ab1594e9 | 32 | #include <linux/u64_stats_sync.h> |
6b7c5b94 SP |
33 | |
34 | #include "be_hw.h" | |
045508a8 | 35 | #include "be_roce.h" |
6b7c5b94 | 36 | |
b68656b2 | 37 | #define DRV_VER "4.9.224.0u" |
6b7c5b94 | 38 | #define DRV_NAME "be2net" |
00d3d51e SB |
39 | #define BE_NAME "Emulex BladeEngine2" |
40 | #define BE3_NAME "Emulex BladeEngine3" | |
41 | #define OC_NAME "Emulex OneConnect" | |
fe6d2a38 SP |
42 | #define OC_NAME_BE OC_NAME "(be3)" |
43 | #define OC_NAME_LANCER OC_NAME "(Lancer)" | |
ecedb6ae | 44 | #define OC_NAME_SH OC_NAME "(Skyhawk)" |
f3effb45 | 45 | #define DRV_DESC "Emulex OneConnect NIC Driver" |
6b7c5b94 | 46 | |
c4ca2374 | 47 | #define BE_VENDOR_ID 0x19a2 |
fe6d2a38 | 48 | #define EMULEX_VENDOR_ID 0x10df |
c4ca2374 | 49 | #define BE_DEVICE_ID1 0x211 |
12d7ea2c | 50 | #define BE_DEVICE_ID2 0x221 |
fe6d2a38 SP |
51 | #define OC_DEVICE_ID1 0x700 /* Device Id for BE2 cards */ |
52 | #define OC_DEVICE_ID2 0x710 /* Device Id for BE3 cards */ | |
53 | #define OC_DEVICE_ID3 0xe220 /* Device id for Lancer cards */ | |
12f4d0a8 | 54 | #define OC_DEVICE_ID4 0xe228 /* Device id for VF in Lancer */ |
ecedb6ae | 55 | #define OC_DEVICE_ID5 0x720 /* Device Id for Skyhawk cards */ |
76b73530 | 56 | #define OC_DEVICE_ID6 0x728 /* Device id for VF in SkyHawk */ |
4762f6ce AK |
57 | #define OC_SUBSYS_DEVICE_ID1 0xE602 |
58 | #define OC_SUBSYS_DEVICE_ID2 0xE642 | |
59 | #define OC_SUBSYS_DEVICE_ID3 0xE612 | |
60 | #define OC_SUBSYS_DEVICE_ID4 0xE652 | |
c4ca2374 AK |
61 | |
62 | static inline char *nic_name(struct pci_dev *pdev) | |
63 | { | |
12d7ea2c AK |
64 | switch (pdev->device) { |
65 | case OC_DEVICE_ID1: | |
c4ca2374 | 66 | return OC_NAME; |
e254f6ec | 67 | case OC_DEVICE_ID2: |
fe6d2a38 SP |
68 | return OC_NAME_BE; |
69 | case OC_DEVICE_ID3: | |
12f4d0a8 | 70 | case OC_DEVICE_ID4: |
fe6d2a38 | 71 | return OC_NAME_LANCER; |
12d7ea2c AK |
72 | case BE_DEVICE_ID2: |
73 | return BE3_NAME; | |
ecedb6ae | 74 | case OC_DEVICE_ID5: |
76b73530 | 75 | case OC_DEVICE_ID6: |
ecedb6ae | 76 | return OC_NAME_SH; |
12d7ea2c | 77 | default: |
c4ca2374 | 78 | return BE_NAME; |
12d7ea2c | 79 | } |
c4ca2374 AK |
80 | } |
81 | ||
6b7c5b94 | 82 | /* Number of bytes of an RX frame that are copied to skb->data */ |
2e588f84 | 83 | #define BE_HDR_LEN ((u16) 64) |
bb349bb4 ED |
84 | /* allocate extra space to allow tunneling decapsulation without head reallocation */ |
85 | #define BE_RX_SKB_ALLOC_SIZE (BE_HDR_LEN + 64) | |
86 | ||
6b7c5b94 SP |
87 | #define BE_MAX_JUMBO_FRAME_SIZE 9018 |
88 | #define BE_MIN_MTU 256 | |
89 | ||
90 | #define BE_NUM_VLANS_SUPPORTED 64 | |
1aa9673c | 91 | #define BE_UMC_NUM_VLANS_SUPPORTED 15 |
2632bafd | 92 | #define BE_MAX_EQD 128u |
6b7c5b94 SP |
93 | #define BE_MAX_TX_FRAG_COUNT 30 |
94 | ||
95 | #define EVNT_Q_LEN 1024 | |
96 | #define TX_Q_LEN 2048 | |
97 | #define TX_CQ_LEN 1024 | |
98 | #define RX_Q_LEN 1024 /* Does not support any other value */ | |
99 | #define RX_CQ_LEN 1024 | |
5fb379ee | 100 | #define MCC_Q_LEN 128 /* total size not to exceed 8 pages */ |
6b7c5b94 SP |
101 | #define MCC_CQ_LEN 256 |
102 | ||
10ef9ab4 | 103 | #define BE2_MAX_RSS_QS 4 |
68d7bdcb SP |
104 | #define BE3_MAX_RSS_QS 16 |
105 | #define BE3_MAX_TX_QS 16 | |
106 | #define BE3_MAX_EVT_QS 16 | |
e3dc867c | 107 | #define BE3_SRIOV_MAX_EVT_QS 8 |
68d7bdcb SP |
108 | |
109 | #define MAX_RX_QS 32 | |
110 | #define MAX_EVT_QS 32 | |
111 | #define MAX_TX_QS 32 | |
10ef9ab4 | 112 | |
045508a8 | 113 | #define MAX_ROCE_EQS 5 |
68d7bdcb | 114 | #define MAX_MSIX_VECTORS 32 |
92bf14ab | 115 | #define MIN_MSIX_VECTORS 1 |
10ef9ab4 | 116 | #define BE_TX_BUDGET 256 |
6b7c5b94 | 117 | #define BE_NAPI_WEIGHT 64 |
10ef9ab4 | 118 | #define MAX_RX_POST BE_NAPI_WEIGHT /* Frags posted at a time */ |
6b7c5b94 SP |
119 | #define RX_FRAGS_REFILL_WM (RX_Q_LEN - MAX_RX_POST) |
120 | ||
7c5a5242 | 121 | #define MAX_VFS 30 /* Max VFs supported by BE3 FW */ |
8788fdc2 SP |
122 | #define FW_VER_LEN 32 |
123 | ||
6b7c5b94 SP |
124 | struct be_dma_mem { |
125 | void *va; | |
126 | dma_addr_t dma; | |
127 | u32 size; | |
128 | }; | |
129 | ||
130 | struct be_queue_info { | |
131 | struct be_dma_mem dma_mem; | |
132 | u16 len; | |
133 | u16 entry_size; /* Size of an element in the queue */ | |
134 | u16 id; | |
135 | u16 tail, head; | |
136 | bool created; | |
137 | atomic_t used; /* Number of valid elements in the queue */ | |
138 | }; | |
139 | ||
5fb379ee SP |
140 | static inline u32 MODULO(u16 val, u16 limit) |
141 | { | |
142 | BUG_ON(limit & (limit - 1)); | |
143 | return val & (limit - 1); | |
144 | } | |
145 | ||
146 | static inline void index_adv(u16 *index, u16 val, u16 limit) | |
147 | { | |
148 | *index = MODULO((*index + val), limit); | |
149 | } | |
150 | ||
151 | static inline void index_inc(u16 *index, u16 limit) | |
152 | { | |
153 | *index = MODULO((*index + 1), limit); | |
154 | } | |
155 | ||
156 | static inline void *queue_head_node(struct be_queue_info *q) | |
157 | { | |
158 | return q->dma_mem.va + q->head * q->entry_size; | |
159 | } | |
160 | ||
161 | static inline void *queue_tail_node(struct be_queue_info *q) | |
162 | { | |
163 | return q->dma_mem.va + q->tail * q->entry_size; | |
164 | } | |
165 | ||
3de09455 SK |
166 | static inline void *queue_index_node(struct be_queue_info *q, u16 index) |
167 | { | |
168 | return q->dma_mem.va + index * q->entry_size; | |
169 | } | |
170 | ||
5fb379ee SP |
171 | static inline void queue_head_inc(struct be_queue_info *q) |
172 | { | |
173 | index_inc(&q->head, q->len); | |
174 | } | |
175 | ||
652bf646 PR |
176 | static inline void index_dec(u16 *index, u16 limit) |
177 | { | |
178 | *index = MODULO((*index - 1), limit); | |
179 | } | |
180 | ||
5fb379ee SP |
181 | static inline void queue_tail_inc(struct be_queue_info *q) |
182 | { | |
183 | index_inc(&q->tail, q->len); | |
184 | } | |
185 | ||
5fb379ee SP |
186 | struct be_eq_obj { |
187 | struct be_queue_info q; | |
188 | char desc[32]; | |
189 | ||
190 | /* Adaptive interrupt coalescing (AIC) info */ | |
191 | bool enable_aic; | |
10ef9ab4 SP |
192 | u32 min_eqd; /* in usecs */ |
193 | u32 max_eqd; /* in usecs */ | |
194 | u32 eqd; /* configured val when aic is off */ | |
195 | u32 cur_eqd; /* in usecs */ | |
5fb379ee | 196 | |
10ef9ab4 | 197 | u8 idx; /* array index */ |
f2f781a7 | 198 | u8 msix_idx; |
10ef9ab4 | 199 | u16 tx_budget; |
d0b9cec3 | 200 | u16 spurious_intr; |
5fb379ee | 201 | struct napi_struct napi; |
10ef9ab4 | 202 | struct be_adapter *adapter; |
6384a4d0 SP |
203 | |
204 | #ifdef CONFIG_NET_RX_BUSY_POLL | |
205 | #define BE_EQ_IDLE 0 | |
206 | #define BE_EQ_NAPI 1 /* napi owns this EQ */ | |
207 | #define BE_EQ_POLL 2 /* poll owns this EQ */ | |
208 | #define BE_EQ_LOCKED (BE_EQ_NAPI | BE_EQ_POLL) | |
209 | #define BE_EQ_NAPI_YIELD 4 /* napi yielded this EQ */ | |
210 | #define BE_EQ_POLL_YIELD 8 /* poll yielded this EQ */ | |
211 | #define BE_EQ_YIELD (BE_EQ_NAPI_YIELD | BE_EQ_POLL_YIELD) | |
212 | #define BE_EQ_USER_PEND (BE_EQ_POLL | BE_EQ_POLL_YIELD) | |
213 | unsigned int state; | |
214 | spinlock_t lock; /* lock to serialize napi and busy-poll */ | |
215 | #endif /* CONFIG_NET_RX_BUSY_POLL */ | |
10ef9ab4 | 216 | } ____cacheline_aligned_in_smp; |
5fb379ee | 217 | |
2632bafd SP |
218 | struct be_aic_obj { /* Adaptive interrupt coalescing (AIC) info */ |
219 | bool enable; | |
220 | u32 min_eqd; /* in usecs */ | |
221 | u32 max_eqd; /* in usecs */ | |
222 | u32 prev_eqd; /* in usecs */ | |
223 | u32 et_eqd; /* configured val when aic is off */ | |
224 | ulong jiffies; | |
225 | u64 rx_pkts_prev; /* Used to calculate RX pps */ | |
226 | u64 tx_reqs_prev; /* Used to calculate TX pps */ | |
227 | }; | |
228 | ||
6384a4d0 SP |
229 | enum { |
230 | NAPI_POLLING, | |
231 | BUSY_POLLING | |
232 | }; | |
233 | ||
5fb379ee SP |
234 | struct be_mcc_obj { |
235 | struct be_queue_info q; | |
236 | struct be_queue_info cq; | |
7a1e9b20 | 237 | bool rearm_cq; |
5fb379ee SP |
238 | }; |
239 | ||
3abcdeda | 240 | struct be_tx_stats { |
ac124ff9 SP |
241 | u64 tx_bytes; |
242 | u64 tx_pkts; | |
243 | u64 tx_reqs; | |
244 | u64 tx_wrbs; | |
245 | u64 tx_compl; | |
246 | ulong tx_jiffies; | |
247 | u32 tx_stops; | |
bc617526 | 248 | u32 tx_drv_drops; /* pkts dropped by driver */ |
ab1594e9 SP |
249 | struct u64_stats_sync sync; |
250 | struct u64_stats_sync sync_compl; | |
6b7c5b94 SP |
251 | }; |
252 | ||
6b7c5b94 | 253 | struct be_tx_obj { |
94d73aaa | 254 | u32 db_offset; |
6b7c5b94 SP |
255 | struct be_queue_info q; |
256 | struct be_queue_info cq; | |
257 | /* Remember the skbs that were transmitted */ | |
258 | struct sk_buff *sent_skb_list[TX_Q_LEN]; | |
3c8def97 | 259 | struct be_tx_stats stats; |
10ef9ab4 | 260 | } ____cacheline_aligned_in_smp; |
6b7c5b94 SP |
261 | |
262 | /* Struct to remember the pages posted for rx frags */ | |
263 | struct be_rx_page_info { | |
264 | struct page *page; | |
fac6da5b | 265 | DEFINE_DMA_UNMAP_ADDR(bus); |
6b7c5b94 SP |
266 | u16 page_offset; |
267 | bool last_page_user; | |
268 | }; | |
269 | ||
3abcdeda | 270 | struct be_rx_stats { |
3abcdeda | 271 | u64 rx_bytes; |
3abcdeda | 272 | u64 rx_pkts; |
ac124ff9 SP |
273 | u32 rx_drops_no_skbs; /* skb allocation errors */ |
274 | u32 rx_drops_no_frags; /* HW has no fetched frags */ | |
275 | u32 rx_post_fail; /* page post alloc failures */ | |
ac124ff9 | 276 | u32 rx_compl; |
3abcdeda | 277 | u32 rx_mcast_pkts; |
ac124ff9 | 278 | u32 rx_compl_err; /* completions with err set */ |
ab1594e9 | 279 | struct u64_stats_sync sync; |
3abcdeda SP |
280 | }; |
281 | ||
2e588f84 SP |
282 | struct be_rx_compl_info { |
283 | u32 rss_hash; | |
6709d952 | 284 | u16 vlan_tag; |
2e588f84 | 285 | u16 pkt_size; |
12004ae9 | 286 | u16 port; |
2e588f84 SP |
287 | u8 vlanf; |
288 | u8 num_rcvd; | |
289 | u8 err; | |
290 | u8 ipf; | |
291 | u8 tcpf; | |
292 | u8 udpf; | |
293 | u8 ip_csum; | |
294 | u8 l4_csum; | |
295 | u8 ipv6; | |
296 | u8 vtm; | |
297 | u8 pkt_type; | |
e38b1706 | 298 | u8 ip_frag; |
2e588f84 SP |
299 | }; |
300 | ||
6b7c5b94 | 301 | struct be_rx_obj { |
3abcdeda | 302 | struct be_adapter *adapter; |
6b7c5b94 SP |
303 | struct be_queue_info q; |
304 | struct be_queue_info cq; | |
2e588f84 | 305 | struct be_rx_compl_info rxcp; |
6b7c5b94 | 306 | struct be_rx_page_info page_info_tbl[RX_Q_LEN]; |
3abcdeda SP |
307 | struct be_rx_stats stats; |
308 | u8 rss_id; | |
309 | bool rx_post_starved; /* Zero rx frags have been posted to BE */ | |
10ef9ab4 | 310 | } ____cacheline_aligned_in_smp; |
6b7c5b94 | 311 | |
609ff3bb | 312 | struct be_drv_stats { |
9ae081c6 | 313 | u32 be_on_die_temperature; |
ac124ff9 SP |
314 | u32 eth_red_drops; |
315 | u32 rx_drops_no_pbuf; | |
316 | u32 rx_drops_no_txpb; | |
317 | u32 rx_drops_no_erx_descr; | |
318 | u32 rx_drops_no_tpre_descr; | |
319 | u32 rx_drops_too_many_frags; | |
ac124ff9 SP |
320 | u32 forwarded_packets; |
321 | u32 rx_drops_mtu; | |
322 | u32 rx_crc_errors; | |
323 | u32 rx_alignment_symbol_errors; | |
324 | u32 rx_pause_frames; | |
325 | u32 rx_priority_pause_frames; | |
326 | u32 rx_control_frames; | |
327 | u32 rx_in_range_errors; | |
328 | u32 rx_out_range_errors; | |
329 | u32 rx_frame_too_long; | |
18fb06a1 | 330 | u32 rx_address_filtered; |
ac124ff9 SP |
331 | u32 rx_dropped_too_small; |
332 | u32 rx_dropped_too_short; | |
333 | u32 rx_dropped_header_too_small; | |
334 | u32 rx_dropped_tcp_length; | |
335 | u32 rx_dropped_runt; | |
336 | u32 rx_ip_checksum_errs; | |
337 | u32 rx_tcp_checksum_errs; | |
338 | u32 rx_udp_checksum_errs; | |
339 | u32 tx_pauseframes; | |
340 | u32 tx_priority_pauseframes; | |
341 | u32 tx_controlframes; | |
342 | u32 rxpp_fifo_overflow_drop; | |
343 | u32 rx_input_fifo_overflow_drop; | |
344 | u32 pmem_fifo_overflow_drop; | |
345 | u32 jabber_events; | |
461ae379 AK |
346 | u32 rx_roce_bytes_lsd; |
347 | u32 rx_roce_bytes_msd; | |
348 | u32 rx_roce_frames; | |
349 | u32 roce_drops_payload_len; | |
350 | u32 roce_drops_crc; | |
609ff3bb AK |
351 | }; |
352 | ||
64600ea5 | 353 | struct be_vf_cfg { |
11ac75ed SP |
354 | unsigned char mac_addr[ETH_ALEN]; |
355 | int if_handle; | |
356 | int pmac_id; | |
f1f3ee1b | 357 | u16 def_vid; |
11ac75ed SP |
358 | u16 vlan_tag; |
359 | u32 tx_rate; | |
64600ea5 AK |
360 | }; |
361 | ||
39f1d94d SP |
362 | enum vf_state { |
363 | ENABLED = 0, | |
364 | ASSIGNED = 1 | |
365 | }; | |
366 | ||
b236916a | 367 | #define BE_FLAGS_LINK_STATUS_INIT 1 |
191eb756 | 368 | #define BE_FLAGS_WORKER_SCHEDULED (1 << 3) |
d9d604f8 | 369 | #define BE_FLAGS_VLAN_PROMISC (1 << 4) |
04d3d624 | 370 | #define BE_FLAGS_NAPI_ENABLED (1 << 9) |
fbc13f01 AK |
371 | #define BE_UC_PMAC_COUNT 30 |
372 | #define BE_VF_UC_PMAC_COUNT 2 | |
bc0c3405 | 373 | #define BE_FLAGS_QNQ_ASYNC_EVT_RCVD (1 << 11) |
b236916a | 374 | |
5c510811 SK |
375 | /* Ethtool set_dump flags */ |
376 | #define LANCER_INITIATE_FW_DUMP 0x1 | |
377 | ||
42f11cf2 AK |
378 | struct phy_info { |
379 | u8 transceiver; | |
380 | u8 autoneg; | |
381 | u8 fc_autoneg; | |
382 | u8 port_type; | |
383 | u16 phy_type; | |
384 | u16 interface_type; | |
385 | u32 misc_params; | |
386 | u16 auto_speeds_supported; | |
387 | u16 fixed_speeds_supported; | |
388 | int link_speed; | |
42f11cf2 AK |
389 | u32 dac_cable_len; |
390 | u32 advertising; | |
391 | u32 supported; | |
392 | }; | |
393 | ||
92bf14ab SP |
394 | struct be_resources { |
395 | u16 max_vfs; /* Total VFs "really" supported by FW/HW */ | |
396 | u16 max_mcast_mac; | |
397 | u16 max_tx_qs; | |
398 | u16 max_rss_qs; | |
399 | u16 max_rx_qs; | |
400 | u16 max_uc_mac; /* Max UC MACs programmable */ | |
401 | u16 max_vlans; /* Number of vlans supported */ | |
402 | u16 max_evt_qs; | |
403 | u32 if_cap_flags; | |
404 | }; | |
405 | ||
6b7c5b94 SP |
406 | struct be_adapter { |
407 | struct pci_dev *pdev; | |
408 | struct net_device *netdev; | |
409 | ||
c5b3ad4c | 410 | u8 __iomem *csr; /* CSR BAR used only for BE2/3 */ |
8788fdc2 | 411 | u8 __iomem *db; /* Door Bell */ |
8788fdc2 | 412 | |
2984961c | 413 | struct mutex mbox_lock; /* For serializing mbox cmds to BE card */ |
8788fdc2 SP |
414 | struct be_dma_mem mbox_mem; |
415 | /* Mbox mem is adjusted to align to 16 bytes. The allocated addr | |
416 | * is stored for freeing purpose */ | |
417 | struct be_dma_mem mbox_mem_alloced; | |
418 | ||
419 | struct be_mcc_obj mcc_obj; | |
420 | spinlock_t mcc_lock; /* For serializing mcc cmds to BE card */ | |
421 | spinlock_t mcc_cq_lock; | |
6b7c5b94 | 422 | |
92bf14ab SP |
423 | u16 cfg_num_qs; /* configured via set-channels */ |
424 | u16 num_evt_qs; | |
425 | u16 num_msix_vec; | |
426 | struct be_eq_obj eq_obj[MAX_EVT_QS]; | |
10ef9ab4 | 427 | struct msix_entry msix_entries[MAX_MSIX_VECTORS]; |
6b7c5b94 SP |
428 | bool isr_registered; |
429 | ||
430 | /* TX Rings */ | |
92bf14ab | 431 | u16 num_tx_qs; |
3c8def97 | 432 | struct be_tx_obj tx_obj[MAX_TX_QS]; |
6b7c5b94 SP |
433 | |
434 | /* Rx rings */ | |
92bf14ab | 435 | u16 num_rx_qs; |
10ef9ab4 | 436 | struct be_rx_obj rx_obj[MAX_RX_QS]; |
6b7c5b94 SP |
437 | u32 big_page_size; /* Compounded page size shared by rx wrbs */ |
438 | ||
609ff3bb | 439 | struct be_drv_stats drv_stats; |
2632bafd | 440 | struct be_aic_obj aic_obj[MAX_EVT_QS]; |
82903e4b | 441 | u16 vlans_added; |
b738127d | 442 | u8 vlan_tag[VLAN_N_VID]; |
cc4ce020 SK |
443 | u8 vlan_prio_bmap; /* Available Priority BitMap */ |
444 | u16 recommended_prio; /* Recommended Priority */ | |
5b8821b7 | 445 | struct be_dma_mem rx_filter; /* Cmd DMA mem for rx-filter */ |
6b7c5b94 | 446 | |
3abcdeda | 447 | struct be_dma_mem stats_cmd; |
6b7c5b94 SP |
448 | /* Work queue used to perform periodic tasks like getting statistics */ |
449 | struct delayed_work work; | |
609ff3bb | 450 | u16 work_counter; |
6b7c5b94 | 451 | |
f67ef7ba | 452 | struct delayed_work func_recovery_work; |
b236916a | 453 | u32 flags; |
f25b119c | 454 | u32 cmd_privileges; |
6b7c5b94 | 455 | /* Ethtool knobs and info */ |
6b7c5b94 | 456 | char fw_ver[FW_VER_LEN]; |
eeb65ced | 457 | char fw_on_flash[FW_VER_LEN]; |
30128031 | 458 | int if_handle; /* Used to configure filtering */ |
fbc13f01 | 459 | u32 *pmac_id; /* MAC addr handle used by BE card */ |
1a642469 | 460 | u32 beacon_state; /* for set_phys_id */ |
6b7c5b94 | 461 | |
f67ef7ba | 462 | bool eeh_error; |
6589ade0 | 463 | bool fw_timeout; |
f67ef7ba PR |
464 | bool hw_error; |
465 | ||
6b7c5b94 | 466 | u32 port_num; |
24307eef | 467 | bool promiscuous; |
3486be29 | 468 | u32 function_mode; |
3abcdeda | 469 | u32 function_caps; |
9e90c961 AK |
470 | u32 rx_fc; /* Rx flow control */ |
471 | u32 tx_fc; /* Tx flow control */ | |
b2aebe6d | 472 | bool stats_cmd_sent; |
045508a8 | 473 | struct { |
045508a8 PP |
474 | u32 size; |
475 | u32 total_size; | |
476 | u64 io_addr; | |
477 | } roce_db; | |
478 | u32 num_msix_roce_vec; | |
479 | struct ocrdma_dev *ocrdma_dev; | |
480 | struct list_head entry; | |
481 | ||
dd131e76 | 482 | u32 flash_status; |
5eeff635 | 483 | struct completion et_cmd_compl; |
ba343c77 | 484 | |
92bf14ab SP |
485 | struct be_resources res; /* resources available for the func */ |
486 | u16 num_vfs; /* Number of VFs provisioned by PF */ | |
39f1d94d | 487 | u8 virtfn; |
11ac75ed SP |
488 | struct be_vf_cfg *vf_cfg; |
489 | bool be3_native; | |
fe6d2a38 | 490 | u32 sli_family; |
9e1453c5 | 491 | u8 hba_port_num; |
3968fa1e | 492 | u16 pvid; |
42f11cf2 | 493 | struct phy_info phy; |
4762f6ce AK |
494 | u8 wol_cap; |
495 | bool wol; | |
fbc13f01 | 496 | u32 uc_macs; /* Count of secondary UC MAC programmed */ |
0ad3157e | 497 | u16 asic_rev; |
bc0c3405 | 498 | u16 qnq_vid; |
941a77d5 | 499 | u32 msg_enable; |
7aeb2156 | 500 | int be_get_temp_freq; |
d5c18473 | 501 | u8 pf_number; |
594ad54a | 502 | u64 rss_flags; |
6b7c5b94 SP |
503 | }; |
504 | ||
39f1d94d | 505 | #define be_physfn(adapter) (!adapter->virtfn) |
2c7a9dc1 | 506 | #define be_virtfn(adapter) (adapter->virtfn) |
11ac75ed | 507 | #define sriov_enabled(adapter) (adapter->num_vfs > 0) |
b905b5d4 VV |
508 | #define sriov_want(adapter) (be_physfn(adapter) && \ |
509 | (num_vfs || pci_num_vf(adapter->pdev))) | |
11ac75ed SP |
510 | #define for_all_vfs(adapter, vf_cfg, i) \ |
511 | for (i = 0, vf_cfg = &adapter->vf_cfg[i]; i < adapter->num_vfs; \ | |
512 | i++, vf_cfg++) | |
ba343c77 | 513 | |
5b8821b7 SP |
514 | #define ON 1 |
515 | #define OFF 0 | |
ca34fe38 | 516 | |
92bf14ab SP |
517 | #define be_max_vlans(adapter) (adapter->res.max_vlans) |
518 | #define be_max_uc(adapter) (adapter->res.max_uc_mac) | |
519 | #define be_max_mc(adapter) (adapter->res.max_mcast_mac) | |
520 | #define be_max_vfs(adapter) (adapter->res.max_vfs) | |
521 | #define be_max_rss(adapter) (adapter->res.max_rss_qs) | |
522 | #define be_max_txqs(adapter) (adapter->res.max_tx_qs) | |
523 | #define be_max_prio_txqs(adapter) (adapter->res.max_prio_tx_qs) | |
524 | #define be_max_rxqs(adapter) (adapter->res.max_rx_qs) | |
525 | #define be_max_eqs(adapter) (adapter->res.max_evt_qs) | |
526 | #define be_if_cap_flags(adapter) (adapter->res.if_cap_flags) | |
527 | ||
528 | static inline u16 be_max_qs(struct be_adapter *adapter) | |
529 | { | |
530 | /* If no RSS, need atleast the one def RXQ */ | |
531 | u16 num = max_t(u16, be_max_rss(adapter), 1); | |
532 | ||
533 | num = min(num, be_max_eqs(adapter)); | |
534 | return min_t(u16, num, num_online_cpus()); | |
535 | } | |
536 | ||
ca34fe38 SP |
537 | #define lancer_chip(adapter) (adapter->pdev->device == OC_DEVICE_ID3 || \ |
538 | adapter->pdev->device == OC_DEVICE_ID4) | |
fe6d2a38 | 539 | |
76b73530 PR |
540 | #define skyhawk_chip(adapter) (adapter->pdev->device == OC_DEVICE_ID5 || \ |
541 | adapter->pdev->device == OC_DEVICE_ID6) | |
d3bd3a5e | 542 | |
ca34fe38 SP |
543 | #define BE3_chip(adapter) (adapter->pdev->device == BE_DEVICE_ID2 || \ |
544 | adapter->pdev->device == OC_DEVICE_ID2) | |
545 | ||
546 | #define BE2_chip(adapter) (adapter->pdev->device == BE_DEVICE_ID1 || \ | |
547 | adapter->pdev->device == OC_DEVICE_ID1) | |
548 | ||
549 | #define BEx_chip(adapter) (BE3_chip(adapter) || BE2_chip(adapter)) | |
d3bd3a5e | 550 | |
dbf0f2a7 SP |
551 | #define be_roce_supported(adapter) (skyhawk_chip(adapter) && \ |
552 | (adapter->function_mode & RDMA_ENABLED)) | |
045508a8 | 553 | |
0fc0b732 | 554 | extern const struct ethtool_ops be_ethtool_ops; |
6b7c5b94 | 555 | |
ac6a0c4a | 556 | #define msix_enabled(adapter) (adapter->num_msix_vec > 0) |
10ef9ab4 SP |
557 | #define num_irqs(adapter) (msix_enabled(adapter) ? \ |
558 | adapter->num_msix_vec : 1) | |
559 | #define tx_stats(txo) (&(txo)->stats) | |
560 | #define rx_stats(rxo) (&(rxo)->stats) | |
6b7c5b94 | 561 | |
10ef9ab4 SP |
562 | /* The default RXQ is the last RXQ */ |
563 | #define default_rxo(adpt) (&adpt->rx_obj[adpt->num_rx_qs - 1]) | |
6b7c5b94 | 564 | |
3abcdeda SP |
565 | #define for_all_rx_queues(adapter, rxo, i) \ |
566 | for (i = 0, rxo = &adapter->rx_obj[i]; i < adapter->num_rx_qs; \ | |
567 | i++, rxo++) | |
568 | ||
10ef9ab4 | 569 | /* Skip the default non-rss queue (last one)*/ |
3abcdeda | 570 | #define for_all_rss_queues(adapter, rxo, i) \ |
10ef9ab4 | 571 | for (i = 0, rxo = &adapter->rx_obj[i]; i < (adapter->num_rx_qs - 1);\ |
3abcdeda SP |
572 | i++, rxo++) |
573 | ||
3c8def97 SP |
574 | #define for_all_tx_queues(adapter, txo, i) \ |
575 | for (i = 0, txo = &adapter->tx_obj[i]; i < adapter->num_tx_qs; \ | |
576 | i++, txo++) | |
577 | ||
10ef9ab4 SP |
578 | #define for_all_evt_queues(adapter, eqo, i) \ |
579 | for (i = 0, eqo = &adapter->eq_obj[i]; i < adapter->num_evt_qs; \ | |
580 | i++, eqo++) | |
581 | ||
6384a4d0 SP |
582 | #define for_all_rx_queues_on_eq(adapter, eqo, rxo, i) \ |
583 | for (i = eqo->idx, rxo = &adapter->rx_obj[i]; i < adapter->num_rx_qs;\ | |
584 | i += adapter->num_evt_qs, rxo += adapter->num_evt_qs) | |
585 | ||
10ef9ab4 SP |
586 | #define is_mcc_eqo(eqo) (eqo->idx == 0) |
587 | #define mcc_eqo(adapter) (&adapter->eq_obj[0]) | |
588 | ||
6b7c5b94 SP |
589 | #define PAGE_SHIFT_4K 12 |
590 | #define PAGE_SIZE_4K (1 << PAGE_SHIFT_4K) | |
591 | ||
592 | /* Returns number of pages spanned by the data starting at the given addr */ | |
593 | #define PAGES_4K_SPANNED(_address, size) \ | |
594 | ((u32)((((size_t)(_address) & (PAGE_SIZE_4K - 1)) + \ | |
595 | (size) + (PAGE_SIZE_4K - 1)) >> PAGE_SHIFT_4K)) | |
596 | ||
6b7c5b94 SP |
597 | /* Returns bit offset within a DWORD of a bitfield */ |
598 | #define AMAP_BIT_OFFSET(_struct, field) \ | |
599 | (((size_t)&(((_struct *)0)->field))%32) | |
600 | ||
601 | /* Returns the bit mask of the field that is NOT shifted into location. */ | |
602 | static inline u32 amap_mask(u32 bitsize) | |
603 | { | |
604 | return (bitsize == 32 ? 0xFFFFFFFF : (1 << bitsize) - 1); | |
605 | } | |
606 | ||
607 | static inline void | |
608 | amap_set(void *ptr, u32 dw_offset, u32 mask, u32 offset, u32 value) | |
609 | { | |
610 | u32 *dw = (u32 *) ptr + dw_offset; | |
611 | *dw &= ~(mask << offset); | |
612 | *dw |= (mask & value) << offset; | |
613 | } | |
614 | ||
615 | #define AMAP_SET_BITS(_struct, field, ptr, val) \ | |
616 | amap_set(ptr, \ | |
617 | offsetof(_struct, field)/32, \ | |
618 | amap_mask(sizeof(((_struct *)0)->field)), \ | |
619 | AMAP_BIT_OFFSET(_struct, field), \ | |
620 | val) | |
621 | ||
622 | static inline u32 amap_get(void *ptr, u32 dw_offset, u32 mask, u32 offset) | |
623 | { | |
624 | u32 *dw = (u32 *) ptr; | |
625 | return mask & (*(dw + dw_offset) >> offset); | |
626 | } | |
627 | ||
628 | #define AMAP_GET_BITS(_struct, field, ptr) \ | |
629 | amap_get(ptr, \ | |
630 | offsetof(_struct, field)/32, \ | |
631 | amap_mask(sizeof(((_struct *)0)->field)), \ | |
632 | AMAP_BIT_OFFSET(_struct, field)) | |
633 | ||
634 | #define be_dws_cpu_to_le(wrb, len) swap_dws(wrb, len) | |
635 | #define be_dws_le_to_cpu(wrb, len) swap_dws(wrb, len) | |
636 | static inline void swap_dws(void *wrb, int len) | |
637 | { | |
638 | #ifdef __BIG_ENDIAN | |
639 | u32 *dw = wrb; | |
640 | BUG_ON(len % 4); | |
641 | do { | |
642 | *dw = cpu_to_le32(*dw); | |
643 | dw++; | |
644 | len -= 4; | |
645 | } while (len); | |
646 | #endif /* __BIG_ENDIAN */ | |
647 | } | |
648 | ||
649 | static inline u8 is_tcp_pkt(struct sk_buff *skb) | |
650 | { | |
651 | u8 val = 0; | |
652 | ||
653 | if (ip_hdr(skb)->version == 4) | |
654 | val = (ip_hdr(skb)->protocol == IPPROTO_TCP); | |
655 | else if (ip_hdr(skb)->version == 6) | |
656 | val = (ipv6_hdr(skb)->nexthdr == NEXTHDR_TCP); | |
657 | ||
658 | return val; | |
659 | } | |
660 | ||
661 | static inline u8 is_udp_pkt(struct sk_buff *skb) | |
662 | { | |
663 | u8 val = 0; | |
664 | ||
665 | if (ip_hdr(skb)->version == 4) | |
666 | val = (ip_hdr(skb)->protocol == IPPROTO_UDP); | |
667 | else if (ip_hdr(skb)->version == 6) | |
668 | val = (ipv6_hdr(skb)->nexthdr == NEXTHDR_UDP); | |
669 | ||
670 | return val; | |
671 | } | |
672 | ||
93040ae5 SK |
673 | static inline bool is_ipv4_pkt(struct sk_buff *skb) |
674 | { | |
e8efcec5 | 675 | return skb->protocol == htons(ETH_P_IP) && ip_hdr(skb)->version == 4; |
93040ae5 SK |
676 | } |
677 | ||
6d87f5c3 AK |
678 | static inline void be_vf_eth_addr_generate(struct be_adapter *adapter, u8 *mac) |
679 | { | |
680 | u32 addr; | |
681 | ||
682 | addr = jhash(adapter->netdev->dev_addr, ETH_ALEN, 0); | |
683 | ||
684 | mac[5] = (u8)(addr & 0xFF); | |
685 | mac[4] = (u8)((addr >> 8) & 0xFF); | |
686 | mac[3] = (u8)((addr >> 16) & 0xFF); | |
7a2414a5 AK |
687 | /* Use the OUI from the current MAC address */ |
688 | memcpy(mac, adapter->netdev->dev_addr, 3); | |
6d87f5c3 AK |
689 | } |
690 | ||
4b972914 AK |
691 | static inline bool be_multi_rxq(const struct be_adapter *adapter) |
692 | { | |
693 | return adapter->num_rx_qs > 1; | |
694 | } | |
695 | ||
6589ade0 SP |
696 | static inline bool be_error(struct be_adapter *adapter) |
697 | { | |
f67ef7ba PR |
698 | return adapter->eeh_error || adapter->hw_error || adapter->fw_timeout; |
699 | } | |
700 | ||
d23e946c | 701 | static inline bool be_hw_error(struct be_adapter *adapter) |
f67ef7ba PR |
702 | { |
703 | return adapter->eeh_error || adapter->hw_error; | |
704 | } | |
705 | ||
706 | static inline void be_clear_all_error(struct be_adapter *adapter) | |
707 | { | |
708 | adapter->eeh_error = false; | |
709 | adapter->hw_error = false; | |
710 | adapter->fw_timeout = false; | |
6589ade0 SP |
711 | } |
712 | ||
4762f6ce AK |
713 | static inline bool be_is_wol_excluded(struct be_adapter *adapter) |
714 | { | |
715 | struct pci_dev *pdev = adapter->pdev; | |
716 | ||
717 | if (!be_physfn(adapter)) | |
718 | return true; | |
719 | ||
720 | switch (pdev->subsystem_device) { | |
721 | case OC_SUBSYS_DEVICE_ID1: | |
722 | case OC_SUBSYS_DEVICE_ID2: | |
723 | case OC_SUBSYS_DEVICE_ID3: | |
724 | case OC_SUBSYS_DEVICE_ID4: | |
725 | return true; | |
726 | default: | |
727 | return false; | |
728 | } | |
729 | } | |
730 | ||
bc0c3405 AK |
731 | static inline int qnq_async_evt_rcvd(struct be_adapter *adapter) |
732 | { | |
733 | return adapter->flags & BE_FLAGS_QNQ_ASYNC_EVT_RCVD; | |
734 | } | |
735 | ||
6384a4d0 SP |
736 | #ifdef CONFIG_NET_RX_BUSY_POLL |
737 | static inline bool be_lock_napi(struct be_eq_obj *eqo) | |
738 | { | |
739 | bool status = true; | |
740 | ||
741 | spin_lock(&eqo->lock); /* BH is already disabled */ | |
742 | if (eqo->state & BE_EQ_LOCKED) { | |
743 | WARN_ON(eqo->state & BE_EQ_NAPI); | |
744 | eqo->state |= BE_EQ_NAPI_YIELD; | |
745 | status = false; | |
746 | } else { | |
747 | eqo->state = BE_EQ_NAPI; | |
748 | } | |
749 | spin_unlock(&eqo->lock); | |
750 | return status; | |
751 | } | |
752 | ||
753 | static inline void be_unlock_napi(struct be_eq_obj *eqo) | |
754 | { | |
755 | spin_lock(&eqo->lock); /* BH is already disabled */ | |
756 | ||
757 | WARN_ON(eqo->state & (BE_EQ_POLL | BE_EQ_NAPI_YIELD)); | |
758 | eqo->state = BE_EQ_IDLE; | |
759 | ||
760 | spin_unlock(&eqo->lock); | |
761 | } | |
762 | ||
763 | static inline bool be_lock_busy_poll(struct be_eq_obj *eqo) | |
764 | { | |
765 | bool status = true; | |
766 | ||
767 | spin_lock_bh(&eqo->lock); | |
768 | if (eqo->state & BE_EQ_LOCKED) { | |
769 | eqo->state |= BE_EQ_POLL_YIELD; | |
770 | status = false; | |
771 | } else { | |
772 | eqo->state |= BE_EQ_POLL; | |
773 | } | |
774 | spin_unlock_bh(&eqo->lock); | |
775 | return status; | |
776 | } | |
777 | ||
778 | static inline void be_unlock_busy_poll(struct be_eq_obj *eqo) | |
779 | { | |
780 | spin_lock_bh(&eqo->lock); | |
781 | ||
782 | WARN_ON(eqo->state & (BE_EQ_NAPI)); | |
783 | eqo->state = BE_EQ_IDLE; | |
784 | ||
785 | spin_unlock_bh(&eqo->lock); | |
786 | } | |
787 | ||
788 | static inline void be_enable_busy_poll(struct be_eq_obj *eqo) | |
789 | { | |
790 | spin_lock_init(&eqo->lock); | |
791 | eqo->state = BE_EQ_IDLE; | |
792 | } | |
793 | ||
794 | static inline void be_disable_busy_poll(struct be_eq_obj *eqo) | |
795 | { | |
796 | local_bh_disable(); | |
797 | ||
798 | /* It's enough to just acquire napi lock on the eqo to stop | |
799 | * be_busy_poll() from processing any queueus. | |
800 | */ | |
801 | while (!be_lock_napi(eqo)) | |
802 | mdelay(1); | |
803 | ||
804 | local_bh_enable(); | |
805 | } | |
806 | ||
807 | #else /* CONFIG_NET_RX_BUSY_POLL */ | |
808 | ||
809 | static inline bool be_lock_napi(struct be_eq_obj *eqo) | |
810 | { | |
811 | return true; | |
812 | } | |
813 | ||
814 | static inline void be_unlock_napi(struct be_eq_obj *eqo) | |
815 | { | |
816 | } | |
817 | ||
818 | static inline bool be_lock_busy_poll(struct be_eq_obj *eqo) | |
819 | { | |
820 | return false; | |
821 | } | |
822 | ||
823 | static inline void be_unlock_busy_poll(struct be_eq_obj *eqo) | |
824 | { | |
825 | } | |
826 | ||
827 | static inline void be_enable_busy_poll(struct be_eq_obj *eqo) | |
828 | { | |
829 | } | |
830 | ||
831 | static inline void be_disable_busy_poll(struct be_eq_obj *eqo) | |
832 | { | |
833 | } | |
834 | #endif /* CONFIG_NET_RX_BUSY_POLL */ | |
835 | ||
31886e87 JP |
836 | void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, |
837 | u16 num_popped); | |
838 | void be_link_status_update(struct be_adapter *adapter, u8 link_status); | |
839 | void be_parse_stats(struct be_adapter *adapter); | |
840 | int be_load_fw(struct be_adapter *adapter, u8 *func); | |
841 | bool be_is_wol_supported(struct be_adapter *adapter); | |
842 | bool be_pause_supported(struct be_adapter *adapter); | |
843 | u32 be_get_fw_log_level(struct be_adapter *adapter); | |
394efd19 | 844 | |
e9e2a904 SK |
845 | static inline int fw_major_num(const char *fw_ver) |
846 | { | |
847 | int fw_major = 0; | |
848 | ||
849 | sscanf(fw_ver, "%d.", &fw_major); | |
850 | ||
851 | return fw_major; | |
852 | } | |
853 | ||
68d7bdcb SP |
854 | int be_update_queues(struct be_adapter *adapter); |
855 | int be_poll(struct napi_struct *napi, int budget); | |
941a77d5 | 856 | |
045508a8 PP |
857 | /* |
858 | * internal function to initialize-cleanup roce device. | |
859 | */ | |
31886e87 JP |
860 | void be_roce_dev_add(struct be_adapter *); |
861 | void be_roce_dev_remove(struct be_adapter *); | |
045508a8 PP |
862 | |
863 | /* | |
864 | * internal function to open-close roce device during ifup-ifdown. | |
865 | */ | |
31886e87 JP |
866 | void be_roce_dev_open(struct be_adapter *); |
867 | void be_roce_dev_close(struct be_adapter *); | |
045508a8 | 868 | |
6b7c5b94 | 869 | #endif /* BE_H */ |