]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Fast Ethernet Controller (FEC) driver for Motorola MPC8xx. | |
3 | * Copyright (c) 1997 Dan Malek (dmalek@jlc.net) | |
4 | * | |
7dd6a2aa | 5 | * Right now, I am very wasteful with the buffers. I allocate memory |
1da177e4 LT |
6 | * pages and then divide them into 2K frame buffers. This way I know I |
7 | * have buffers large enough to hold one frame within one buffer descriptor. | |
8 | * Once I get this working, I will use 64 or 128 byte CPM buffers, which | |
9 | * will be much more memory efficient and will easily handle lots of | |
10 | * small packets. | |
11 | * | |
12 | * Much better multiple PHY support by Magnus Damm. | |
13 | * Copyright (c) 2000 Ericsson Radio Systems AB. | |
14 | * | |
562d2f8c GU |
15 | * Support for FEC controller of ColdFire processors. |
16 | * Copyright (c) 2001-2005 Greg Ungerer (gerg@snapgear.com) | |
7dd6a2aa GU |
17 | * |
18 | * Bug fixes and cleanup by Philippe De Muyter (phdm@macqel.be) | |
677177c5 | 19 | * Copyright (c) 2004-2006 Macq Electronique SA. |
b5680e0b | 20 | * |
230dec61 | 21 | * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. |
1da177e4 LT |
22 | */ |
23 | ||
1da177e4 LT |
24 | #include <linux/module.h> |
25 | #include <linux/kernel.h> | |
26 | #include <linux/string.h> | |
8fff755e | 27 | #include <linux/pm_runtime.h> |
1da177e4 LT |
28 | #include <linux/ptrace.h> |
29 | #include <linux/errno.h> | |
30 | #include <linux/ioport.h> | |
31 | #include <linux/slab.h> | |
32 | #include <linux/interrupt.h> | |
1da177e4 LT |
33 | #include <linux/delay.h> |
34 | #include <linux/netdevice.h> | |
35 | #include <linux/etherdevice.h> | |
36 | #include <linux/skbuff.h> | |
4c09eed9 JB |
37 | #include <linux/in.h> |
38 | #include <linux/ip.h> | |
39 | #include <net/ip.h> | |
79f33912 | 40 | #include <net/tso.h> |
4c09eed9 JB |
41 | #include <linux/tcp.h> |
42 | #include <linux/udp.h> | |
43 | #include <linux/icmp.h> | |
1da177e4 LT |
44 | #include <linux/spinlock.h> |
45 | #include <linux/workqueue.h> | |
46 | #include <linux/bitops.h> | |
6f501b17 SH |
47 | #include <linux/io.h> |
48 | #include <linux/irq.h> | |
196719ec | 49 | #include <linux/clk.h> |
ead73183 | 50 | #include <linux/platform_device.h> |
7f854420 | 51 | #include <linux/mdio.h> |
e6b043d5 | 52 | #include <linux/phy.h> |
5eb32bd0 | 53 | #include <linux/fec.h> |
ca2cc333 SG |
54 | #include <linux/of.h> |
55 | #include <linux/of_device.h> | |
56 | #include <linux/of_gpio.h> | |
407066f8 | 57 | #include <linux/of_mdio.h> |
ca2cc333 | 58 | #include <linux/of_net.h> |
5fa9c0fe | 59 | #include <linux/regulator/consumer.h> |
cdffcf1b | 60 | #include <linux/if_vlan.h> |
a68ab98e | 61 | #include <linux/pinctrl/consumer.h> |
c259c132 | 62 | #include <linux/prefetch.h> |
29380905 | 63 | #include <soc/imx/cpuidle.h> |
1da177e4 | 64 | |
080853af | 65 | #include <asm/cacheflush.h> |
196719ec | 66 | |
1da177e4 | 67 | #include "fec.h" |
1da177e4 | 68 | |
772e42b0 | 69 | static void set_multicast_list(struct net_device *ndev); |
d851b47b | 70 | static void fec_enet_itr_coal_init(struct net_device *ndev); |
772e42b0 | 71 | |
b5680e0b SG |
72 | #define DRIVER_NAME "fec" |
73 | ||
4d494cdc FD |
74 | #define FEC_ENET_GET_QUQUE(_x) ((_x == 0) ? 1 : ((_x == 1) ? 2 : 0)) |
75 | ||
baa70a5c FL |
76 | /* Pause frame feild and FIFO threshold */ |
77 | #define FEC_ENET_FCE (1 << 5) | |
78 | #define FEC_ENET_RSEM_V 0x84 | |
79 | #define FEC_ENET_RSFL_V 16 | |
80 | #define FEC_ENET_RAEM_V 0x8 | |
81 | #define FEC_ENET_RAFL_V 0x8 | |
82 | #define FEC_ENET_OPD_V 0xFFF0 | |
8fff755e | 83 | #define FEC_MDIO_PM_TIMEOUT 100 /* ms */ |
baa70a5c | 84 | |
b5680e0b SG |
85 | static struct platform_device_id fec_devtype[] = { |
86 | { | |
0ca1e290 | 87 | /* keep it for coldfire */ |
b5680e0b SG |
88 | .name = DRIVER_NAME, |
89 | .driver_data = 0, | |
0ca1e290 SG |
90 | }, { |
91 | .name = "imx25-fec", | |
653d37d8 | 92 | .driver_data = FEC_QUIRK_USE_GASKET, |
0ca1e290 SG |
93 | }, { |
94 | .name = "imx27-fec", | |
97dc499c | 95 | .driver_data = 0, |
b5680e0b SG |
96 | }, { |
97 | .name = "imx28-fec", | |
3d125f9c | 98 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_SWAP_FRAME | |
18803495 | 99 | FEC_QUIRK_SINGLE_MDIO | FEC_QUIRK_HAS_RACC, |
230dec61 SG |
100 | }, { |
101 | .name = "imx6q-fec", | |
ff43da86 | 102 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_GBIT | |
cdffcf1b | 103 | FEC_QUIRK_HAS_BUFDESC_EX | FEC_QUIRK_HAS_CSUM | |
18803495 GU |
104 | FEC_QUIRK_HAS_VLAN | FEC_QUIRK_ERR006358 | |
105 | FEC_QUIRK_HAS_RACC, | |
ca7c4a45 | 106 | }, { |
36803542 | 107 | .name = "mvf600-fec", |
18803495 | 108 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_RACC, |
95a77470 FD |
109 | }, { |
110 | .name = "imx6sx-fec", | |
111 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_GBIT | | |
112 | FEC_QUIRK_HAS_BUFDESC_EX | FEC_QUIRK_HAS_CSUM | | |
f88c7ede | 113 | FEC_QUIRK_HAS_VLAN | FEC_QUIRK_HAS_AVB | |
18803495 | 114 | FEC_QUIRK_ERR007885 | FEC_QUIRK_BUG_CAPTURE | |
ff7566b8 | 115 | FEC_QUIRK_HAS_RACC | FEC_QUIRK_HAS_COALESCE, |
a51d3ab5 FD |
116 | }, { |
117 | .name = "imx6ul-fec", | |
118 | .driver_data = FEC_QUIRK_ENET_MAC | FEC_QUIRK_HAS_GBIT | | |
119 | FEC_QUIRK_HAS_BUFDESC_EX | FEC_QUIRK_HAS_CSUM | | |
120 | FEC_QUIRK_HAS_VLAN | FEC_QUIRK_BUG_CAPTURE | | |
121 | FEC_QUIRK_HAS_RACC | FEC_QUIRK_HAS_COALESCE, | |
0ca1e290 SG |
122 | }, { |
123 | /* sentinel */ | |
124 | } | |
b5680e0b | 125 | }; |
0ca1e290 | 126 | MODULE_DEVICE_TABLE(platform, fec_devtype); |
b5680e0b | 127 | |
ca2cc333 | 128 | enum imx_fec_type { |
a7dd3219 | 129 | IMX25_FEC = 1, /* runs on i.mx25/50/53 */ |
ca2cc333 SG |
130 | IMX27_FEC, /* runs on i.mx27/35/51 */ |
131 | IMX28_FEC, | |
230dec61 | 132 | IMX6Q_FEC, |
36803542 | 133 | MVF600_FEC, |
ba593e00 | 134 | IMX6SX_FEC, |
a51d3ab5 | 135 | IMX6UL_FEC, |
ca2cc333 SG |
136 | }; |
137 | ||
138 | static const struct of_device_id fec_dt_ids[] = { | |
139 | { .compatible = "fsl,imx25-fec", .data = &fec_devtype[IMX25_FEC], }, | |
140 | { .compatible = "fsl,imx27-fec", .data = &fec_devtype[IMX27_FEC], }, | |
141 | { .compatible = "fsl,imx28-fec", .data = &fec_devtype[IMX28_FEC], }, | |
230dec61 | 142 | { .compatible = "fsl,imx6q-fec", .data = &fec_devtype[IMX6Q_FEC], }, |
36803542 | 143 | { .compatible = "fsl,mvf600-fec", .data = &fec_devtype[MVF600_FEC], }, |
ba593e00 | 144 | { .compatible = "fsl,imx6sx-fec", .data = &fec_devtype[IMX6SX_FEC], }, |
a51d3ab5 | 145 | { .compatible = "fsl,imx6ul-fec", .data = &fec_devtype[IMX6UL_FEC], }, |
ca2cc333 SG |
146 | { /* sentinel */ } |
147 | }; | |
148 | MODULE_DEVICE_TABLE(of, fec_dt_ids); | |
149 | ||
49da97dc SG |
150 | static unsigned char macaddr[ETH_ALEN]; |
151 | module_param_array(macaddr, byte, NULL, 0); | |
152 | MODULE_PARM_DESC(macaddr, "FEC Ethernet MAC address"); | |
1da177e4 | 153 | |
49da97dc | 154 | #if defined(CONFIG_M5272) |
1da177e4 LT |
155 | /* |
156 | * Some hardware gets it MAC address out of local flash memory. | |
157 | * if this is non-zero then assume it is the address to get MAC from. | |
158 | */ | |
159 | #if defined(CONFIG_NETtel) | |
160 | #define FEC_FLASHMAC 0xf0006006 | |
161 | #elif defined(CONFIG_GILBARCONAP) || defined(CONFIG_SCALES) | |
162 | #define FEC_FLASHMAC 0xf0006000 | |
1da177e4 LT |
163 | #elif defined(CONFIG_CANCam) |
164 | #define FEC_FLASHMAC 0xf0020000 | |
7dd6a2aa GU |
165 | #elif defined (CONFIG_M5272C3) |
166 | #define FEC_FLASHMAC (0xffe04000 + 4) | |
167 | #elif defined(CONFIG_MOD5272) | |
a7dd3219 | 168 | #define FEC_FLASHMAC 0xffc0406b |
1da177e4 LT |
169 | #else |
170 | #define FEC_FLASHMAC 0 | |
171 | #endif | |
43be6366 | 172 | #endif /* CONFIG_M5272 */ |
ead73183 | 173 | |
cdffcf1b | 174 | /* The FEC stores dest/src/type/vlan, data, and checksum for receive packets. |
1da177e4 | 175 | */ |
cdffcf1b | 176 | #define PKT_MAXBUF_SIZE 1522 |
1da177e4 | 177 | #define PKT_MINBUF_SIZE 64 |
cdffcf1b | 178 | #define PKT_MAXBLR_SIZE 1536 |
1da177e4 | 179 | |
4c09eed9 JB |
180 | /* FEC receive acceleration */ |
181 | #define FEC_RACC_IPDIS (1 << 1) | |
182 | #define FEC_RACC_PRODIS (1 << 2) | |
3ac72b7b | 183 | #define FEC_RACC_SHIFT16 BIT(7) |
4c09eed9 JB |
184 | #define FEC_RACC_OPTIONS (FEC_RACC_IPDIS | FEC_RACC_PRODIS) |
185 | ||
1da177e4 | 186 | /* |
6b265293 | 187 | * The 5270/5271/5280/5282/532x RX control register also contains maximum frame |
1da177e4 LT |
188 | * size bits. Other FEC hardware does not, so we need to take that into |
189 | * account when setting it. | |
190 | */ | |
562d2f8c | 191 | #if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \ |
085e79ed | 192 | defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARM) |
1da177e4 LT |
193 | #define OPT_FRAME_SIZE (PKT_MAXBUF_SIZE << 16) |
194 | #else | |
195 | #define OPT_FRAME_SIZE 0 | |
196 | #endif | |
197 | ||
e6b043d5 BW |
198 | /* FEC MII MMFR bits definition */ |
199 | #define FEC_MMFR_ST (1 << 30) | |
200 | #define FEC_MMFR_OP_READ (2 << 28) | |
201 | #define FEC_MMFR_OP_WRITE (1 << 28) | |
202 | #define FEC_MMFR_PA(v) ((v & 0x1f) << 23) | |
203 | #define FEC_MMFR_RA(v) ((v & 0x1f) << 18) | |
204 | #define FEC_MMFR_TA (2 << 16) | |
205 | #define FEC_MMFR_DATA(v) (v & 0xffff) | |
de40ed31 NA |
206 | /* FEC ECR bits definition */ |
207 | #define FEC_ECR_MAGICEN (1 << 2) | |
208 | #define FEC_ECR_SLEEP (1 << 3) | |
1da177e4 | 209 | |
c3b084c2 | 210 | #define FEC_MII_TIMEOUT 30000 /* us */ |
1da177e4 | 211 | |
22f6b860 SH |
212 | /* Transmitter timeout */ |
213 | #define TX_TIMEOUT (2 * HZ) | |
1da177e4 | 214 | |
baa70a5c FL |
215 | #define FEC_PAUSE_FLAG_AUTONEG 0x1 |
216 | #define FEC_PAUSE_FLAG_ENABLE 0x2 | |
de40ed31 NA |
217 | #define FEC_WOL_HAS_MAGIC_PACKET (0x1 << 0) |
218 | #define FEC_WOL_FLAG_ENABLE (0x1 << 1) | |
219 | #define FEC_WOL_FLAG_SLEEP_ON (0x1 << 2) | |
baa70a5c | 220 | |
1b7bde6d NA |
221 | #define COPYBREAK_DEFAULT 256 |
222 | ||
79f33912 NA |
223 | #define TSO_HEADER_SIZE 128 |
224 | /* Max number of allowed TCP segments for software TSO */ | |
225 | #define FEC_MAX_TSO_SEGS 100 | |
226 | #define FEC_MAX_SKB_DESCS (FEC_MAX_TSO_SEGS * 2 + MAX_SKB_FRAGS) | |
227 | ||
228 | #define IS_TSO_HEADER(txq, addr) \ | |
229 | ((addr >= txq->tso_hdrs_dma) && \ | |
7355f276 | 230 | (addr < txq->tso_hdrs_dma + txq->bd.ring_size * TSO_HEADER_SIZE)) |
79f33912 | 231 | |
e163cc97 LW |
232 | static int mii_cnt; |
233 | ||
7355f276 TK |
234 | static struct bufdesc *fec_enet_get_nextdesc(struct bufdesc *bdp, |
235 | struct bufdesc_prop *bd) | |
236 | { | |
237 | return (bdp >= bd->last) ? bd->base | |
238 | : (struct bufdesc *)(((unsigned)bdp) + bd->dsize); | |
239 | } | |
36e24e2e | 240 | |
7355f276 TK |
241 | static struct bufdesc *fec_enet_get_prevdesc(struct bufdesc *bdp, |
242 | struct bufdesc_prop *bd) | |
243 | { | |
244 | return (bdp <= bd->base) ? bd->last | |
245 | : (struct bufdesc *)(((unsigned)bdp) - bd->dsize); | |
ff43da86 FL |
246 | } |
247 | ||
7355f276 TK |
248 | static int fec_enet_get_bd_index(struct bufdesc *bdp, |
249 | struct bufdesc_prop *bd) | |
61a4427b | 250 | { |
7355f276 | 251 | return ((const char *)bdp - (const char *)bd->base) >> bd->dsize_log2; |
61a4427b NA |
252 | } |
253 | ||
7355f276 | 254 | static int fec_enet_get_free_txdesc_num(struct fec_enet_priv_tx_q *txq) |
6e909283 NA |
255 | { |
256 | int entries; | |
257 | ||
7355f276 TK |
258 | entries = (((const char *)txq->dirty_tx - |
259 | (const char *)txq->bd.cur) >> txq->bd.dsize_log2) - 1; | |
6e909283 | 260 | |
7355f276 | 261 | return entries >= 0 ? entries : entries + txq->bd.ring_size; |
6e909283 NA |
262 | } |
263 | ||
c20e599b | 264 | static void swap_buffer(void *bufaddr, int len) |
b5680e0b SG |
265 | { |
266 | int i; | |
267 | unsigned int *buf = bufaddr; | |
268 | ||
7b487d07 | 269 | for (i = 0; i < len; i += 4, buf++) |
e453789a | 270 | swab32s(buf); |
b5680e0b SG |
271 | } |
272 | ||
1310b544 LW |
273 | static void swap_buffer2(void *dst_buf, void *src_buf, int len) |
274 | { | |
275 | int i; | |
276 | unsigned int *src = src_buf; | |
277 | unsigned int *dst = dst_buf; | |
278 | ||
279 | for (i = 0; i < len; i += 4, src++, dst++) | |
280 | *dst = swab32p(src); | |
281 | } | |
282 | ||
344756f6 RK |
283 | static void fec_dump(struct net_device *ndev) |
284 | { | |
285 | struct fec_enet_private *fep = netdev_priv(ndev); | |
4d494cdc FD |
286 | struct bufdesc *bdp; |
287 | struct fec_enet_priv_tx_q *txq; | |
288 | int index = 0; | |
344756f6 RK |
289 | |
290 | netdev_info(ndev, "TX ring dump\n"); | |
291 | pr_info("Nr SC addr len SKB\n"); | |
292 | ||
4d494cdc | 293 | txq = fep->tx_queue[0]; |
7355f276 | 294 | bdp = txq->bd.base; |
4d494cdc | 295 | |
344756f6 | 296 | do { |
5cfa3039 | 297 | pr_info("%3u %c%c 0x%04x 0x%08x %4u %p\n", |
344756f6 | 298 | index, |
7355f276 | 299 | bdp == txq->bd.cur ? 'S' : ' ', |
4d494cdc | 300 | bdp == txq->dirty_tx ? 'H' : ' ', |
5cfa3039 JB |
301 | fec16_to_cpu(bdp->cbd_sc), |
302 | fec32_to_cpu(bdp->cbd_bufaddr), | |
303 | fec16_to_cpu(bdp->cbd_datlen), | |
4d494cdc | 304 | txq->tx_skbuff[index]); |
7355f276 | 305 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
344756f6 | 306 | index++; |
7355f276 | 307 | } while (bdp != txq->bd.base); |
344756f6 RK |
308 | } |
309 | ||
62a02c98 FD |
310 | static inline bool is_ipv4_pkt(struct sk_buff *skb) |
311 | { | |
312 | return skb->protocol == htons(ETH_P_IP) && ip_hdr(skb)->version == 4; | |
313 | } | |
314 | ||
4c09eed9 JB |
315 | static int |
316 | fec_enet_clear_csum(struct sk_buff *skb, struct net_device *ndev) | |
317 | { | |
318 | /* Only run for packets requiring a checksum. */ | |
319 | if (skb->ip_summed != CHECKSUM_PARTIAL) | |
320 | return 0; | |
321 | ||
322 | if (unlikely(skb_cow_head(skb, 0))) | |
323 | return -1; | |
324 | ||
62a02c98 FD |
325 | if (is_ipv4_pkt(skb)) |
326 | ip_hdr(skb)->check = 0; | |
4c09eed9 JB |
327 | *(__sum16 *)(skb->head + skb->csum_start + skb->csum_offset) = 0; |
328 | ||
329 | return 0; | |
330 | } | |
331 | ||
c4bc44c6 | 332 | static struct bufdesc * |
4d494cdc FD |
333 | fec_enet_txq_submit_frag_skb(struct fec_enet_priv_tx_q *txq, |
334 | struct sk_buff *skb, | |
335 | struct net_device *ndev) | |
1da177e4 | 336 | { |
c556167f | 337 | struct fec_enet_private *fep = netdev_priv(ndev); |
7355f276 | 338 | struct bufdesc *bdp = txq->bd.cur; |
6e909283 NA |
339 | struct bufdesc_ex *ebdp; |
340 | int nr_frags = skb_shinfo(skb)->nr_frags; | |
341 | int frag, frag_len; | |
342 | unsigned short status; | |
343 | unsigned int estatus = 0; | |
344 | skb_frag_t *this_frag; | |
de5fb0a0 | 345 | unsigned int index; |
6e909283 | 346 | void *bufaddr; |
d6bf3143 | 347 | dma_addr_t addr; |
6e909283 | 348 | int i; |
1da177e4 | 349 | |
6e909283 NA |
350 | for (frag = 0; frag < nr_frags; frag++) { |
351 | this_frag = &skb_shinfo(skb)->frags[frag]; | |
7355f276 | 352 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
6e909283 NA |
353 | ebdp = (struct bufdesc_ex *)bdp; |
354 | ||
5cfa3039 | 355 | status = fec16_to_cpu(bdp->cbd_sc); |
6e909283 NA |
356 | status &= ~BD_ENET_TX_STATS; |
357 | status |= (BD_ENET_TX_TC | BD_ENET_TX_READY); | |
358 | frag_len = skb_shinfo(skb)->frags[frag].size; | |
359 | ||
360 | /* Handle the last BD specially */ | |
361 | if (frag == nr_frags - 1) { | |
362 | status |= (BD_ENET_TX_INTR | BD_ENET_TX_LAST); | |
363 | if (fep->bufdesc_ex) { | |
364 | estatus |= BD_ENET_TX_INT; | |
365 | if (unlikely(skb_shinfo(skb)->tx_flags & | |
366 | SKBTX_HW_TSTAMP && fep->hwts_tx_en)) | |
367 | estatus |= BD_ENET_TX_TS; | |
368 | } | |
369 | } | |
370 | ||
371 | if (fep->bufdesc_ex) { | |
6b7e4008 | 372 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 373 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
6e909283 NA |
374 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
375 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
376 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 377 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
6e909283 NA |
378 | } |
379 | ||
380 | bufaddr = page_address(this_frag->page.p) + this_frag->page_offset; | |
381 | ||
7355f276 | 382 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
41ef84ce | 383 | if (((unsigned long) bufaddr) & fep->tx_align || |
6b7e4008 | 384 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
385 | memcpy(txq->tx_bounce[index], bufaddr, frag_len); |
386 | bufaddr = txq->tx_bounce[index]; | |
6e909283 | 387 | |
6b7e4008 | 388 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
6e909283 NA |
389 | swap_buffer(bufaddr, frag_len); |
390 | } | |
391 | ||
d6bf3143 RK |
392 | addr = dma_map_single(&fep->pdev->dev, bufaddr, frag_len, |
393 | DMA_TO_DEVICE); | |
394 | if (dma_mapping_error(&fep->pdev->dev, addr)) { | |
6e909283 NA |
395 | if (net_ratelimit()) |
396 | netdev_err(ndev, "Tx DMA memory map failed\n"); | |
397 | goto dma_mapping_error; | |
398 | } | |
399 | ||
5cfa3039 JB |
400 | bdp->cbd_bufaddr = cpu_to_fec32(addr); |
401 | bdp->cbd_datlen = cpu_to_fec16(frag_len); | |
be293467 TK |
402 | /* Make sure the updates to rest of the descriptor are |
403 | * performed before transferring ownership. | |
404 | */ | |
405 | wmb(); | |
5cfa3039 | 406 | bdp->cbd_sc = cpu_to_fec16(status); |
6e909283 NA |
407 | } |
408 | ||
c4bc44c6 | 409 | return bdp; |
6e909283 | 410 | dma_mapping_error: |
7355f276 | 411 | bdp = txq->bd.cur; |
6e909283 | 412 | for (i = 0; i < frag; i++) { |
7355f276 | 413 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
5cfa3039 JB |
414 | dma_unmap_single(&fep->pdev->dev, fec32_to_cpu(bdp->cbd_bufaddr), |
415 | fec16_to_cpu(bdp->cbd_datlen), DMA_TO_DEVICE); | |
6e909283 | 416 | } |
c4bc44c6 | 417 | return ERR_PTR(-ENOMEM); |
6e909283 | 418 | } |
1da177e4 | 419 | |
4d494cdc FD |
420 | static int fec_enet_txq_submit_skb(struct fec_enet_priv_tx_q *txq, |
421 | struct sk_buff *skb, struct net_device *ndev) | |
6e909283 NA |
422 | { |
423 | struct fec_enet_private *fep = netdev_priv(ndev); | |
6e909283 NA |
424 | int nr_frags = skb_shinfo(skb)->nr_frags; |
425 | struct bufdesc *bdp, *last_bdp; | |
426 | void *bufaddr; | |
d6bf3143 | 427 | dma_addr_t addr; |
6e909283 NA |
428 | unsigned short status; |
429 | unsigned short buflen; | |
430 | unsigned int estatus = 0; | |
431 | unsigned int index; | |
79f33912 | 432 | int entries_free; |
22f6b860 | 433 | |
7355f276 | 434 | entries_free = fec_enet_get_free_txdesc_num(txq); |
79f33912 NA |
435 | if (entries_free < MAX_SKB_FRAGS + 1) { |
436 | dev_kfree_skb_any(skb); | |
437 | if (net_ratelimit()) | |
438 | netdev_err(ndev, "NOT enough BD for SG!\n"); | |
439 | return NETDEV_TX_OK; | |
440 | } | |
441 | ||
4c09eed9 JB |
442 | /* Protocol checksum off-load for TCP and UDP. */ |
443 | if (fec_enet_clear_csum(skb, ndev)) { | |
8e7e6874 | 444 | dev_kfree_skb_any(skb); |
4c09eed9 JB |
445 | return NETDEV_TX_OK; |
446 | } | |
447 | ||
6e909283 | 448 | /* Fill in a Tx ring entry */ |
7355f276 | 449 | bdp = txq->bd.cur; |
c4bc44c6 | 450 | last_bdp = bdp; |
5cfa3039 | 451 | status = fec16_to_cpu(bdp->cbd_sc); |
0e702ab3 | 452 | status &= ~BD_ENET_TX_STATS; |
1da177e4 | 453 | |
22f6b860 | 454 | /* Set buffer length and buffer pointer */ |
9555b31e | 455 | bufaddr = skb->data; |
6e909283 | 456 | buflen = skb_headlen(skb); |
1da177e4 | 457 | |
7355f276 | 458 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
41ef84ce | 459 | if (((unsigned long) bufaddr) & fep->tx_align || |
6b7e4008 | 460 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
461 | memcpy(txq->tx_bounce[index], skb->data, buflen); |
462 | bufaddr = txq->tx_bounce[index]; | |
1da177e4 | 463 | |
6b7e4008 | 464 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
6e909283 NA |
465 | swap_buffer(bufaddr, buflen); |
466 | } | |
6aa20a22 | 467 | |
d6bf3143 RK |
468 | /* Push the data cache so the CPM does not get stale memory data. */ |
469 | addr = dma_map_single(&fep->pdev->dev, bufaddr, buflen, DMA_TO_DEVICE); | |
470 | if (dma_mapping_error(&fep->pdev->dev, addr)) { | |
d842a31f DFB |
471 | dev_kfree_skb_any(skb); |
472 | if (net_ratelimit()) | |
473 | netdev_err(ndev, "Tx DMA memory map failed\n"); | |
474 | return NETDEV_TX_OK; | |
475 | } | |
1da177e4 | 476 | |
6e909283 | 477 | if (nr_frags) { |
c4bc44c6 | 478 | last_bdp = fec_enet_txq_submit_frag_skb(txq, skb, ndev); |
fc75ba51 TK |
479 | if (IS_ERR(last_bdp)) { |
480 | dma_unmap_single(&fep->pdev->dev, addr, | |
481 | buflen, DMA_TO_DEVICE); | |
482 | dev_kfree_skb_any(skb); | |
c4bc44c6 | 483 | return NETDEV_TX_OK; |
fc75ba51 | 484 | } |
6e909283 NA |
485 | } else { |
486 | status |= (BD_ENET_TX_INTR | BD_ENET_TX_LAST); | |
487 | if (fep->bufdesc_ex) { | |
488 | estatus = BD_ENET_TX_INT; | |
489 | if (unlikely(skb_shinfo(skb)->tx_flags & | |
490 | SKBTX_HW_TSTAMP && fep->hwts_tx_en)) | |
491 | estatus |= BD_ENET_TX_TS; | |
492 | } | |
493 | } | |
fc75ba51 TK |
494 | bdp->cbd_bufaddr = cpu_to_fec32(addr); |
495 | bdp->cbd_datlen = cpu_to_fec16(buflen); | |
6e909283 | 496 | |
ff43da86 FL |
497 | if (fep->bufdesc_ex) { |
498 | ||
499 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
6e909283 | 500 | |
ff43da86 | 501 | if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP && |
6e909283 | 502 | fep->hwts_tx_en)) |
6605b730 | 503 | skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS; |
4c09eed9 | 504 | |
6b7e4008 | 505 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 506 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
befe8213 | 507 | |
6e909283 NA |
508 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
509 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
510 | ||
511 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 512 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
6605b730 | 513 | } |
03191656 | 514 | |
7355f276 | 515 | index = fec_enet_get_bd_index(last_bdp, &txq->bd); |
6e909283 | 516 | /* Save skb pointer */ |
4d494cdc | 517 | txq->tx_skbuff[index] = skb; |
6e909283 | 518 | |
be293467 TK |
519 | /* Make sure the updates to rest of the descriptor are performed before |
520 | * transferring ownership. | |
521 | */ | |
522 | wmb(); | |
6e909283 | 523 | |
fb8ef788 DFB |
524 | /* Send it on its way. Tell FEC it's ready, interrupt when done, |
525 | * it's the last BD of the frame, and to put the CRC on the end. | |
526 | */ | |
6e909283 | 527 | status |= (BD_ENET_TX_READY | BD_ENET_TX_TC); |
5cfa3039 | 528 | bdp->cbd_sc = cpu_to_fec16(status); |
fb8ef788 | 529 | |
22f6b860 | 530 | /* If this was the last BD in the ring, start at the beginning again. */ |
7355f276 | 531 | bdp = fec_enet_get_nextdesc(last_bdp, &txq->bd); |
1da177e4 | 532 | |
7a2a8451 ED |
533 | skb_tx_timestamp(skb); |
534 | ||
c4bc44c6 | 535 | /* Make sure the update to bdp and tx_skbuff are performed before |
7355f276 | 536 | * txq->bd.cur. |
c4bc44c6 KH |
537 | */ |
538 | wmb(); | |
7355f276 | 539 | txq->bd.cur = bdp; |
de5fb0a0 | 540 | |
de5fb0a0 | 541 | /* Trigger transmission start */ |
53bb20d1 | 542 | writel(0, txq->bd.reg_desc_active); |
1da177e4 | 543 | |
6e909283 | 544 | return 0; |
1da177e4 LT |
545 | } |
546 | ||
79f33912 | 547 | static int |
4d494cdc FD |
548 | fec_enet_txq_put_data_tso(struct fec_enet_priv_tx_q *txq, struct sk_buff *skb, |
549 | struct net_device *ndev, | |
550 | struct bufdesc *bdp, int index, char *data, | |
551 | int size, bool last_tcp, bool is_last) | |
61a4427b NA |
552 | { |
553 | struct fec_enet_private *fep = netdev_priv(ndev); | |
61cd2ebb | 554 | struct bufdesc_ex *ebdp = container_of(bdp, struct bufdesc_ex, desc); |
79f33912 NA |
555 | unsigned short status; |
556 | unsigned int estatus = 0; | |
d6bf3143 | 557 | dma_addr_t addr; |
61a4427b | 558 | |
5cfa3039 | 559 | status = fec16_to_cpu(bdp->cbd_sc); |
79f33912 | 560 | status &= ~BD_ENET_TX_STATS; |
61a4427b | 561 | |
79f33912 | 562 | status |= (BD_ENET_TX_TC | BD_ENET_TX_READY); |
79f33912 | 563 | |
41ef84ce | 564 | if (((unsigned long) data) & fep->tx_align || |
6b7e4008 | 565 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
566 | memcpy(txq->tx_bounce[index], data, size); |
567 | data = txq->tx_bounce[index]; | |
79f33912 | 568 | |
6b7e4008 | 569 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
79f33912 NA |
570 | swap_buffer(data, size); |
571 | } | |
572 | ||
d6bf3143 RK |
573 | addr = dma_map_single(&fep->pdev->dev, data, size, DMA_TO_DEVICE); |
574 | if (dma_mapping_error(&fep->pdev->dev, addr)) { | |
79f33912 | 575 | dev_kfree_skb_any(skb); |
6e909283 | 576 | if (net_ratelimit()) |
79f33912 | 577 | netdev_err(ndev, "Tx DMA memory map failed\n"); |
61a4427b NA |
578 | return NETDEV_TX_BUSY; |
579 | } | |
580 | ||
5cfa3039 JB |
581 | bdp->cbd_datlen = cpu_to_fec16(size); |
582 | bdp->cbd_bufaddr = cpu_to_fec32(addr); | |
d6bf3143 | 583 | |
79f33912 | 584 | if (fep->bufdesc_ex) { |
6b7e4008 | 585 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 586 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
79f33912 NA |
587 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
588 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
589 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 590 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
79f33912 NA |
591 | } |
592 | ||
593 | /* Handle the last BD specially */ | |
594 | if (last_tcp) | |
595 | status |= (BD_ENET_TX_LAST | BD_ENET_TX_TC); | |
596 | if (is_last) { | |
597 | status |= BD_ENET_TX_INTR; | |
598 | if (fep->bufdesc_ex) | |
5cfa3039 | 599 | ebdp->cbd_esc |= cpu_to_fec32(BD_ENET_TX_INT); |
79f33912 NA |
600 | } |
601 | ||
5cfa3039 | 602 | bdp->cbd_sc = cpu_to_fec16(status); |
79f33912 NA |
603 | |
604 | return 0; | |
605 | } | |
606 | ||
607 | static int | |
4d494cdc FD |
608 | fec_enet_txq_put_hdr_tso(struct fec_enet_priv_tx_q *txq, |
609 | struct sk_buff *skb, struct net_device *ndev, | |
610 | struct bufdesc *bdp, int index) | |
79f33912 NA |
611 | { |
612 | struct fec_enet_private *fep = netdev_priv(ndev); | |
79f33912 | 613 | int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb); |
61cd2ebb | 614 | struct bufdesc_ex *ebdp = container_of(bdp, struct bufdesc_ex, desc); |
79f33912 NA |
615 | void *bufaddr; |
616 | unsigned long dmabuf; | |
617 | unsigned short status; | |
618 | unsigned int estatus = 0; | |
619 | ||
5cfa3039 | 620 | status = fec16_to_cpu(bdp->cbd_sc); |
79f33912 NA |
621 | status &= ~BD_ENET_TX_STATS; |
622 | status |= (BD_ENET_TX_TC | BD_ENET_TX_READY); | |
623 | ||
4d494cdc FD |
624 | bufaddr = txq->tso_hdrs + index * TSO_HEADER_SIZE; |
625 | dmabuf = txq->tso_hdrs_dma + index * TSO_HEADER_SIZE; | |
41ef84ce | 626 | if (((unsigned long)bufaddr) & fep->tx_align || |
6b7e4008 | 627 | fep->quirks & FEC_QUIRK_SWAP_FRAME) { |
4d494cdc FD |
628 | memcpy(txq->tx_bounce[index], skb->data, hdr_len); |
629 | bufaddr = txq->tx_bounce[index]; | |
79f33912 | 630 | |
6b7e4008 | 631 | if (fep->quirks & FEC_QUIRK_SWAP_FRAME) |
79f33912 NA |
632 | swap_buffer(bufaddr, hdr_len); |
633 | ||
634 | dmabuf = dma_map_single(&fep->pdev->dev, bufaddr, | |
635 | hdr_len, DMA_TO_DEVICE); | |
636 | if (dma_mapping_error(&fep->pdev->dev, dmabuf)) { | |
637 | dev_kfree_skb_any(skb); | |
638 | if (net_ratelimit()) | |
639 | netdev_err(ndev, "Tx DMA memory map failed\n"); | |
640 | return NETDEV_TX_BUSY; | |
641 | } | |
642 | } | |
643 | ||
5cfa3039 JB |
644 | bdp->cbd_bufaddr = cpu_to_fec32(dmabuf); |
645 | bdp->cbd_datlen = cpu_to_fec16(hdr_len); | |
79f33912 NA |
646 | |
647 | if (fep->bufdesc_ex) { | |
6b7e4008 | 648 | if (fep->quirks & FEC_QUIRK_HAS_AVB) |
53bb20d1 | 649 | estatus |= FEC_TX_BD_FTYPE(txq->bd.qid); |
79f33912 NA |
650 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
651 | estatus |= BD_ENET_TX_PINS | BD_ENET_TX_IINS; | |
652 | ebdp->cbd_bdu = 0; | |
5cfa3039 | 653 | ebdp->cbd_esc = cpu_to_fec32(estatus); |
79f33912 NA |
654 | } |
655 | ||
5cfa3039 | 656 | bdp->cbd_sc = cpu_to_fec16(status); |
79f33912 NA |
657 | |
658 | return 0; | |
659 | } | |
660 | ||
4d494cdc FD |
661 | static int fec_enet_txq_submit_tso(struct fec_enet_priv_tx_q *txq, |
662 | struct sk_buff *skb, | |
663 | struct net_device *ndev) | |
79f33912 NA |
664 | { |
665 | struct fec_enet_private *fep = netdev_priv(ndev); | |
666 | int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb); | |
667 | int total_len, data_left; | |
7355f276 | 668 | struct bufdesc *bdp = txq->bd.cur; |
79f33912 NA |
669 | struct tso_t tso; |
670 | unsigned int index = 0; | |
671 | int ret; | |
672 | ||
7355f276 | 673 | if (tso_count_descs(skb) >= fec_enet_get_free_txdesc_num(txq)) { |
79f33912 NA |
674 | dev_kfree_skb_any(skb); |
675 | if (net_ratelimit()) | |
676 | netdev_err(ndev, "NOT enough BD for TSO!\n"); | |
677 | return NETDEV_TX_OK; | |
678 | } | |
679 | ||
680 | /* Protocol checksum off-load for TCP and UDP. */ | |
681 | if (fec_enet_clear_csum(skb, ndev)) { | |
682 | dev_kfree_skb_any(skb); | |
683 | return NETDEV_TX_OK; | |
684 | } | |
685 | ||
686 | /* Initialize the TSO handler, and prepare the first payload */ | |
687 | tso_start(skb, &tso); | |
688 | ||
689 | total_len = skb->len - hdr_len; | |
690 | while (total_len > 0) { | |
691 | char *hdr; | |
692 | ||
7355f276 | 693 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
79f33912 NA |
694 | data_left = min_t(int, skb_shinfo(skb)->gso_size, total_len); |
695 | total_len -= data_left; | |
696 | ||
697 | /* prepare packet headers: MAC + IP + TCP */ | |
4d494cdc | 698 | hdr = txq->tso_hdrs + index * TSO_HEADER_SIZE; |
79f33912 | 699 | tso_build_hdr(skb, hdr, &tso, data_left, total_len == 0); |
4d494cdc | 700 | ret = fec_enet_txq_put_hdr_tso(txq, skb, ndev, bdp, index); |
79f33912 NA |
701 | if (ret) |
702 | goto err_release; | |
703 | ||
704 | while (data_left > 0) { | |
705 | int size; | |
706 | ||
707 | size = min_t(int, tso.size, data_left); | |
7355f276 TK |
708 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
709 | index = fec_enet_get_bd_index(bdp, &txq->bd); | |
4d494cdc FD |
710 | ret = fec_enet_txq_put_data_tso(txq, skb, ndev, |
711 | bdp, index, | |
712 | tso.data, size, | |
713 | size == data_left, | |
79f33912 NA |
714 | total_len == 0); |
715 | if (ret) | |
716 | goto err_release; | |
717 | ||
718 | data_left -= size; | |
719 | tso_build_data(skb, &tso, size); | |
720 | } | |
721 | ||
7355f276 | 722 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
79f33912 NA |
723 | } |
724 | ||
725 | /* Save skb pointer */ | |
4d494cdc | 726 | txq->tx_skbuff[index] = skb; |
79f33912 | 727 | |
79f33912 | 728 | skb_tx_timestamp(skb); |
7355f276 | 729 | txq->bd.cur = bdp; |
79f33912 NA |
730 | |
731 | /* Trigger transmission start */ | |
6b7e4008 | 732 | if (!(fep->quirks & FEC_QUIRK_ERR007885) || |
53bb20d1 TK |
733 | !readl(txq->bd.reg_desc_active) || |
734 | !readl(txq->bd.reg_desc_active) || | |
735 | !readl(txq->bd.reg_desc_active) || | |
736 | !readl(txq->bd.reg_desc_active)) | |
737 | writel(0, txq->bd.reg_desc_active); | |
79f33912 NA |
738 | |
739 | return 0; | |
740 | ||
741 | err_release: | |
742 | /* TODO: Release all used data descriptors for TSO */ | |
743 | return ret; | |
744 | } | |
745 | ||
746 | static netdev_tx_t | |
747 | fec_enet_start_xmit(struct sk_buff *skb, struct net_device *ndev) | |
748 | { | |
749 | struct fec_enet_private *fep = netdev_priv(ndev); | |
750 | int entries_free; | |
4d494cdc FD |
751 | unsigned short queue; |
752 | struct fec_enet_priv_tx_q *txq; | |
753 | struct netdev_queue *nq; | |
79f33912 NA |
754 | int ret; |
755 | ||
4d494cdc FD |
756 | queue = skb_get_queue_mapping(skb); |
757 | txq = fep->tx_queue[queue]; | |
758 | nq = netdev_get_tx_queue(ndev, queue); | |
759 | ||
79f33912 | 760 | if (skb_is_gso(skb)) |
4d494cdc | 761 | ret = fec_enet_txq_submit_tso(txq, skb, ndev); |
79f33912 | 762 | else |
4d494cdc | 763 | ret = fec_enet_txq_submit_skb(txq, skb, ndev); |
6e909283 NA |
764 | if (ret) |
765 | return ret; | |
61a4427b | 766 | |
7355f276 | 767 | entries_free = fec_enet_get_free_txdesc_num(txq); |
4d494cdc FD |
768 | if (entries_free <= txq->tx_stop_threshold) |
769 | netif_tx_stop_queue(nq); | |
61a4427b NA |
770 | |
771 | return NETDEV_TX_OK; | |
772 | } | |
773 | ||
14109a59 FL |
774 | /* Init RX & TX buffer descriptors |
775 | */ | |
776 | static void fec_enet_bd_init(struct net_device *dev) | |
777 | { | |
778 | struct fec_enet_private *fep = netdev_priv(dev); | |
4d494cdc FD |
779 | struct fec_enet_priv_tx_q *txq; |
780 | struct fec_enet_priv_rx_q *rxq; | |
14109a59 FL |
781 | struct bufdesc *bdp; |
782 | unsigned int i; | |
59d0f746 | 783 | unsigned int q; |
14109a59 | 784 | |
59d0f746 FL |
785 | for (q = 0; q < fep->num_rx_queues; q++) { |
786 | /* Initialize the receive buffer descriptors. */ | |
787 | rxq = fep->rx_queue[q]; | |
7355f276 | 788 | bdp = rxq->bd.base; |
4d494cdc | 789 | |
7355f276 | 790 | for (i = 0; i < rxq->bd.ring_size; i++) { |
14109a59 | 791 | |
59d0f746 FL |
792 | /* Initialize the BD for every fragment in the page. */ |
793 | if (bdp->cbd_bufaddr) | |
5cfa3039 | 794 | bdp->cbd_sc = cpu_to_fec16(BD_ENET_RX_EMPTY); |
59d0f746 | 795 | else |
5cfa3039 | 796 | bdp->cbd_sc = cpu_to_fec16(0); |
7355f276 | 797 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
59d0f746 FL |
798 | } |
799 | ||
800 | /* Set the last buffer to wrap */ | |
7355f276 | 801 | bdp = fec_enet_get_prevdesc(bdp, &rxq->bd); |
5cfa3039 | 802 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
59d0f746 | 803 | |
7355f276 | 804 | rxq->bd.cur = rxq->bd.base; |
59d0f746 FL |
805 | } |
806 | ||
807 | for (q = 0; q < fep->num_tx_queues; q++) { | |
808 | /* ...and the same for transmit */ | |
809 | txq = fep->tx_queue[q]; | |
7355f276 TK |
810 | bdp = txq->bd.base; |
811 | txq->bd.cur = bdp; | |
59d0f746 | 812 | |
7355f276 | 813 | for (i = 0; i < txq->bd.ring_size; i++) { |
59d0f746 | 814 | /* Initialize the BD for every fragment in the page. */ |
5cfa3039 | 815 | bdp->cbd_sc = cpu_to_fec16(0); |
59d0f746 FL |
816 | if (txq->tx_skbuff[i]) { |
817 | dev_kfree_skb_any(txq->tx_skbuff[i]); | |
818 | txq->tx_skbuff[i] = NULL; | |
819 | } | |
5cfa3039 | 820 | bdp->cbd_bufaddr = cpu_to_fec32(0); |
7355f276 | 821 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
59d0f746 FL |
822 | } |
823 | ||
824 | /* Set the last buffer to wrap */ | |
7355f276 | 825 | bdp = fec_enet_get_prevdesc(bdp, &txq->bd); |
5cfa3039 | 826 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
59d0f746 | 827 | txq->dirty_tx = bdp; |
14109a59 | 828 | } |
59d0f746 | 829 | } |
14109a59 | 830 | |
ce99d0d3 FL |
831 | static void fec_enet_active_rxring(struct net_device *ndev) |
832 | { | |
833 | struct fec_enet_private *fep = netdev_priv(ndev); | |
834 | int i; | |
835 | ||
836 | for (i = 0; i < fep->num_rx_queues; i++) | |
53bb20d1 | 837 | writel(0, fep->rx_queue[i]->bd.reg_desc_active); |
ce99d0d3 FL |
838 | } |
839 | ||
59d0f746 FL |
840 | static void fec_enet_enable_ring(struct net_device *ndev) |
841 | { | |
842 | struct fec_enet_private *fep = netdev_priv(ndev); | |
843 | struct fec_enet_priv_tx_q *txq; | |
844 | struct fec_enet_priv_rx_q *rxq; | |
845 | int i; | |
14109a59 | 846 | |
59d0f746 FL |
847 | for (i = 0; i < fep->num_rx_queues; i++) { |
848 | rxq = fep->rx_queue[i]; | |
7355f276 | 849 | writel(rxq->bd.dma, fep->hwp + FEC_R_DES_START(i)); |
d543a762 | 850 | writel(PKT_MAXBLR_SIZE, fep->hwp + FEC_R_BUFF_SIZE(i)); |
14109a59 | 851 | |
59d0f746 FL |
852 | /* enable DMA1/2 */ |
853 | if (i) | |
854 | writel(RCMR_MATCHEN | RCMR_CMP(i), | |
855 | fep->hwp + FEC_RCMR(i)); | |
856 | } | |
14109a59 | 857 | |
59d0f746 FL |
858 | for (i = 0; i < fep->num_tx_queues; i++) { |
859 | txq = fep->tx_queue[i]; | |
7355f276 | 860 | writel(txq->bd.dma, fep->hwp + FEC_X_DES_START(i)); |
59d0f746 FL |
861 | |
862 | /* enable DMA1/2 */ | |
863 | if (i) | |
864 | writel(DMA_CLASS_EN | IDLE_SLOPE(i), | |
865 | fep->hwp + FEC_DMA_CFG(i)); | |
14109a59 | 866 | } |
59d0f746 | 867 | } |
14109a59 | 868 | |
59d0f746 FL |
869 | static void fec_enet_reset_skb(struct net_device *ndev) |
870 | { | |
871 | struct fec_enet_private *fep = netdev_priv(ndev); | |
872 | struct fec_enet_priv_tx_q *txq; | |
873 | int i, j; | |
874 | ||
875 | for (i = 0; i < fep->num_tx_queues; i++) { | |
876 | txq = fep->tx_queue[i]; | |
877 | ||
7355f276 | 878 | for (j = 0; j < txq->bd.ring_size; j++) { |
59d0f746 FL |
879 | if (txq->tx_skbuff[j]) { |
880 | dev_kfree_skb_any(txq->tx_skbuff[j]); | |
881 | txq->tx_skbuff[j] = NULL; | |
882 | } | |
883 | } | |
884 | } | |
14109a59 FL |
885 | } |
886 | ||
dbc64a8e RK |
887 | /* |
888 | * This function is called to start or restart the FEC during a link | |
889 | * change, transmit timeout, or to reconfigure the FEC. The network | |
890 | * packet processing for this device must be stopped before this call. | |
45993653 | 891 | */ |
1da177e4 | 892 | static void |
ef83337d | 893 | fec_restart(struct net_device *ndev) |
1da177e4 | 894 | { |
c556167f | 895 | struct fec_enet_private *fep = netdev_priv(ndev); |
4c09eed9 | 896 | u32 val; |
cd1f402c UKK |
897 | u32 temp_mac[2]; |
898 | u32 rcntl = OPT_FRAME_SIZE | 0x04; | |
230dec61 | 899 | u32 ecntl = 0x2; /* ETHEREN */ |
1da177e4 | 900 | |
106c314c FD |
901 | /* Whack a reset. We should wait for this. |
902 | * For i.MX6SX SOC, enet use AXI bus, we use disable MAC | |
903 | * instead of reset MAC itself. | |
904 | */ | |
6b7e4008 | 905 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { |
106c314c FD |
906 | writel(0, fep->hwp + FEC_ECNTRL); |
907 | } else { | |
908 | writel(1, fep->hwp + FEC_ECNTRL); | |
909 | udelay(10); | |
910 | } | |
1da177e4 | 911 | |
45993653 UKK |
912 | /* |
913 | * enet-mac reset will reset mac address registers too, | |
914 | * so need to reconfigure it. | |
915 | */ | |
b82d44d7 GS |
916 | memcpy(&temp_mac, ndev->dev_addr, ETH_ALEN); |
917 | writel((__force u32)cpu_to_be32(temp_mac[0]), | |
918 | fep->hwp + FEC_ADDR_LOW); | |
919 | writel((__force u32)cpu_to_be32(temp_mac[1]), | |
920 | fep->hwp + FEC_ADDR_HIGH); | |
1da177e4 | 921 | |
45993653 | 922 | /* Clear any outstanding interrupt. */ |
e17f7fec | 923 | writel(0xffffffff, fep->hwp + FEC_IEVENT); |
1da177e4 | 924 | |
14109a59 FL |
925 | fec_enet_bd_init(ndev); |
926 | ||
59d0f746 | 927 | fec_enet_enable_ring(ndev); |
45993653 | 928 | |
59d0f746 FL |
929 | /* Reset tx SKB buffers. */ |
930 | fec_enet_reset_skb(ndev); | |
97b72e43 | 931 | |
45993653 | 932 | /* Enable MII mode */ |
ef83337d | 933 | if (fep->full_duplex == DUPLEX_FULL) { |
cd1f402c | 934 | /* FD enable */ |
45993653 UKK |
935 | writel(0x04, fep->hwp + FEC_X_CNTRL); |
936 | } else { | |
cd1f402c UKK |
937 | /* No Rcv on Xmit */ |
938 | rcntl |= 0x02; | |
45993653 UKK |
939 | writel(0x0, fep->hwp + FEC_X_CNTRL); |
940 | } | |
cd1f402c | 941 | |
45993653 UKK |
942 | /* Set MII speed */ |
943 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); | |
944 | ||
d1391930 | 945 | #if !defined(CONFIG_M5272) |
18803495 | 946 | if (fep->quirks & FEC_QUIRK_HAS_RACC) { |
18803495 | 947 | val = readl(fep->hwp + FEC_RACC); |
3ac72b7b EN |
948 | /* align IP header */ |
949 | val |= FEC_RACC_SHIFT16; | |
18803495 | 950 | if (fep->csum_flags & FLAG_RX_CSUM_ENABLED) |
3ac72b7b | 951 | /* set RX checksum */ |
18803495 GU |
952 | val |= FEC_RACC_OPTIONS; |
953 | else | |
954 | val &= ~FEC_RACC_OPTIONS; | |
955 | writel(val, fep->hwp + FEC_RACC); | |
32867fcc | 956 | writel(PKT_MAXBUF_SIZE, fep->hwp + FEC_FTRL); |
18803495 | 957 | } |
d1391930 | 958 | #endif |
4c09eed9 | 959 | |
45993653 UKK |
960 | /* |
961 | * The phy interface and speed need to get configured | |
962 | * differently on enet-mac. | |
963 | */ | |
6b7e4008 | 964 | if (fep->quirks & FEC_QUIRK_ENET_MAC) { |
cd1f402c UKK |
965 | /* Enable flow control and length check */ |
966 | rcntl |= 0x40000000 | 0x00000020; | |
45993653 | 967 | |
230dec61 | 968 | /* RGMII, RMII or MII */ |
e813bb2b MP |
969 | if (fep->phy_interface == PHY_INTERFACE_MODE_RGMII || |
970 | fep->phy_interface == PHY_INTERFACE_MODE_RGMII_ID || | |
971 | fep->phy_interface == PHY_INTERFACE_MODE_RGMII_RXID || | |
972 | fep->phy_interface == PHY_INTERFACE_MODE_RGMII_TXID) | |
230dec61 SG |
973 | rcntl |= (1 << 6); |
974 | else if (fep->phy_interface == PHY_INTERFACE_MODE_RMII) | |
cd1f402c | 975 | rcntl |= (1 << 8); |
45993653 | 976 | else |
cd1f402c | 977 | rcntl &= ~(1 << 8); |
45993653 | 978 | |
230dec61 | 979 | /* 1G, 100M or 10M */ |
45f5c327 PR |
980 | if (ndev->phydev) { |
981 | if (ndev->phydev->speed == SPEED_1000) | |
230dec61 | 982 | ecntl |= (1 << 5); |
45f5c327 | 983 | else if (ndev->phydev->speed == SPEED_100) |
230dec61 SG |
984 | rcntl &= ~(1 << 9); |
985 | else | |
986 | rcntl |= (1 << 9); | |
987 | } | |
45993653 UKK |
988 | } else { |
989 | #ifdef FEC_MIIGSK_ENR | |
6b7e4008 | 990 | if (fep->quirks & FEC_QUIRK_USE_GASKET) { |
8d82f219 | 991 | u32 cfgr; |
45993653 UKK |
992 | /* disable the gasket and wait */ |
993 | writel(0, fep->hwp + FEC_MIIGSK_ENR); | |
994 | while (readl(fep->hwp + FEC_MIIGSK_ENR) & 4) | |
995 | udelay(1); | |
996 | ||
997 | /* | |
998 | * configure the gasket: | |
999 | * RMII, 50 MHz, no loopback, no echo | |
0ca1e290 | 1000 | * MII, 25 MHz, no loopback, no echo |
45993653 | 1001 | */ |
8d82f219 EB |
1002 | cfgr = (fep->phy_interface == PHY_INTERFACE_MODE_RMII) |
1003 | ? BM_MIIGSK_CFGR_RMII : BM_MIIGSK_CFGR_MII; | |
45f5c327 | 1004 | if (ndev->phydev && ndev->phydev->speed == SPEED_10) |
8d82f219 EB |
1005 | cfgr |= BM_MIIGSK_CFGR_FRCONT_10M; |
1006 | writel(cfgr, fep->hwp + FEC_MIIGSK_CFGR); | |
45993653 UKK |
1007 | |
1008 | /* re-enable the gasket */ | |
1009 | writel(2, fep->hwp + FEC_MIIGSK_ENR); | |
97b72e43 | 1010 | } |
45993653 UKK |
1011 | #endif |
1012 | } | |
baa70a5c | 1013 | |
d1391930 | 1014 | #if !defined(CONFIG_M5272) |
baa70a5c FL |
1015 | /* enable pause frame*/ |
1016 | if ((fep->pause_flag & FEC_PAUSE_FLAG_ENABLE) || | |
1017 | ((fep->pause_flag & FEC_PAUSE_FLAG_AUTONEG) && | |
45f5c327 | 1018 | ndev->phydev && ndev->phydev->pause)) { |
baa70a5c FL |
1019 | rcntl |= FEC_ENET_FCE; |
1020 | ||
4c09eed9 | 1021 | /* set FIFO threshold parameter to reduce overrun */ |
baa70a5c FL |
1022 | writel(FEC_ENET_RSEM_V, fep->hwp + FEC_R_FIFO_RSEM); |
1023 | writel(FEC_ENET_RSFL_V, fep->hwp + FEC_R_FIFO_RSFL); | |
1024 | writel(FEC_ENET_RAEM_V, fep->hwp + FEC_R_FIFO_RAEM); | |
1025 | writel(FEC_ENET_RAFL_V, fep->hwp + FEC_R_FIFO_RAFL); | |
1026 | ||
1027 | /* OPD */ | |
1028 | writel(FEC_ENET_OPD_V, fep->hwp + FEC_OPD); | |
1029 | } else { | |
1030 | rcntl &= ~FEC_ENET_FCE; | |
1031 | } | |
d1391930 | 1032 | #endif /* !defined(CONFIG_M5272) */ |
baa70a5c | 1033 | |
cd1f402c | 1034 | writel(rcntl, fep->hwp + FEC_R_CNTRL); |
3b2b74ca | 1035 | |
84fe6182 SW |
1036 | /* Setup multicast filter. */ |
1037 | set_multicast_list(ndev); | |
1038 | #ifndef CONFIG_M5272 | |
1039 | writel(0, fep->hwp + FEC_HASH_TABLE_HIGH); | |
1040 | writel(0, fep->hwp + FEC_HASH_TABLE_LOW); | |
1041 | #endif | |
1042 | ||
6b7e4008 | 1043 | if (fep->quirks & FEC_QUIRK_ENET_MAC) { |
230dec61 SG |
1044 | /* enable ENET endian swap */ |
1045 | ecntl |= (1 << 8); | |
1046 | /* enable ENET store and forward mode */ | |
1047 | writel(1 << 8, fep->hwp + FEC_X_WMRK); | |
1048 | } | |
1049 | ||
ff43da86 FL |
1050 | if (fep->bufdesc_ex) |
1051 | ecntl |= (1 << 4); | |
6605b730 | 1052 | |
38ae92dc | 1053 | #ifndef CONFIG_M5272 |
b9eef55c JB |
1054 | /* Enable the MIB statistic event counters */ |
1055 | writel(0 << 31, fep->hwp + FEC_MIB_CTRLSTAT); | |
38ae92dc CH |
1056 | #endif |
1057 | ||
45993653 | 1058 | /* And last, enable the transmit and receive processing */ |
230dec61 | 1059 | writel(ecntl, fep->hwp + FEC_ECNTRL); |
ce99d0d3 | 1060 | fec_enet_active_rxring(ndev); |
45993653 | 1061 | |
ff43da86 FL |
1062 | if (fep->bufdesc_ex) |
1063 | fec_ptp_start_cyclecounter(ndev); | |
1064 | ||
45993653 | 1065 | /* Enable interrupts we wish to service */ |
0c5a3aef NA |
1066 | if (fep->link) |
1067 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); | |
1068 | else | |
1069 | writel(FEC_ENET_MII, fep->hwp + FEC_IMASK); | |
d851b47b FD |
1070 | |
1071 | /* Init the interrupt coalescing */ | |
1072 | fec_enet_itr_coal_init(ndev); | |
1073 | ||
45993653 UKK |
1074 | } |
1075 | ||
1076 | static void | |
1077 | fec_stop(struct net_device *ndev) | |
1078 | { | |
1079 | struct fec_enet_private *fep = netdev_priv(ndev); | |
de40ed31 | 1080 | struct fec_platform_data *pdata = fep->pdev->dev.platform_data; |
42431dc2 | 1081 | u32 rmii_mode = readl(fep->hwp + FEC_R_CNTRL) & (1 << 8); |
de40ed31 | 1082 | u32 val; |
45993653 UKK |
1083 | |
1084 | /* We cannot expect a graceful transmit stop without link !!! */ | |
1085 | if (fep->link) { | |
1086 | writel(1, fep->hwp + FEC_X_CNTRL); /* Graceful transmit stop */ | |
1087 | udelay(10); | |
1088 | if (!(readl(fep->hwp + FEC_IEVENT) & FEC_ENET_GRA)) | |
31b7720c | 1089 | netdev_err(ndev, "Graceful transmit stop did not complete!\n"); |
45993653 UKK |
1090 | } |
1091 | ||
106c314c FD |
1092 | /* Whack a reset. We should wait for this. |
1093 | * For i.MX6SX SOC, enet use AXI bus, we use disable MAC | |
1094 | * instead of reset MAC itself. | |
1095 | */ | |
de40ed31 NA |
1096 | if (!(fep->wol_flag & FEC_WOL_FLAG_SLEEP_ON)) { |
1097 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { | |
1098 | writel(0, fep->hwp + FEC_ECNTRL); | |
1099 | } else { | |
1100 | writel(1, fep->hwp + FEC_ECNTRL); | |
1101 | udelay(10); | |
1102 | } | |
1103 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); | |
106c314c | 1104 | } else { |
de40ed31 NA |
1105 | writel(FEC_DEFAULT_IMASK | FEC_ENET_WAKEUP, fep->hwp + FEC_IMASK); |
1106 | val = readl(fep->hwp + FEC_ECNTRL); | |
1107 | val |= (FEC_ECR_MAGICEN | FEC_ECR_SLEEP); | |
1108 | writel(val, fep->hwp + FEC_ECNTRL); | |
1109 | ||
1110 | if (pdata && pdata->sleep_mode_enable) | |
1111 | pdata->sleep_mode_enable(true); | |
106c314c | 1112 | } |
45993653 | 1113 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); |
230dec61 SG |
1114 | |
1115 | /* We have to keep ENET enabled to have MII interrupt stay working */ | |
de40ed31 NA |
1116 | if (fep->quirks & FEC_QUIRK_ENET_MAC && |
1117 | !(fep->wol_flag & FEC_WOL_FLAG_SLEEP_ON)) { | |
230dec61 | 1118 | writel(2, fep->hwp + FEC_ECNTRL); |
42431dc2 LW |
1119 | writel(rmii_mode, fep->hwp + FEC_R_CNTRL); |
1120 | } | |
1da177e4 LT |
1121 | } |
1122 | ||
1123 | ||
45993653 UKK |
1124 | static void |
1125 | fec_timeout(struct net_device *ndev) | |
1126 | { | |
1127 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1128 | ||
344756f6 RK |
1129 | fec_dump(ndev); |
1130 | ||
45993653 UKK |
1131 | ndev->stats.tx_errors++; |
1132 | ||
36cdc743 | 1133 | schedule_work(&fep->tx_timeout_work); |
54309fa6 FL |
1134 | } |
1135 | ||
36cdc743 | 1136 | static void fec_enet_timeout_work(struct work_struct *work) |
54309fa6 FL |
1137 | { |
1138 | struct fec_enet_private *fep = | |
36cdc743 | 1139 | container_of(work, struct fec_enet_private, tx_timeout_work); |
8ce5624f | 1140 | struct net_device *ndev = fep->netdev; |
54309fa6 | 1141 | |
36cdc743 RK |
1142 | rtnl_lock(); |
1143 | if (netif_device_present(ndev) || netif_running(ndev)) { | |
1144 | napi_disable(&fep->napi); | |
1145 | netif_tx_lock_bh(ndev); | |
1146 | fec_restart(ndev); | |
1147 | netif_wake_queue(ndev); | |
1148 | netif_tx_unlock_bh(ndev); | |
1149 | napi_enable(&fep->napi); | |
54309fa6 | 1150 | } |
36cdc743 | 1151 | rtnl_unlock(); |
45993653 UKK |
1152 | } |
1153 | ||
bfd4ecdd RK |
1154 | static void |
1155 | fec_enet_hwtstamp(struct fec_enet_private *fep, unsigned ts, | |
1156 | struct skb_shared_hwtstamps *hwtstamps) | |
1157 | { | |
1158 | unsigned long flags; | |
1159 | u64 ns; | |
1160 | ||
1161 | spin_lock_irqsave(&fep->tmreg_lock, flags); | |
1162 | ns = timecounter_cyc2time(&fep->tc, ts); | |
1163 | spin_unlock_irqrestore(&fep->tmreg_lock, flags); | |
1164 | ||
1165 | memset(hwtstamps, 0, sizeof(*hwtstamps)); | |
1166 | hwtstamps->hwtstamp = ns_to_ktime(ns); | |
1167 | } | |
1168 | ||
1da177e4 | 1169 | static void |
4d494cdc | 1170 | fec_enet_tx_queue(struct net_device *ndev, u16 queue_id) |
1da177e4 LT |
1171 | { |
1172 | struct fec_enet_private *fep; | |
a2fe37b6 | 1173 | struct bufdesc *bdp; |
0e702ab3 | 1174 | unsigned short status; |
1da177e4 | 1175 | struct sk_buff *skb; |
4d494cdc FD |
1176 | struct fec_enet_priv_tx_q *txq; |
1177 | struct netdev_queue *nq; | |
de5fb0a0 | 1178 | int index = 0; |
79f33912 | 1179 | int entries_free; |
1da177e4 | 1180 | |
c556167f | 1181 | fep = netdev_priv(ndev); |
4d494cdc FD |
1182 | |
1183 | queue_id = FEC_ENET_GET_QUQUE(queue_id); | |
1184 | ||
1185 | txq = fep->tx_queue[queue_id]; | |
1186 | /* get next bdp of dirty_tx */ | |
1187 | nq = netdev_get_tx_queue(ndev, queue_id); | |
1188 | bdp = txq->dirty_tx; | |
1da177e4 | 1189 | |
de5fb0a0 | 1190 | /* get next bdp of dirty_tx */ |
7355f276 | 1191 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
de5fb0a0 | 1192 | |
7355f276 TK |
1193 | while (bdp != READ_ONCE(txq->bd.cur)) { |
1194 | /* Order the load of bd.cur and cbd_sc */ | |
c4bc44c6 | 1195 | rmb(); |
5cfa3039 | 1196 | status = fec16_to_cpu(READ_ONCE(bdp->cbd_sc)); |
c4bc44c6 | 1197 | if (status & BD_ENET_TX_READY) |
f0b3fbea SH |
1198 | break; |
1199 | ||
7355f276 | 1200 | index = fec_enet_get_bd_index(bdp, &txq->bd); |
2b995f63 | 1201 | |
a2fe37b6 | 1202 | skb = txq->tx_skbuff[index]; |
2b995f63 | 1203 | txq->tx_skbuff[index] = NULL; |
5cfa3039 JB |
1204 | if (!IS_TSO_HEADER(txq, fec32_to_cpu(bdp->cbd_bufaddr))) |
1205 | dma_unmap_single(&fep->pdev->dev, | |
1206 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1207 | fec16_to_cpu(bdp->cbd_datlen), | |
1208 | DMA_TO_DEVICE); | |
1209 | bdp->cbd_bufaddr = cpu_to_fec32(0); | |
7fafe803 TK |
1210 | if (!skb) |
1211 | goto skb_done; | |
de5fb0a0 | 1212 | |
1da177e4 | 1213 | /* Check for errors. */ |
0e702ab3 | 1214 | if (status & (BD_ENET_TX_HB | BD_ENET_TX_LC | |
1da177e4 LT |
1215 | BD_ENET_TX_RL | BD_ENET_TX_UN | |
1216 | BD_ENET_TX_CSL)) { | |
c556167f | 1217 | ndev->stats.tx_errors++; |
0e702ab3 | 1218 | if (status & BD_ENET_TX_HB) /* No heartbeat */ |
c556167f | 1219 | ndev->stats.tx_heartbeat_errors++; |
0e702ab3 | 1220 | if (status & BD_ENET_TX_LC) /* Late collision */ |
c556167f | 1221 | ndev->stats.tx_window_errors++; |
0e702ab3 | 1222 | if (status & BD_ENET_TX_RL) /* Retrans limit */ |
c556167f | 1223 | ndev->stats.tx_aborted_errors++; |
0e702ab3 | 1224 | if (status & BD_ENET_TX_UN) /* Underrun */ |
c556167f | 1225 | ndev->stats.tx_fifo_errors++; |
0e702ab3 | 1226 | if (status & BD_ENET_TX_CSL) /* Carrier lost */ |
c556167f | 1227 | ndev->stats.tx_carrier_errors++; |
1da177e4 | 1228 | } else { |
c556167f | 1229 | ndev->stats.tx_packets++; |
6e909283 | 1230 | ndev->stats.tx_bytes += skb->len; |
1da177e4 LT |
1231 | } |
1232 | ||
ff43da86 FL |
1233 | if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_IN_PROGRESS) && |
1234 | fep->bufdesc_ex) { | |
6605b730 | 1235 | struct skb_shared_hwtstamps shhwtstamps; |
ff43da86 | 1236 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; |
6605b730 | 1237 | |
5cfa3039 | 1238 | fec_enet_hwtstamp(fep, fec32_to_cpu(ebdp->ts), &shhwtstamps); |
6605b730 FL |
1239 | skb_tstamp_tx(skb, &shhwtstamps); |
1240 | } | |
ff43da86 | 1241 | |
1da177e4 LT |
1242 | /* Deferred means some collisions occurred during transmit, |
1243 | * but we eventually sent the packet OK. | |
1244 | */ | |
0e702ab3 | 1245 | if (status & BD_ENET_TX_DEF) |
c556167f | 1246 | ndev->stats.collisions++; |
6aa20a22 | 1247 | |
22f6b860 | 1248 | /* Free the sk buffer associated with this last transmit */ |
1da177e4 | 1249 | dev_kfree_skb_any(skb); |
7fafe803 | 1250 | skb_done: |
c4bc44c6 KH |
1251 | /* Make sure the update to bdp and tx_skbuff are performed |
1252 | * before dirty_tx | |
1253 | */ | |
1254 | wmb(); | |
4d494cdc | 1255 | txq->dirty_tx = bdp; |
6aa20a22 | 1256 | |
22f6b860 | 1257 | /* Update pointer to next buffer descriptor to be transmitted */ |
7355f276 | 1258 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
6aa20a22 | 1259 | |
22f6b860 | 1260 | /* Since we have freed up a buffer, the ring is no longer full |
1da177e4 | 1261 | */ |
79f33912 | 1262 | if (netif_queue_stopped(ndev)) { |
7355f276 | 1263 | entries_free = fec_enet_get_free_txdesc_num(txq); |
4d494cdc FD |
1264 | if (entries_free >= txq->tx_wake_threshold) |
1265 | netif_tx_wake_queue(nq); | |
79f33912 | 1266 | } |
1da177e4 | 1267 | } |
ccea2968 RK |
1268 | |
1269 | /* ERR006538: Keep the transmitter going */ | |
7355f276 | 1270 | if (bdp != txq->bd.cur && |
53bb20d1 TK |
1271 | readl(txq->bd.reg_desc_active) == 0) |
1272 | writel(0, txq->bd.reg_desc_active); | |
4d494cdc FD |
1273 | } |
1274 | ||
1275 | static void | |
1276 | fec_enet_tx(struct net_device *ndev) | |
1277 | { | |
1278 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1279 | u16 queue_id; | |
1280 | /* First process class A queue, then Class B and Best Effort queue */ | |
1281 | for_each_set_bit(queue_id, &fep->work_tx, FEC_ENET_MAX_TX_QS) { | |
1282 | clear_bit(queue_id, &fep->work_tx); | |
1283 | fec_enet_tx_queue(ndev, queue_id); | |
1284 | } | |
1285 | return; | |
1da177e4 LT |
1286 | } |
1287 | ||
1b7bde6d NA |
1288 | static int |
1289 | fec_enet_new_rxbdp(struct net_device *ndev, struct bufdesc *bdp, struct sk_buff *skb) | |
1290 | { | |
1291 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1292 | int off; | |
1293 | ||
1294 | off = ((unsigned long)skb->data) & fep->rx_align; | |
1295 | if (off) | |
1296 | skb_reserve(skb, fep->rx_align + 1 - off); | |
1297 | ||
5cfa3039 JB |
1298 | bdp->cbd_bufaddr = cpu_to_fec32(dma_map_single(&fep->pdev->dev, skb->data, FEC_ENET_RX_FRSIZE - fep->rx_align, DMA_FROM_DEVICE)); |
1299 | if (dma_mapping_error(&fep->pdev->dev, fec32_to_cpu(bdp->cbd_bufaddr))) { | |
1b7bde6d NA |
1300 | if (net_ratelimit()) |
1301 | netdev_err(ndev, "Rx DMA memory map failed\n"); | |
1302 | return -ENOMEM; | |
1303 | } | |
1304 | ||
1305 | return 0; | |
1306 | } | |
1307 | ||
1308 | static bool fec_enet_copybreak(struct net_device *ndev, struct sk_buff **skb, | |
1310b544 | 1309 | struct bufdesc *bdp, u32 length, bool swap) |
1b7bde6d NA |
1310 | { |
1311 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1312 | struct sk_buff *new_skb; | |
1313 | ||
1314 | if (length > fep->rx_copybreak) | |
1315 | return false; | |
1316 | ||
1317 | new_skb = netdev_alloc_skb(ndev, length); | |
1318 | if (!new_skb) | |
1319 | return false; | |
1320 | ||
5cfa3039 JB |
1321 | dma_sync_single_for_cpu(&fep->pdev->dev, |
1322 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1b7bde6d NA |
1323 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
1324 | DMA_FROM_DEVICE); | |
1310b544 LW |
1325 | if (!swap) |
1326 | memcpy(new_skb->data, (*skb)->data, length); | |
1327 | else | |
1328 | swap_buffer2(new_skb->data, (*skb)->data, length); | |
1b7bde6d NA |
1329 | *skb = new_skb; |
1330 | ||
1331 | return true; | |
1332 | } | |
1333 | ||
7355f276 | 1334 | /* During a receive, the bd_rx.cur points to the current incoming buffer. |
1da177e4 LT |
1335 | * When we update through the ring, if the next incoming buffer has |
1336 | * not been given to the system, we just set the empty indicator, | |
1337 | * effectively tossing the packet. | |
1338 | */ | |
dc975382 | 1339 | static int |
4d494cdc | 1340 | fec_enet_rx_queue(struct net_device *ndev, int budget, u16 queue_id) |
1da177e4 | 1341 | { |
c556167f | 1342 | struct fec_enet_private *fep = netdev_priv(ndev); |
4d494cdc | 1343 | struct fec_enet_priv_rx_q *rxq; |
2e28532f | 1344 | struct bufdesc *bdp; |
0e702ab3 | 1345 | unsigned short status; |
1b7bde6d NA |
1346 | struct sk_buff *skb_new = NULL; |
1347 | struct sk_buff *skb; | |
1da177e4 LT |
1348 | ushort pkt_len; |
1349 | __u8 *data; | |
dc975382 | 1350 | int pkt_received = 0; |
cdffcf1b JB |
1351 | struct bufdesc_ex *ebdp = NULL; |
1352 | bool vlan_packet_rcvd = false; | |
1353 | u16 vlan_tag; | |
d842a31f | 1354 | int index = 0; |
1b7bde6d | 1355 | bool is_copybreak; |
6b7e4008 | 1356 | bool need_swap = fep->quirks & FEC_QUIRK_SWAP_FRAME; |
6aa20a22 | 1357 | |
0e702ab3 GU |
1358 | #ifdef CONFIG_M532x |
1359 | flush_cache_all(); | |
6aa20a22 | 1360 | #endif |
4d494cdc FD |
1361 | queue_id = FEC_ENET_GET_QUQUE(queue_id); |
1362 | rxq = fep->rx_queue[queue_id]; | |
1da177e4 | 1363 | |
1da177e4 LT |
1364 | /* First, grab all of the stats for the incoming packet. |
1365 | * These get messed up if we get called due to a busy condition. | |
1366 | */ | |
7355f276 | 1367 | bdp = rxq->bd.cur; |
1da177e4 | 1368 | |
5cfa3039 | 1369 | while (!((status = fec16_to_cpu(bdp->cbd_sc)) & BD_ENET_RX_EMPTY)) { |
1da177e4 | 1370 | |
dc975382 FL |
1371 | if (pkt_received >= budget) |
1372 | break; | |
1373 | pkt_received++; | |
1374 | ||
ed63f1dc | 1375 | writel(FEC_ENET_RXF, fep->hwp + FEC_IEVENT); |
db3421c1 | 1376 | |
22f6b860 | 1377 | /* Check for errors. */ |
095098e1 | 1378 | status ^= BD_ENET_RX_LAST; |
22f6b860 | 1379 | if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH | BD_ENET_RX_NO | |
095098e1 TK |
1380 | BD_ENET_RX_CR | BD_ENET_RX_OV | BD_ENET_RX_LAST | |
1381 | BD_ENET_RX_CL)) { | |
c556167f | 1382 | ndev->stats.rx_errors++; |
095098e1 TK |
1383 | if (status & BD_ENET_RX_OV) { |
1384 | /* FIFO overrun */ | |
1385 | ndev->stats.rx_fifo_errors++; | |
1386 | goto rx_processing_done; | |
1387 | } | |
1388 | if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH | |
1389 | | BD_ENET_RX_LAST)) { | |
22f6b860 | 1390 | /* Frame too long or too short. */ |
c556167f | 1391 | ndev->stats.rx_length_errors++; |
095098e1 TK |
1392 | if (status & BD_ENET_RX_LAST) |
1393 | netdev_err(ndev, "rcv is not +last\n"); | |
22f6b860 | 1394 | } |
22f6b860 | 1395 | if (status & BD_ENET_RX_CR) /* CRC Error */ |
c556167f | 1396 | ndev->stats.rx_crc_errors++; |
095098e1 TK |
1397 | /* Report late collisions as a frame error. */ |
1398 | if (status & (BD_ENET_RX_NO | BD_ENET_RX_CL)) | |
1399 | ndev->stats.rx_frame_errors++; | |
22f6b860 SH |
1400 | goto rx_processing_done; |
1401 | } | |
1da177e4 | 1402 | |
22f6b860 | 1403 | /* Process the incoming frame. */ |
c556167f | 1404 | ndev->stats.rx_packets++; |
5cfa3039 | 1405 | pkt_len = fec16_to_cpu(bdp->cbd_datlen); |
c556167f | 1406 | ndev->stats.rx_bytes += pkt_len; |
1da177e4 | 1407 | |
7355f276 | 1408 | index = fec_enet_get_bd_index(bdp, &rxq->bd); |
1b7bde6d | 1409 | skb = rxq->rx_skbuff[index]; |
ccdc4f19 | 1410 | |
1b7bde6d NA |
1411 | /* The packet length includes FCS, but we don't want to |
1412 | * include that when passing upstream as it messes up | |
1413 | * bridging applications. | |
1414 | */ | |
1310b544 LW |
1415 | is_copybreak = fec_enet_copybreak(ndev, &skb, bdp, pkt_len - 4, |
1416 | need_swap); | |
1b7bde6d NA |
1417 | if (!is_copybreak) { |
1418 | skb_new = netdev_alloc_skb(ndev, FEC_ENET_RX_FRSIZE); | |
1419 | if (unlikely(!skb_new)) { | |
1420 | ndev->stats.rx_dropped++; | |
1421 | goto rx_processing_done; | |
1422 | } | |
5cfa3039 JB |
1423 | dma_unmap_single(&fep->pdev->dev, |
1424 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1b7bde6d NA |
1425 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
1426 | DMA_FROM_DEVICE); | |
1427 | } | |
1428 | ||
1429 | prefetch(skb->data - NET_IP_ALIGN); | |
1430 | skb_put(skb, pkt_len - 4); | |
1431 | data = skb->data; | |
3ac72b7b | 1432 | |
235bde1e FE |
1433 | if (!is_copybreak && need_swap) |
1434 | swap_buffer(data, pkt_len); | |
1435 | ||
3ac72b7b EN |
1436 | #if !defined(CONFIG_M5272) |
1437 | if (fep->quirks & FEC_QUIRK_HAS_RACC) | |
1438 | data = skb_pull_inline(skb, 2); | |
1439 | #endif | |
1440 | ||
cdffcf1b JB |
1441 | /* Extract the enhanced buffer descriptor */ |
1442 | ebdp = NULL; | |
1443 | if (fep->bufdesc_ex) | |
1444 | ebdp = (struct bufdesc_ex *)bdp; | |
1445 | ||
1446 | /* If this is a VLAN packet remove the VLAN Tag */ | |
1447 | vlan_packet_rcvd = false; | |
1448 | if ((ndev->features & NETIF_F_HW_VLAN_CTAG_RX) && | |
5cfa3039 JB |
1449 | fep->bufdesc_ex && |
1450 | (ebdp->cbd_esc & cpu_to_fec32(BD_ENET_RX_VLAN))) { | |
cdffcf1b JB |
1451 | /* Push and remove the vlan tag */ |
1452 | struct vlan_hdr *vlan_header = | |
1453 | (struct vlan_hdr *) (data + ETH_HLEN); | |
1454 | vlan_tag = ntohs(vlan_header->h_vlan_TCI); | |
cdffcf1b JB |
1455 | |
1456 | vlan_packet_rcvd = true; | |
1b7bde6d | 1457 | |
af5cbc98 | 1458 | memmove(skb->data + VLAN_HLEN, data, ETH_ALEN * 2); |
1b7bde6d | 1459 | skb_pull(skb, VLAN_HLEN); |
cdffcf1b JB |
1460 | } |
1461 | ||
1b7bde6d | 1462 | skb->protocol = eth_type_trans(skb, ndev); |
1da177e4 | 1463 | |
1b7bde6d NA |
1464 | /* Get receive timestamp from the skb */ |
1465 | if (fep->hwts_rx_en && fep->bufdesc_ex) | |
5cfa3039 | 1466 | fec_enet_hwtstamp(fep, fec32_to_cpu(ebdp->ts), |
1b7bde6d NA |
1467 | skb_hwtstamps(skb)); |
1468 | ||
1469 | if (fep->bufdesc_ex && | |
1470 | (fep->csum_flags & FLAG_RX_CSUM_ENABLED)) { | |
5cfa3039 | 1471 | if (!(ebdp->cbd_esc & cpu_to_fec32(FLAG_RX_CSUM_ERROR))) { |
1b7bde6d NA |
1472 | /* don't check it */ |
1473 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
1474 | } else { | |
1475 | skb_checksum_none_assert(skb); | |
4c09eed9 | 1476 | } |
1b7bde6d | 1477 | } |
4c09eed9 | 1478 | |
1b7bde6d NA |
1479 | /* Handle received VLAN packets */ |
1480 | if (vlan_packet_rcvd) | |
1481 | __vlan_hwaccel_put_tag(skb, | |
1482 | htons(ETH_P_8021Q), | |
1483 | vlan_tag); | |
cdffcf1b | 1484 | |
1b7bde6d NA |
1485 | napi_gro_receive(&fep->napi, skb); |
1486 | ||
1487 | if (is_copybreak) { | |
5cfa3039 JB |
1488 | dma_sync_single_for_device(&fep->pdev->dev, |
1489 | fec32_to_cpu(bdp->cbd_bufaddr), | |
1b7bde6d NA |
1490 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
1491 | DMA_FROM_DEVICE); | |
1492 | } else { | |
1493 | rxq->rx_skbuff[index] = skb_new; | |
1494 | fec_enet_new_rxbdp(ndev, bdp, skb_new); | |
22f6b860 | 1495 | } |
f0b3fbea | 1496 | |
22f6b860 SH |
1497 | rx_processing_done: |
1498 | /* Clear the status flags for this buffer */ | |
1499 | status &= ~BD_ENET_RX_STATS; | |
1da177e4 | 1500 | |
22f6b860 SH |
1501 | /* Mark the buffer empty */ |
1502 | status |= BD_ENET_RX_EMPTY; | |
6aa20a22 | 1503 | |
ff43da86 FL |
1504 | if (fep->bufdesc_ex) { |
1505 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
1506 | ||
5cfa3039 | 1507 | ebdp->cbd_esc = cpu_to_fec32(BD_ENET_RX_INT); |
ff43da86 FL |
1508 | ebdp->cbd_prot = 0; |
1509 | ebdp->cbd_bdu = 0; | |
1510 | } | |
be293467 TK |
1511 | /* Make sure the updates to rest of the descriptor are |
1512 | * performed before transferring ownership. | |
1513 | */ | |
1514 | wmb(); | |
1515 | bdp->cbd_sc = cpu_to_fec16(status); | |
6605b730 | 1516 | |
22f6b860 | 1517 | /* Update BD pointer to next entry */ |
7355f276 | 1518 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
36e24e2e | 1519 | |
22f6b860 SH |
1520 | /* Doing this here will keep the FEC running while we process |
1521 | * incoming frames. On a heavily loaded network, we should be | |
1522 | * able to keep up at the expense of system resources. | |
1523 | */ | |
53bb20d1 | 1524 | writel(0, rxq->bd.reg_desc_active); |
22f6b860 | 1525 | } |
7355f276 | 1526 | rxq->bd.cur = bdp; |
4d494cdc FD |
1527 | return pkt_received; |
1528 | } | |
1da177e4 | 1529 | |
4d494cdc FD |
1530 | static int |
1531 | fec_enet_rx(struct net_device *ndev, int budget) | |
1532 | { | |
1533 | int pkt_received = 0; | |
1534 | u16 queue_id; | |
1535 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1536 | ||
1537 | for_each_set_bit(queue_id, &fep->work_rx, FEC_ENET_MAX_RX_QS) { | |
1c021bb7 UKK |
1538 | int ret; |
1539 | ||
1540 | ret = fec_enet_rx_queue(ndev, | |
4d494cdc | 1541 | budget - pkt_received, queue_id); |
1c021bb7 UKK |
1542 | |
1543 | if (ret < budget - pkt_received) | |
1544 | clear_bit(queue_id, &fep->work_rx); | |
1545 | ||
1546 | pkt_received += ret; | |
4d494cdc | 1547 | } |
dc975382 | 1548 | return pkt_received; |
1da177e4 LT |
1549 | } |
1550 | ||
4d494cdc FD |
1551 | static bool |
1552 | fec_enet_collect_events(struct fec_enet_private *fep, uint int_events) | |
1553 | { | |
1554 | if (int_events == 0) | |
1555 | return false; | |
1556 | ||
1557 | if (int_events & FEC_ENET_RXF) | |
1558 | fep->work_rx |= (1 << 2); | |
ce99d0d3 FL |
1559 | if (int_events & FEC_ENET_RXF_1) |
1560 | fep->work_rx |= (1 << 0); | |
1561 | if (int_events & FEC_ENET_RXF_2) | |
1562 | fep->work_rx |= (1 << 1); | |
4d494cdc FD |
1563 | |
1564 | if (int_events & FEC_ENET_TXF) | |
1565 | fep->work_tx |= (1 << 2); | |
ce99d0d3 FL |
1566 | if (int_events & FEC_ENET_TXF_1) |
1567 | fep->work_tx |= (1 << 0); | |
1568 | if (int_events & FEC_ENET_TXF_2) | |
1569 | fep->work_tx |= (1 << 1); | |
4d494cdc FD |
1570 | |
1571 | return true; | |
1572 | } | |
1573 | ||
45993653 UKK |
1574 | static irqreturn_t |
1575 | fec_enet_interrupt(int irq, void *dev_id) | |
1576 | { | |
1577 | struct net_device *ndev = dev_id; | |
1578 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1579 | uint int_events; | |
1580 | irqreturn_t ret = IRQ_NONE; | |
1581 | ||
7a16807c | 1582 | int_events = readl(fep->hwp + FEC_IEVENT); |
94191fd6 | 1583 | writel(int_events, fep->hwp + FEC_IEVENT); |
4d494cdc | 1584 | fec_enet_collect_events(fep, int_events); |
45993653 | 1585 | |
61615cd2 | 1586 | if ((fep->work_tx || fep->work_rx) && fep->link) { |
7a16807c | 1587 | ret = IRQ_HANDLED; |
dc975382 | 1588 | |
94191fd6 NA |
1589 | if (napi_schedule_prep(&fep->napi)) { |
1590 | /* Disable the NAPI interrupts */ | |
80dc6a9f | 1591 | writel(FEC_NAPI_IMASK, fep->hwp + FEC_IMASK); |
94191fd6 NA |
1592 | __napi_schedule(&fep->napi); |
1593 | } | |
7a16807c | 1594 | } |
45993653 | 1595 | |
7a16807c RK |
1596 | if (int_events & FEC_ENET_MII) { |
1597 | ret = IRQ_HANDLED; | |
1598 | complete(&fep->mdio_done); | |
1599 | } | |
45993653 | 1600 | |
81f35ffd PZ |
1601 | if (fep->ptp_clock) |
1602 | fec_ptp_check_pps_event(fep); | |
278d2404 | 1603 | |
45993653 UKK |
1604 | return ret; |
1605 | } | |
1606 | ||
dc975382 FL |
1607 | static int fec_enet_rx_napi(struct napi_struct *napi, int budget) |
1608 | { | |
1609 | struct net_device *ndev = napi->dev; | |
dc975382 | 1610 | struct fec_enet_private *fep = netdev_priv(ndev); |
7a16807c RK |
1611 | int pkts; |
1612 | ||
7a16807c | 1613 | pkts = fec_enet_rx(ndev, budget); |
45993653 | 1614 | |
de5fb0a0 FL |
1615 | fec_enet_tx(ndev); |
1616 | ||
dc975382 FL |
1617 | if (pkts < budget) { |
1618 | napi_complete(napi); | |
1619 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); | |
1620 | } | |
1621 | return pkts; | |
1622 | } | |
45993653 | 1623 | |
e6b043d5 | 1624 | /* ------------------------------------------------------------------------- */ |
0c7768a0 | 1625 | static void fec_get_mac(struct net_device *ndev) |
1da177e4 | 1626 | { |
c556167f | 1627 | struct fec_enet_private *fep = netdev_priv(ndev); |
94660ba0 | 1628 | struct fec_platform_data *pdata = dev_get_platdata(&fep->pdev->dev); |
e6b043d5 | 1629 | unsigned char *iap, tmpaddr[ETH_ALEN]; |
1da177e4 | 1630 | |
49da97dc SG |
1631 | /* |
1632 | * try to get mac address in following order: | |
1633 | * | |
1634 | * 1) module parameter via kernel command line in form | |
1635 | * fec.macaddr=0x00,0x04,0x9f,0x01,0x30,0xe0 | |
1636 | */ | |
1637 | iap = macaddr; | |
1638 | ||
ca2cc333 SG |
1639 | /* |
1640 | * 2) from device tree data | |
1641 | */ | |
1642 | if (!is_valid_ether_addr(iap)) { | |
1643 | struct device_node *np = fep->pdev->dev.of_node; | |
1644 | if (np) { | |
1645 | const char *mac = of_get_mac_address(np); | |
1646 | if (mac) | |
1647 | iap = (unsigned char *) mac; | |
1648 | } | |
1649 | } | |
ca2cc333 | 1650 | |
49da97dc | 1651 | /* |
ca2cc333 | 1652 | * 3) from flash or fuse (via platform data) |
49da97dc SG |
1653 | */ |
1654 | if (!is_valid_ether_addr(iap)) { | |
1655 | #ifdef CONFIG_M5272 | |
1656 | if (FEC_FLASHMAC) | |
1657 | iap = (unsigned char *)FEC_FLASHMAC; | |
1658 | #else | |
1659 | if (pdata) | |
589efdc7 | 1660 | iap = (unsigned char *)&pdata->mac; |
49da97dc SG |
1661 | #endif |
1662 | } | |
1663 | ||
1664 | /* | |
ca2cc333 | 1665 | * 4) FEC mac registers set by bootloader |
49da97dc SG |
1666 | */ |
1667 | if (!is_valid_ether_addr(iap)) { | |
7d7628f3 DC |
1668 | *((__be32 *) &tmpaddr[0]) = |
1669 | cpu_to_be32(readl(fep->hwp + FEC_ADDR_LOW)); | |
1670 | *((__be16 *) &tmpaddr[4]) = | |
1671 | cpu_to_be16(readl(fep->hwp + FEC_ADDR_HIGH) >> 16); | |
e6b043d5 | 1672 | iap = &tmpaddr[0]; |
1da177e4 LT |
1673 | } |
1674 | ||
ff5b2fab LS |
1675 | /* |
1676 | * 5) random mac address | |
1677 | */ | |
1678 | if (!is_valid_ether_addr(iap)) { | |
1679 | /* Report it and use a random ethernet address instead */ | |
1680 | netdev_err(ndev, "Invalid MAC address: %pM\n", iap); | |
1681 | eth_hw_addr_random(ndev); | |
1682 | netdev_info(ndev, "Using random MAC address: %pM\n", | |
1683 | ndev->dev_addr); | |
1684 | return; | |
1685 | } | |
1686 | ||
c556167f | 1687 | memcpy(ndev->dev_addr, iap, ETH_ALEN); |
1da177e4 | 1688 | |
49da97dc SG |
1689 | /* Adjust MAC if using macaddr */ |
1690 | if (iap == macaddr) | |
43af940c | 1691 | ndev->dev_addr[ETH_ALEN-1] = macaddr[ETH_ALEN-1] + fep->dev_id; |
1da177e4 LT |
1692 | } |
1693 | ||
e6b043d5 | 1694 | /* ------------------------------------------------------------------------- */ |
1da177e4 | 1695 | |
e6b043d5 BW |
1696 | /* |
1697 | * Phy section | |
1698 | */ | |
c556167f | 1699 | static void fec_enet_adjust_link(struct net_device *ndev) |
1da177e4 | 1700 | { |
c556167f | 1701 | struct fec_enet_private *fep = netdev_priv(ndev); |
45f5c327 | 1702 | struct phy_device *phy_dev = ndev->phydev; |
e6b043d5 | 1703 | int status_change = 0; |
1da177e4 | 1704 | |
e6b043d5 BW |
1705 | /* Prevent a state halted on mii error */ |
1706 | if (fep->mii_timeout && phy_dev->state == PHY_HALTED) { | |
1707 | phy_dev->state = PHY_RESUMING; | |
54309fa6 | 1708 | return; |
e6b043d5 | 1709 | } |
1da177e4 | 1710 | |
8ce5624f RK |
1711 | /* |
1712 | * If the netdev is down, or is going down, we're not interested | |
1713 | * in link state events, so just mark our idea of the link as down | |
1714 | * and ignore the event. | |
1715 | */ | |
1716 | if (!netif_running(ndev) || !netif_device_present(ndev)) { | |
1717 | fep->link = 0; | |
1718 | } else if (phy_dev->link) { | |
d97e7497 | 1719 | if (!fep->link) { |
6ea0722f | 1720 | fep->link = phy_dev->link; |
e6b043d5 BW |
1721 | status_change = 1; |
1722 | } | |
1da177e4 | 1723 | |
ef83337d RK |
1724 | if (fep->full_duplex != phy_dev->duplex) { |
1725 | fep->full_duplex = phy_dev->duplex; | |
d97e7497 | 1726 | status_change = 1; |
ef83337d | 1727 | } |
d97e7497 LS |
1728 | |
1729 | if (phy_dev->speed != fep->speed) { | |
1730 | fep->speed = phy_dev->speed; | |
1731 | status_change = 1; | |
1732 | } | |
1733 | ||
1734 | /* if any of the above changed restart the FEC */ | |
dbc64a8e | 1735 | if (status_change) { |
dbc64a8e | 1736 | napi_disable(&fep->napi); |
dbc64a8e | 1737 | netif_tx_lock_bh(ndev); |
ef83337d | 1738 | fec_restart(ndev); |
dbc64a8e | 1739 | netif_wake_queue(ndev); |
6af42d42 | 1740 | netif_tx_unlock_bh(ndev); |
dbc64a8e | 1741 | napi_enable(&fep->napi); |
dbc64a8e | 1742 | } |
d97e7497 LS |
1743 | } else { |
1744 | if (fep->link) { | |
f208ce10 RK |
1745 | napi_disable(&fep->napi); |
1746 | netif_tx_lock_bh(ndev); | |
c556167f | 1747 | fec_stop(ndev); |
f208ce10 RK |
1748 | netif_tx_unlock_bh(ndev); |
1749 | napi_enable(&fep->napi); | |
8d7ed0f0 | 1750 | fep->link = phy_dev->link; |
d97e7497 LS |
1751 | status_change = 1; |
1752 | } | |
1da177e4 | 1753 | } |
6aa20a22 | 1754 | |
e6b043d5 BW |
1755 | if (status_change) |
1756 | phy_print_status(phy_dev); | |
1757 | } | |
1da177e4 | 1758 | |
e6b043d5 | 1759 | static int fec_enet_mdio_read(struct mii_bus *bus, int mii_id, int regnum) |
1da177e4 | 1760 | { |
e6b043d5 | 1761 | struct fec_enet_private *fep = bus->priv; |
8fff755e | 1762 | struct device *dev = &fep->pdev->dev; |
97b72e43 | 1763 | unsigned long time_left; |
8fff755e AL |
1764 | int ret = 0; |
1765 | ||
1766 | ret = pm_runtime_get_sync(dev); | |
b0c6ce24 | 1767 | if (ret < 0) |
8fff755e | 1768 | return ret; |
1da177e4 | 1769 | |
e6b043d5 | 1770 | fep->mii_timeout = 0; |
aac27c7a | 1771 | reinit_completion(&fep->mdio_done); |
e6b043d5 BW |
1772 | |
1773 | /* start a read op */ | |
1774 | writel(FEC_MMFR_ST | FEC_MMFR_OP_READ | | |
1775 | FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) | | |
1776 | FEC_MMFR_TA, fep->hwp + FEC_MII_DATA); | |
1777 | ||
1778 | /* wait for end of transfer */ | |
97b72e43 BS |
1779 | time_left = wait_for_completion_timeout(&fep->mdio_done, |
1780 | usecs_to_jiffies(FEC_MII_TIMEOUT)); | |
1781 | if (time_left == 0) { | |
1782 | fep->mii_timeout = 1; | |
31b7720c | 1783 | netdev_err(fep->netdev, "MDIO read timeout\n"); |
8fff755e AL |
1784 | ret = -ETIMEDOUT; |
1785 | goto out; | |
1da177e4 | 1786 | } |
1da177e4 | 1787 | |
8fff755e AL |
1788 | ret = FEC_MMFR_DATA(readl(fep->hwp + FEC_MII_DATA)); |
1789 | ||
1790 | out: | |
1791 | pm_runtime_mark_last_busy(dev); | |
1792 | pm_runtime_put_autosuspend(dev); | |
1793 | ||
1794 | return ret; | |
7dd6a2aa | 1795 | } |
6aa20a22 | 1796 | |
e6b043d5 BW |
1797 | static int fec_enet_mdio_write(struct mii_bus *bus, int mii_id, int regnum, |
1798 | u16 value) | |
1da177e4 | 1799 | { |
e6b043d5 | 1800 | struct fec_enet_private *fep = bus->priv; |
8fff755e | 1801 | struct device *dev = &fep->pdev->dev; |
97b72e43 | 1802 | unsigned long time_left; |
42ea4457 | 1803 | int ret; |
8fff755e AL |
1804 | |
1805 | ret = pm_runtime_get_sync(dev); | |
b0c6ce24 | 1806 | if (ret < 0) |
8fff755e | 1807 | return ret; |
42ea4457 MS |
1808 | else |
1809 | ret = 0; | |
1da177e4 | 1810 | |
e6b043d5 | 1811 | fep->mii_timeout = 0; |
aac27c7a | 1812 | reinit_completion(&fep->mdio_done); |
1da177e4 | 1813 | |
862f0982 SG |
1814 | /* start a write op */ |
1815 | writel(FEC_MMFR_ST | FEC_MMFR_OP_WRITE | | |
e6b043d5 BW |
1816 | FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) | |
1817 | FEC_MMFR_TA | FEC_MMFR_DATA(value), | |
1818 | fep->hwp + FEC_MII_DATA); | |
1819 | ||
1820 | /* wait for end of transfer */ | |
97b72e43 BS |
1821 | time_left = wait_for_completion_timeout(&fep->mdio_done, |
1822 | usecs_to_jiffies(FEC_MII_TIMEOUT)); | |
1823 | if (time_left == 0) { | |
1824 | fep->mii_timeout = 1; | |
31b7720c | 1825 | netdev_err(fep->netdev, "MDIO write timeout\n"); |
8fff755e | 1826 | ret = -ETIMEDOUT; |
e6b043d5 | 1827 | } |
1da177e4 | 1828 | |
8fff755e AL |
1829 | pm_runtime_mark_last_busy(dev); |
1830 | pm_runtime_put_autosuspend(dev); | |
1831 | ||
1832 | return ret; | |
e6b043d5 | 1833 | } |
1da177e4 | 1834 | |
e8fcfcd5 NA |
1835 | static int fec_enet_clk_enable(struct net_device *ndev, bool enable) |
1836 | { | |
1837 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1838 | int ret; | |
1839 | ||
1840 | if (enable) { | |
1841 | ret = clk_prepare_enable(fep->clk_ahb); | |
1842 | if (ret) | |
1843 | return ret; | |
e8fcfcd5 NA |
1844 | if (fep->clk_enet_out) { |
1845 | ret = clk_prepare_enable(fep->clk_enet_out); | |
1846 | if (ret) | |
1847 | goto failed_clk_enet_out; | |
1848 | } | |
1849 | if (fep->clk_ptp) { | |
91c0d987 | 1850 | mutex_lock(&fep->ptp_clk_mutex); |
e8fcfcd5 | 1851 | ret = clk_prepare_enable(fep->clk_ptp); |
91c0d987 NA |
1852 | if (ret) { |
1853 | mutex_unlock(&fep->ptp_clk_mutex); | |
e8fcfcd5 | 1854 | goto failed_clk_ptp; |
91c0d987 NA |
1855 | } else { |
1856 | fep->ptp_clk_on = true; | |
1857 | } | |
1858 | mutex_unlock(&fep->ptp_clk_mutex); | |
e8fcfcd5 | 1859 | } |
9b5330ed FD |
1860 | if (fep->clk_ref) { |
1861 | ret = clk_prepare_enable(fep->clk_ref); | |
1862 | if (ret) | |
1863 | goto failed_clk_ref; | |
1864 | } | |
e8fcfcd5 NA |
1865 | } else { |
1866 | clk_disable_unprepare(fep->clk_ahb); | |
e8fcfcd5 NA |
1867 | if (fep->clk_enet_out) |
1868 | clk_disable_unprepare(fep->clk_enet_out); | |
91c0d987 NA |
1869 | if (fep->clk_ptp) { |
1870 | mutex_lock(&fep->ptp_clk_mutex); | |
e8fcfcd5 | 1871 | clk_disable_unprepare(fep->clk_ptp); |
91c0d987 NA |
1872 | fep->ptp_clk_on = false; |
1873 | mutex_unlock(&fep->ptp_clk_mutex); | |
1874 | } | |
9b5330ed FD |
1875 | if (fep->clk_ref) |
1876 | clk_disable_unprepare(fep->clk_ref); | |
e8fcfcd5 NA |
1877 | } |
1878 | ||
1879 | return 0; | |
9b5330ed FD |
1880 | |
1881 | failed_clk_ref: | |
1882 | if (fep->clk_ref) | |
1883 | clk_disable_unprepare(fep->clk_ref); | |
e8fcfcd5 NA |
1884 | failed_clk_ptp: |
1885 | if (fep->clk_enet_out) | |
1886 | clk_disable_unprepare(fep->clk_enet_out); | |
1887 | failed_clk_enet_out: | |
e8fcfcd5 NA |
1888 | clk_disable_unprepare(fep->clk_ahb); |
1889 | ||
1890 | return ret; | |
1891 | } | |
1892 | ||
c556167f | 1893 | static int fec_enet_mii_probe(struct net_device *ndev) |
562d2f8c | 1894 | { |
c556167f | 1895 | struct fec_enet_private *fep = netdev_priv(ndev); |
e6b043d5 | 1896 | struct phy_device *phy_dev = NULL; |
6fcc040f GU |
1897 | char mdio_bus_id[MII_BUS_ID_SIZE]; |
1898 | char phy_name[MII_BUS_ID_SIZE + 3]; | |
1899 | int phy_id; | |
43af940c | 1900 | int dev_id = fep->dev_id; |
562d2f8c | 1901 | |
407066f8 UKK |
1902 | if (fep->phy_node) { |
1903 | phy_dev = of_phy_connect(ndev, fep->phy_node, | |
1904 | &fec_enet_adjust_link, 0, | |
1905 | fep->phy_interface); | |
213a9922 NA |
1906 | if (!phy_dev) |
1907 | return -ENODEV; | |
407066f8 UKK |
1908 | } else { |
1909 | /* check for attached phy */ | |
1910 | for (phy_id = 0; (phy_id < PHY_MAX_ADDR); phy_id++) { | |
7f854420 | 1911 | if (!mdiobus_is_registered_device(fep->mii_bus, phy_id)) |
407066f8 UKK |
1912 | continue; |
1913 | if (dev_id--) | |
1914 | continue; | |
949bdd20 | 1915 | strlcpy(mdio_bus_id, fep->mii_bus->id, MII_BUS_ID_SIZE); |
407066f8 UKK |
1916 | break; |
1917 | } | |
1da177e4 | 1918 | |
407066f8 UKK |
1919 | if (phy_id >= PHY_MAX_ADDR) { |
1920 | netdev_info(ndev, "no PHY, assuming direct connection to switch\n"); | |
949bdd20 | 1921 | strlcpy(mdio_bus_id, "fixed-0", MII_BUS_ID_SIZE); |
407066f8 UKK |
1922 | phy_id = 0; |
1923 | } | |
1924 | ||
1925 | snprintf(phy_name, sizeof(phy_name), | |
1926 | PHY_ID_FMT, mdio_bus_id, phy_id); | |
1927 | phy_dev = phy_connect(ndev, phy_name, &fec_enet_adjust_link, | |
1928 | fep->phy_interface); | |
6fcc040f GU |
1929 | } |
1930 | ||
6fcc040f | 1931 | if (IS_ERR(phy_dev)) { |
31b7720c | 1932 | netdev_err(ndev, "could not attach to PHY\n"); |
6fcc040f | 1933 | return PTR_ERR(phy_dev); |
e6b043d5 | 1934 | } |
1da177e4 | 1935 | |
e6b043d5 | 1936 | /* mask with MAC supported features */ |
6b7e4008 | 1937 | if (fep->quirks & FEC_QUIRK_HAS_GBIT) { |
230dec61 | 1938 | phy_dev->supported &= PHY_GBIT_FEATURES; |
b44592ff | 1939 | phy_dev->supported &= ~SUPPORTED_1000baseT_Half; |
d1391930 | 1940 | #if !defined(CONFIG_M5272) |
baa70a5c | 1941 | phy_dev->supported |= SUPPORTED_Pause; |
d1391930 | 1942 | #endif |
baa70a5c | 1943 | } |
230dec61 SG |
1944 | else |
1945 | phy_dev->supported &= PHY_BASIC_FEATURES; | |
1946 | ||
e6b043d5 | 1947 | phy_dev->advertising = phy_dev->supported; |
1da177e4 | 1948 | |
e6b043d5 BW |
1949 | fep->link = 0; |
1950 | fep->full_duplex = 0; | |
1da177e4 | 1951 | |
2220943a | 1952 | phy_attached_info(phy_dev); |
418bd0d4 | 1953 | |
e6b043d5 | 1954 | return 0; |
1da177e4 LT |
1955 | } |
1956 | ||
e6b043d5 | 1957 | static int fec_enet_mii_init(struct platform_device *pdev) |
562d2f8c | 1958 | { |
b5680e0b | 1959 | static struct mii_bus *fec0_mii_bus; |
c556167f UKK |
1960 | struct net_device *ndev = platform_get_drvdata(pdev); |
1961 | struct fec_enet_private *fep = netdev_priv(ndev); | |
407066f8 | 1962 | struct device_node *node; |
e7f4dc35 | 1963 | int err = -ENXIO; |
63c60732 | 1964 | u32 mii_speed, holdtime; |
6b265293 | 1965 | |
b5680e0b | 1966 | /* |
3d125f9c | 1967 | * The i.MX28 dual fec interfaces are not equal. |
b5680e0b SG |
1968 | * Here are the differences: |
1969 | * | |
1970 | * - fec0 supports MII & RMII modes while fec1 only supports RMII | |
1971 | * - fec0 acts as the 1588 time master while fec1 is slave | |
1972 | * - external phys can only be configured by fec0 | |
1973 | * | |
1974 | * That is to say fec1 can not work independently. It only works | |
1975 | * when fec0 is working. The reason behind this design is that the | |
1976 | * second interface is added primarily for Switch mode. | |
1977 | * | |
1978 | * Because of the last point above, both phys are attached on fec0 | |
1979 | * mdio interface in board design, and need to be configured by | |
1980 | * fec0 mii_bus. | |
1981 | */ | |
3d125f9c | 1982 | if ((fep->quirks & FEC_QUIRK_SINGLE_MDIO) && fep->dev_id > 0) { |
b5680e0b | 1983 | /* fec1 uses fec0 mii_bus */ |
e163cc97 LW |
1984 | if (mii_cnt && fec0_mii_bus) { |
1985 | fep->mii_bus = fec0_mii_bus; | |
1986 | mii_cnt++; | |
1987 | return 0; | |
1988 | } | |
1989 | return -ENOENT; | |
b5680e0b SG |
1990 | } |
1991 | ||
e6b043d5 | 1992 | fep->mii_timeout = 0; |
1da177e4 | 1993 | |
e6b043d5 BW |
1994 | /* |
1995 | * Set MII speed to 2.5 MHz (= clk_get_rate() / 2 * phy_speed) | |
230dec61 SG |
1996 | * |
1997 | * The formula for FEC MDC is 'ref_freq / (MII_SPEED x 2)' while | |
1998 | * for ENET-MAC is 'ref_freq / ((MII_SPEED + 1) x 2)'. The i.MX28 | |
1999 | * Reference Manual has an error on this, and gets fixed on i.MX6Q | |
2000 | * document. | |
e6b043d5 | 2001 | */ |
63c60732 | 2002 | mii_speed = DIV_ROUND_UP(clk_get_rate(fep->clk_ipg), 5000000); |
6b7e4008 | 2003 | if (fep->quirks & FEC_QUIRK_ENET_MAC) |
63c60732 UKK |
2004 | mii_speed--; |
2005 | if (mii_speed > 63) { | |
2006 | dev_err(&pdev->dev, | |
2007 | "fec clock (%lu) to fast to get right mii speed\n", | |
2008 | clk_get_rate(fep->clk_ipg)); | |
2009 | err = -EINVAL; | |
2010 | goto err_out; | |
2011 | } | |
2012 | ||
2013 | /* | |
2014 | * The i.MX28 and i.MX6 types have another filed in the MSCR (aka | |
2015 | * MII_SPEED) register that defines the MDIO output hold time. Earlier | |
2016 | * versions are RAZ there, so just ignore the difference and write the | |
2017 | * register always. | |
2018 | * The minimal hold time according to IEE802.3 (clause 22) is 10 ns. | |
2019 | * HOLDTIME + 1 is the number of clk cycles the fec is holding the | |
2020 | * output. | |
2021 | * The HOLDTIME bitfield takes values between 0 and 7 (inclusive). | |
2022 | * Given that ceil(clkrate / 5000000) <= 64, the calculation for | |
2023 | * holdtime cannot result in a value greater than 3. | |
2024 | */ | |
2025 | holdtime = DIV_ROUND_UP(clk_get_rate(fep->clk_ipg), 100000000) - 1; | |
2026 | ||
2027 | fep->phy_speed = mii_speed << 1 | holdtime << 8; | |
2028 | ||
e6b043d5 | 2029 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); |
1da177e4 | 2030 | |
e6b043d5 BW |
2031 | fep->mii_bus = mdiobus_alloc(); |
2032 | if (fep->mii_bus == NULL) { | |
2033 | err = -ENOMEM; | |
2034 | goto err_out; | |
1da177e4 LT |
2035 | } |
2036 | ||
e6b043d5 BW |
2037 | fep->mii_bus->name = "fec_enet_mii_bus"; |
2038 | fep->mii_bus->read = fec_enet_mdio_read; | |
2039 | fep->mii_bus->write = fec_enet_mdio_write; | |
391420f7 FF |
2040 | snprintf(fep->mii_bus->id, MII_BUS_ID_SIZE, "%s-%x", |
2041 | pdev->name, fep->dev_id + 1); | |
e6b043d5 BW |
2042 | fep->mii_bus->priv = fep; |
2043 | fep->mii_bus->parent = &pdev->dev; | |
2044 | ||
407066f8 UKK |
2045 | node = of_get_child_by_name(pdev->dev.of_node, "mdio"); |
2046 | if (node) { | |
2047 | err = of_mdiobus_register(fep->mii_bus, node); | |
2048 | of_node_put(node); | |
2049 | } else { | |
2050 | err = mdiobus_register(fep->mii_bus); | |
2051 | } | |
2052 | ||
2053 | if (err) | |
e7f4dc35 | 2054 | goto err_out_free_mdiobus; |
1da177e4 | 2055 | |
e163cc97 LW |
2056 | mii_cnt++; |
2057 | ||
b5680e0b | 2058 | /* save fec0 mii_bus */ |
3d125f9c | 2059 | if (fep->quirks & FEC_QUIRK_SINGLE_MDIO) |
b5680e0b SG |
2060 | fec0_mii_bus = fep->mii_bus; |
2061 | ||
e6b043d5 | 2062 | return 0; |
1da177e4 | 2063 | |
e6b043d5 BW |
2064 | err_out_free_mdiobus: |
2065 | mdiobus_free(fep->mii_bus); | |
2066 | err_out: | |
2067 | return err; | |
1da177e4 LT |
2068 | } |
2069 | ||
e6b043d5 | 2070 | static void fec_enet_mii_remove(struct fec_enet_private *fep) |
1da177e4 | 2071 | { |
e163cc97 LW |
2072 | if (--mii_cnt == 0) { |
2073 | mdiobus_unregister(fep->mii_bus); | |
e163cc97 LW |
2074 | mdiobus_free(fep->mii_bus); |
2075 | } | |
1da177e4 LT |
2076 | } |
2077 | ||
c556167f | 2078 | static void fec_enet_get_drvinfo(struct net_device *ndev, |
e6b043d5 | 2079 | struct ethtool_drvinfo *info) |
1da177e4 | 2080 | { |
c556167f | 2081 | struct fec_enet_private *fep = netdev_priv(ndev); |
6aa20a22 | 2082 | |
7826d43f JP |
2083 | strlcpy(info->driver, fep->pdev->dev.driver->name, |
2084 | sizeof(info->driver)); | |
2085 | strlcpy(info->version, "Revision: 1.0", sizeof(info->version)); | |
2086 | strlcpy(info->bus_info, dev_name(&ndev->dev), sizeof(info->bus_info)); | |
1da177e4 LT |
2087 | } |
2088 | ||
db65f35f PR |
2089 | static int fec_enet_get_regs_len(struct net_device *ndev) |
2090 | { | |
2091 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2092 | struct resource *r; | |
2093 | int s = 0; | |
2094 | ||
2095 | r = platform_get_resource(fep->pdev, IORESOURCE_MEM, 0); | |
2096 | if (r) | |
2097 | s = resource_size(r); | |
2098 | ||
2099 | return s; | |
2100 | } | |
2101 | ||
2102 | /* List of registers that can be safety be read to dump them with ethtool */ | |
2103 | #if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \ | |
05f3b50e | 2104 | defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARM) |
db65f35f PR |
2105 | static u32 fec_enet_register_offset[] = { |
2106 | FEC_IEVENT, FEC_IMASK, FEC_R_DES_ACTIVE_0, FEC_X_DES_ACTIVE_0, | |
2107 | FEC_ECNTRL, FEC_MII_DATA, FEC_MII_SPEED, FEC_MIB_CTRLSTAT, FEC_R_CNTRL, | |
2108 | FEC_X_CNTRL, FEC_ADDR_LOW, FEC_ADDR_HIGH, FEC_OPD, FEC_TXIC0, FEC_TXIC1, | |
2109 | FEC_TXIC2, FEC_RXIC0, FEC_RXIC1, FEC_RXIC2, FEC_HASH_TABLE_HIGH, | |
2110 | FEC_HASH_TABLE_LOW, FEC_GRP_HASH_TABLE_HIGH, FEC_GRP_HASH_TABLE_LOW, | |
2111 | FEC_X_WMRK, FEC_R_BOUND, FEC_R_FSTART, FEC_R_DES_START_1, | |
2112 | FEC_X_DES_START_1, FEC_R_BUFF_SIZE_1, FEC_R_DES_START_2, | |
2113 | FEC_X_DES_START_2, FEC_R_BUFF_SIZE_2, FEC_R_DES_START_0, | |
2114 | FEC_X_DES_START_0, FEC_R_BUFF_SIZE_0, FEC_R_FIFO_RSFL, FEC_R_FIFO_RSEM, | |
2115 | FEC_R_FIFO_RAEM, FEC_R_FIFO_RAFL, FEC_RACC, FEC_RCMR_1, FEC_RCMR_2, | |
2116 | FEC_DMA_CFG_1, FEC_DMA_CFG_2, FEC_R_DES_ACTIVE_1, FEC_X_DES_ACTIVE_1, | |
2117 | FEC_R_DES_ACTIVE_2, FEC_X_DES_ACTIVE_2, FEC_QOS_SCHEME, | |
2118 | RMON_T_DROP, RMON_T_PACKETS, RMON_T_BC_PKT, RMON_T_MC_PKT, | |
2119 | RMON_T_CRC_ALIGN, RMON_T_UNDERSIZE, RMON_T_OVERSIZE, RMON_T_FRAG, | |
2120 | RMON_T_JAB, RMON_T_COL, RMON_T_P64, RMON_T_P65TO127, RMON_T_P128TO255, | |
2121 | RMON_T_P256TO511, RMON_T_P512TO1023, RMON_T_P1024TO2047, | |
2122 | RMON_T_P_GTE2048, RMON_T_OCTETS, | |
2123 | IEEE_T_DROP, IEEE_T_FRAME_OK, IEEE_T_1COL, IEEE_T_MCOL, IEEE_T_DEF, | |
2124 | IEEE_T_LCOL, IEEE_T_EXCOL, IEEE_T_MACERR, IEEE_T_CSERR, IEEE_T_SQE, | |
2125 | IEEE_T_FDXFC, IEEE_T_OCTETS_OK, | |
2126 | RMON_R_PACKETS, RMON_R_BC_PKT, RMON_R_MC_PKT, RMON_R_CRC_ALIGN, | |
2127 | RMON_R_UNDERSIZE, RMON_R_OVERSIZE, RMON_R_FRAG, RMON_R_JAB, | |
2128 | RMON_R_RESVD_O, RMON_R_P64, RMON_R_P65TO127, RMON_R_P128TO255, | |
2129 | RMON_R_P256TO511, RMON_R_P512TO1023, RMON_R_P1024TO2047, | |
2130 | RMON_R_P_GTE2048, RMON_R_OCTETS, | |
2131 | IEEE_R_DROP, IEEE_R_FRAME_OK, IEEE_R_CRC, IEEE_R_ALIGN, IEEE_R_MACERR, | |
2132 | IEEE_R_FDXFC, IEEE_R_OCTETS_OK | |
2133 | }; | |
2134 | #else | |
2135 | static u32 fec_enet_register_offset[] = { | |
2136 | FEC_ECNTRL, FEC_IEVENT, FEC_IMASK, FEC_IVEC, FEC_R_DES_ACTIVE_0, | |
2137 | FEC_R_DES_ACTIVE_1, FEC_R_DES_ACTIVE_2, FEC_X_DES_ACTIVE_0, | |
2138 | FEC_X_DES_ACTIVE_1, FEC_X_DES_ACTIVE_2, FEC_MII_DATA, FEC_MII_SPEED, | |
2139 | FEC_R_BOUND, FEC_R_FSTART, FEC_X_WMRK, FEC_X_FSTART, FEC_R_CNTRL, | |
2140 | FEC_MAX_FRM_LEN, FEC_X_CNTRL, FEC_ADDR_LOW, FEC_ADDR_HIGH, | |
2141 | FEC_GRP_HASH_TABLE_HIGH, FEC_GRP_HASH_TABLE_LOW, FEC_R_DES_START_0, | |
2142 | FEC_R_DES_START_1, FEC_R_DES_START_2, FEC_X_DES_START_0, | |
2143 | FEC_X_DES_START_1, FEC_X_DES_START_2, FEC_R_BUFF_SIZE_0, | |
2144 | FEC_R_BUFF_SIZE_1, FEC_R_BUFF_SIZE_2 | |
2145 | }; | |
2146 | #endif | |
2147 | ||
2148 | static void fec_enet_get_regs(struct net_device *ndev, | |
2149 | struct ethtool_regs *regs, void *regbuf) | |
2150 | { | |
2151 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2152 | u32 __iomem *theregs = (u32 __iomem *)fep->hwp; | |
2153 | u32 *buf = (u32 *)regbuf; | |
2154 | u32 i, off; | |
2155 | ||
2156 | memset(buf, 0, regs->len); | |
2157 | ||
2158 | for (i = 0; i < ARRAY_SIZE(fec_enet_register_offset); i++) { | |
2159 | off = fec_enet_register_offset[i] / 4; | |
2160 | buf[off] = readl(&theregs[off]); | |
2161 | } | |
2162 | } | |
2163 | ||
5ebae489 FL |
2164 | static int fec_enet_get_ts_info(struct net_device *ndev, |
2165 | struct ethtool_ts_info *info) | |
2166 | { | |
2167 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2168 | ||
2169 | if (fep->bufdesc_ex) { | |
2170 | ||
2171 | info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE | | |
2172 | SOF_TIMESTAMPING_RX_SOFTWARE | | |
2173 | SOF_TIMESTAMPING_SOFTWARE | | |
2174 | SOF_TIMESTAMPING_TX_HARDWARE | | |
2175 | SOF_TIMESTAMPING_RX_HARDWARE | | |
2176 | SOF_TIMESTAMPING_RAW_HARDWARE; | |
2177 | if (fep->ptp_clock) | |
2178 | info->phc_index = ptp_clock_index(fep->ptp_clock); | |
2179 | else | |
2180 | info->phc_index = -1; | |
2181 | ||
2182 | info->tx_types = (1 << HWTSTAMP_TX_OFF) | | |
2183 | (1 << HWTSTAMP_TX_ON); | |
2184 | ||
2185 | info->rx_filters = (1 << HWTSTAMP_FILTER_NONE) | | |
2186 | (1 << HWTSTAMP_FILTER_ALL); | |
2187 | return 0; | |
2188 | } else { | |
2189 | return ethtool_op_get_ts_info(ndev, info); | |
2190 | } | |
2191 | } | |
2192 | ||
d1391930 GR |
2193 | #if !defined(CONFIG_M5272) |
2194 | ||
baa70a5c FL |
2195 | static void fec_enet_get_pauseparam(struct net_device *ndev, |
2196 | struct ethtool_pauseparam *pause) | |
2197 | { | |
2198 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2199 | ||
2200 | pause->autoneg = (fep->pause_flag & FEC_PAUSE_FLAG_AUTONEG) != 0; | |
2201 | pause->tx_pause = (fep->pause_flag & FEC_PAUSE_FLAG_ENABLE) != 0; | |
2202 | pause->rx_pause = pause->tx_pause; | |
2203 | } | |
2204 | ||
2205 | static int fec_enet_set_pauseparam(struct net_device *ndev, | |
2206 | struct ethtool_pauseparam *pause) | |
2207 | { | |
2208 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2209 | ||
45f5c327 | 2210 | if (!ndev->phydev) |
0b146ca8 RK |
2211 | return -ENODEV; |
2212 | ||
baa70a5c FL |
2213 | if (pause->tx_pause != pause->rx_pause) { |
2214 | netdev_info(ndev, | |
2215 | "hardware only support enable/disable both tx and rx"); | |
2216 | return -EINVAL; | |
2217 | } | |
2218 | ||
2219 | fep->pause_flag = 0; | |
2220 | ||
2221 | /* tx pause must be same as rx pause */ | |
2222 | fep->pause_flag |= pause->rx_pause ? FEC_PAUSE_FLAG_ENABLE : 0; | |
2223 | fep->pause_flag |= pause->autoneg ? FEC_PAUSE_FLAG_AUTONEG : 0; | |
2224 | ||
2225 | if (pause->rx_pause || pause->autoneg) { | |
45f5c327 PR |
2226 | ndev->phydev->supported |= ADVERTISED_Pause; |
2227 | ndev->phydev->advertising |= ADVERTISED_Pause; | |
baa70a5c | 2228 | } else { |
45f5c327 PR |
2229 | ndev->phydev->supported &= ~ADVERTISED_Pause; |
2230 | ndev->phydev->advertising &= ~ADVERTISED_Pause; | |
baa70a5c FL |
2231 | } |
2232 | ||
2233 | if (pause->autoneg) { | |
2234 | if (netif_running(ndev)) | |
2235 | fec_stop(ndev); | |
45f5c327 | 2236 | phy_start_aneg(ndev->phydev); |
baa70a5c | 2237 | } |
dbc64a8e | 2238 | if (netif_running(ndev)) { |
dbc64a8e | 2239 | napi_disable(&fep->napi); |
dbc64a8e | 2240 | netif_tx_lock_bh(ndev); |
ef83337d | 2241 | fec_restart(ndev); |
dbc64a8e | 2242 | netif_wake_queue(ndev); |
6af42d42 | 2243 | netif_tx_unlock_bh(ndev); |
dbc64a8e | 2244 | napi_enable(&fep->napi); |
dbc64a8e | 2245 | } |
baa70a5c FL |
2246 | |
2247 | return 0; | |
2248 | } | |
2249 | ||
38ae92dc CH |
2250 | static const struct fec_stat { |
2251 | char name[ETH_GSTRING_LEN]; | |
2252 | u16 offset; | |
2253 | } fec_stats[] = { | |
2254 | /* RMON TX */ | |
2255 | { "tx_dropped", RMON_T_DROP }, | |
2256 | { "tx_packets", RMON_T_PACKETS }, | |
2257 | { "tx_broadcast", RMON_T_BC_PKT }, | |
2258 | { "tx_multicast", RMON_T_MC_PKT }, | |
2259 | { "tx_crc_errors", RMON_T_CRC_ALIGN }, | |
2260 | { "tx_undersize", RMON_T_UNDERSIZE }, | |
2261 | { "tx_oversize", RMON_T_OVERSIZE }, | |
2262 | { "tx_fragment", RMON_T_FRAG }, | |
2263 | { "tx_jabber", RMON_T_JAB }, | |
2264 | { "tx_collision", RMON_T_COL }, | |
2265 | { "tx_64byte", RMON_T_P64 }, | |
2266 | { "tx_65to127byte", RMON_T_P65TO127 }, | |
2267 | { "tx_128to255byte", RMON_T_P128TO255 }, | |
2268 | { "tx_256to511byte", RMON_T_P256TO511 }, | |
2269 | { "tx_512to1023byte", RMON_T_P512TO1023 }, | |
2270 | { "tx_1024to2047byte", RMON_T_P1024TO2047 }, | |
2271 | { "tx_GTE2048byte", RMON_T_P_GTE2048 }, | |
2272 | { "tx_octets", RMON_T_OCTETS }, | |
2273 | ||
2274 | /* IEEE TX */ | |
2275 | { "IEEE_tx_drop", IEEE_T_DROP }, | |
2276 | { "IEEE_tx_frame_ok", IEEE_T_FRAME_OK }, | |
2277 | { "IEEE_tx_1col", IEEE_T_1COL }, | |
2278 | { "IEEE_tx_mcol", IEEE_T_MCOL }, | |
2279 | { "IEEE_tx_def", IEEE_T_DEF }, | |
2280 | { "IEEE_tx_lcol", IEEE_T_LCOL }, | |
2281 | { "IEEE_tx_excol", IEEE_T_EXCOL }, | |
2282 | { "IEEE_tx_macerr", IEEE_T_MACERR }, | |
2283 | { "IEEE_tx_cserr", IEEE_T_CSERR }, | |
2284 | { "IEEE_tx_sqe", IEEE_T_SQE }, | |
2285 | { "IEEE_tx_fdxfc", IEEE_T_FDXFC }, | |
2286 | { "IEEE_tx_octets_ok", IEEE_T_OCTETS_OK }, | |
2287 | ||
2288 | /* RMON RX */ | |
2289 | { "rx_packets", RMON_R_PACKETS }, | |
2290 | { "rx_broadcast", RMON_R_BC_PKT }, | |
2291 | { "rx_multicast", RMON_R_MC_PKT }, | |
2292 | { "rx_crc_errors", RMON_R_CRC_ALIGN }, | |
2293 | { "rx_undersize", RMON_R_UNDERSIZE }, | |
2294 | { "rx_oversize", RMON_R_OVERSIZE }, | |
2295 | { "rx_fragment", RMON_R_FRAG }, | |
2296 | { "rx_jabber", RMON_R_JAB }, | |
2297 | { "rx_64byte", RMON_R_P64 }, | |
2298 | { "rx_65to127byte", RMON_R_P65TO127 }, | |
2299 | { "rx_128to255byte", RMON_R_P128TO255 }, | |
2300 | { "rx_256to511byte", RMON_R_P256TO511 }, | |
2301 | { "rx_512to1023byte", RMON_R_P512TO1023 }, | |
2302 | { "rx_1024to2047byte", RMON_R_P1024TO2047 }, | |
2303 | { "rx_GTE2048byte", RMON_R_P_GTE2048 }, | |
2304 | { "rx_octets", RMON_R_OCTETS }, | |
2305 | ||
2306 | /* IEEE RX */ | |
2307 | { "IEEE_rx_drop", IEEE_R_DROP }, | |
2308 | { "IEEE_rx_frame_ok", IEEE_R_FRAME_OK }, | |
2309 | { "IEEE_rx_crc", IEEE_R_CRC }, | |
2310 | { "IEEE_rx_align", IEEE_R_ALIGN }, | |
2311 | { "IEEE_rx_macerr", IEEE_R_MACERR }, | |
2312 | { "IEEE_rx_fdxfc", IEEE_R_FDXFC }, | |
2313 | { "IEEE_rx_octets_ok", IEEE_R_OCTETS_OK }, | |
2314 | }; | |
2315 | ||
2316 | static void fec_enet_get_ethtool_stats(struct net_device *dev, | |
2317 | struct ethtool_stats *stats, u64 *data) | |
2318 | { | |
2319 | struct fec_enet_private *fep = netdev_priv(dev); | |
2320 | int i; | |
2321 | ||
2322 | for (i = 0; i < ARRAY_SIZE(fec_stats); i++) | |
2323 | data[i] = readl(fep->hwp + fec_stats[i].offset); | |
2324 | } | |
2325 | ||
2326 | static void fec_enet_get_strings(struct net_device *netdev, | |
2327 | u32 stringset, u8 *data) | |
2328 | { | |
2329 | int i; | |
2330 | switch (stringset) { | |
2331 | case ETH_SS_STATS: | |
2332 | for (i = 0; i < ARRAY_SIZE(fec_stats); i++) | |
2333 | memcpy(data + i * ETH_GSTRING_LEN, | |
2334 | fec_stats[i].name, ETH_GSTRING_LEN); | |
2335 | break; | |
2336 | } | |
2337 | } | |
2338 | ||
2339 | static int fec_enet_get_sset_count(struct net_device *dev, int sset) | |
2340 | { | |
2341 | switch (sset) { | |
2342 | case ETH_SS_STATS: | |
2343 | return ARRAY_SIZE(fec_stats); | |
2344 | default: | |
2345 | return -EOPNOTSUPP; | |
2346 | } | |
2347 | } | |
d1391930 | 2348 | #endif /* !defined(CONFIG_M5272) */ |
38ae92dc | 2349 | |
32bc9b46 CH |
2350 | static int fec_enet_nway_reset(struct net_device *dev) |
2351 | { | |
45f5c327 | 2352 | struct phy_device *phydev = dev->phydev; |
32bc9b46 CH |
2353 | |
2354 | if (!phydev) | |
2355 | return -ENODEV; | |
2356 | ||
2357 | return genphy_restart_aneg(phydev); | |
2358 | } | |
2359 | ||
d851b47b FD |
2360 | /* ITR clock source is enet system clock (clk_ahb). |
2361 | * TCTT unit is cycle_ns * 64 cycle | |
2362 | * So, the ICTT value = X us / (cycle_ns * 64) | |
2363 | */ | |
2364 | static int fec_enet_us_to_itr_clock(struct net_device *ndev, int us) | |
2365 | { | |
2366 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2367 | ||
2368 | return us * (fep->itr_clk_rate / 64000) / 1000; | |
2369 | } | |
2370 | ||
2371 | /* Set threshold for interrupt coalescing */ | |
2372 | static void fec_enet_itr_coal_set(struct net_device *ndev) | |
2373 | { | |
2374 | struct fec_enet_private *fep = netdev_priv(ndev); | |
d851b47b FD |
2375 | int rx_itr, tx_itr; |
2376 | ||
d851b47b FD |
2377 | /* Must be greater than zero to avoid unpredictable behavior */ |
2378 | if (!fep->rx_time_itr || !fep->rx_pkts_itr || | |
2379 | !fep->tx_time_itr || !fep->tx_pkts_itr) | |
2380 | return; | |
2381 | ||
2382 | /* Select enet system clock as Interrupt Coalescing | |
2383 | * timer Clock Source | |
2384 | */ | |
2385 | rx_itr = FEC_ITR_CLK_SEL; | |
2386 | tx_itr = FEC_ITR_CLK_SEL; | |
2387 | ||
2388 | /* set ICFT and ICTT */ | |
2389 | rx_itr |= FEC_ITR_ICFT(fep->rx_pkts_itr); | |
2390 | rx_itr |= FEC_ITR_ICTT(fec_enet_us_to_itr_clock(ndev, fep->rx_time_itr)); | |
2391 | tx_itr |= FEC_ITR_ICFT(fep->tx_pkts_itr); | |
2392 | tx_itr |= FEC_ITR_ICTT(fec_enet_us_to_itr_clock(ndev, fep->tx_time_itr)); | |
2393 | ||
2394 | rx_itr |= FEC_ITR_EN; | |
2395 | tx_itr |= FEC_ITR_EN; | |
2396 | ||
2397 | writel(tx_itr, fep->hwp + FEC_TXIC0); | |
2398 | writel(rx_itr, fep->hwp + FEC_RXIC0); | |
ff7566b8 FD |
2399 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { |
2400 | writel(tx_itr, fep->hwp + FEC_TXIC1); | |
2401 | writel(rx_itr, fep->hwp + FEC_RXIC1); | |
2402 | writel(tx_itr, fep->hwp + FEC_TXIC2); | |
2403 | writel(rx_itr, fep->hwp + FEC_RXIC2); | |
2404 | } | |
d851b47b FD |
2405 | } |
2406 | ||
2407 | static int | |
2408 | fec_enet_get_coalesce(struct net_device *ndev, struct ethtool_coalesce *ec) | |
2409 | { | |
2410 | struct fec_enet_private *fep = netdev_priv(ndev); | |
d851b47b | 2411 | |
ff7566b8 | 2412 | if (!(fep->quirks & FEC_QUIRK_HAS_COALESCE)) |
d851b47b FD |
2413 | return -EOPNOTSUPP; |
2414 | ||
2415 | ec->rx_coalesce_usecs = fep->rx_time_itr; | |
2416 | ec->rx_max_coalesced_frames = fep->rx_pkts_itr; | |
2417 | ||
2418 | ec->tx_coalesce_usecs = fep->tx_time_itr; | |
2419 | ec->tx_max_coalesced_frames = fep->tx_pkts_itr; | |
2420 | ||
2421 | return 0; | |
2422 | } | |
2423 | ||
2424 | static int | |
2425 | fec_enet_set_coalesce(struct net_device *ndev, struct ethtool_coalesce *ec) | |
2426 | { | |
2427 | struct fec_enet_private *fep = netdev_priv(ndev); | |
d851b47b FD |
2428 | unsigned int cycle; |
2429 | ||
ff7566b8 | 2430 | if (!(fep->quirks & FEC_QUIRK_HAS_COALESCE)) |
d851b47b FD |
2431 | return -EOPNOTSUPP; |
2432 | ||
2433 | if (ec->rx_max_coalesced_frames > 255) { | |
9f647a6d | 2434 | pr_err("Rx coalesced frames exceed hardware limitation\n"); |
d851b47b FD |
2435 | return -EINVAL; |
2436 | } | |
2437 | ||
2438 | if (ec->tx_max_coalesced_frames > 255) { | |
9f647a6d | 2439 | pr_err("Tx coalesced frame exceed hardware limitation\n"); |
d851b47b FD |
2440 | return -EINVAL; |
2441 | } | |
2442 | ||
2443 | cycle = fec_enet_us_to_itr_clock(ndev, fep->rx_time_itr); | |
2444 | if (cycle > 0xFFFF) { | |
9f647a6d | 2445 | pr_err("Rx coalesced usec exceed hardware limitation\n"); |
d851b47b FD |
2446 | return -EINVAL; |
2447 | } | |
2448 | ||
2449 | cycle = fec_enet_us_to_itr_clock(ndev, fep->tx_time_itr); | |
2450 | if (cycle > 0xFFFF) { | |
9f647a6d | 2451 | pr_err("Rx coalesced usec exceed hardware limitation\n"); |
d851b47b FD |
2452 | return -EINVAL; |
2453 | } | |
2454 | ||
2455 | fep->rx_time_itr = ec->rx_coalesce_usecs; | |
2456 | fep->rx_pkts_itr = ec->rx_max_coalesced_frames; | |
2457 | ||
2458 | fep->tx_time_itr = ec->tx_coalesce_usecs; | |
2459 | fep->tx_pkts_itr = ec->tx_max_coalesced_frames; | |
2460 | ||
2461 | fec_enet_itr_coal_set(ndev); | |
2462 | ||
2463 | return 0; | |
2464 | } | |
2465 | ||
2466 | static void fec_enet_itr_coal_init(struct net_device *ndev) | |
2467 | { | |
2468 | struct ethtool_coalesce ec; | |
2469 | ||
2470 | ec.rx_coalesce_usecs = FEC_ITR_ICTT_DEFAULT; | |
2471 | ec.rx_max_coalesced_frames = FEC_ITR_ICFT_DEFAULT; | |
2472 | ||
2473 | ec.tx_coalesce_usecs = FEC_ITR_ICTT_DEFAULT; | |
2474 | ec.tx_max_coalesced_frames = FEC_ITR_ICFT_DEFAULT; | |
2475 | ||
2476 | fec_enet_set_coalesce(ndev, &ec); | |
2477 | } | |
2478 | ||
1b7bde6d NA |
2479 | static int fec_enet_get_tunable(struct net_device *netdev, |
2480 | const struct ethtool_tunable *tuna, | |
2481 | void *data) | |
2482 | { | |
2483 | struct fec_enet_private *fep = netdev_priv(netdev); | |
2484 | int ret = 0; | |
2485 | ||
2486 | switch (tuna->id) { | |
2487 | case ETHTOOL_RX_COPYBREAK: | |
2488 | *(u32 *)data = fep->rx_copybreak; | |
2489 | break; | |
2490 | default: | |
2491 | ret = -EINVAL; | |
2492 | break; | |
2493 | } | |
2494 | ||
2495 | return ret; | |
2496 | } | |
2497 | ||
2498 | static int fec_enet_set_tunable(struct net_device *netdev, | |
2499 | const struct ethtool_tunable *tuna, | |
2500 | const void *data) | |
2501 | { | |
2502 | struct fec_enet_private *fep = netdev_priv(netdev); | |
2503 | int ret = 0; | |
2504 | ||
2505 | switch (tuna->id) { | |
2506 | case ETHTOOL_RX_COPYBREAK: | |
2507 | fep->rx_copybreak = *(u32 *)data; | |
2508 | break; | |
2509 | default: | |
2510 | ret = -EINVAL; | |
2511 | break; | |
2512 | } | |
2513 | ||
2514 | return ret; | |
2515 | } | |
2516 | ||
de40ed31 NA |
2517 | static void |
2518 | fec_enet_get_wol(struct net_device *ndev, struct ethtool_wolinfo *wol) | |
2519 | { | |
2520 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2521 | ||
2522 | if (fep->wol_flag & FEC_WOL_HAS_MAGIC_PACKET) { | |
2523 | wol->supported = WAKE_MAGIC; | |
2524 | wol->wolopts = fep->wol_flag & FEC_WOL_FLAG_ENABLE ? WAKE_MAGIC : 0; | |
2525 | } else { | |
2526 | wol->supported = wol->wolopts = 0; | |
2527 | } | |
2528 | } | |
2529 | ||
2530 | static int | |
2531 | fec_enet_set_wol(struct net_device *ndev, struct ethtool_wolinfo *wol) | |
2532 | { | |
2533 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2534 | ||
2535 | if (!(fep->wol_flag & FEC_WOL_HAS_MAGIC_PACKET)) | |
2536 | return -EINVAL; | |
2537 | ||
2538 | if (wol->wolopts & ~WAKE_MAGIC) | |
2539 | return -EINVAL; | |
2540 | ||
2541 | device_set_wakeup_enable(&ndev->dev, wol->wolopts & WAKE_MAGIC); | |
2542 | if (device_may_wakeup(&ndev->dev)) { | |
2543 | fep->wol_flag |= FEC_WOL_FLAG_ENABLE; | |
2544 | if (fep->irq[0] > 0) | |
2545 | enable_irq_wake(fep->irq[0]); | |
2546 | } else { | |
2547 | fep->wol_flag &= (~FEC_WOL_FLAG_ENABLE); | |
2548 | if (fep->irq[0] > 0) | |
2549 | disable_irq_wake(fep->irq[0]); | |
2550 | } | |
2551 | ||
2552 | return 0; | |
2553 | } | |
2554 | ||
9b07be4b | 2555 | static const struct ethtool_ops fec_enet_ethtool_ops = { |
e6b043d5 | 2556 | .get_drvinfo = fec_enet_get_drvinfo, |
db65f35f PR |
2557 | .get_regs_len = fec_enet_get_regs_len, |
2558 | .get_regs = fec_enet_get_regs, | |
32bc9b46 | 2559 | .nway_reset = fec_enet_nway_reset, |
c1d7c48f | 2560 | .get_link = ethtool_op_get_link, |
d851b47b FD |
2561 | .get_coalesce = fec_enet_get_coalesce, |
2562 | .set_coalesce = fec_enet_set_coalesce, | |
38ae92dc | 2563 | #ifndef CONFIG_M5272 |
c1d7c48f RK |
2564 | .get_pauseparam = fec_enet_get_pauseparam, |
2565 | .set_pauseparam = fec_enet_set_pauseparam, | |
38ae92dc | 2566 | .get_strings = fec_enet_get_strings, |
c1d7c48f | 2567 | .get_ethtool_stats = fec_enet_get_ethtool_stats, |
38ae92dc CH |
2568 | .get_sset_count = fec_enet_get_sset_count, |
2569 | #endif | |
c1d7c48f | 2570 | .get_ts_info = fec_enet_get_ts_info, |
1b7bde6d NA |
2571 | .get_tunable = fec_enet_get_tunable, |
2572 | .set_tunable = fec_enet_set_tunable, | |
de40ed31 NA |
2573 | .get_wol = fec_enet_get_wol, |
2574 | .set_wol = fec_enet_set_wol, | |
9365fbf5 PR |
2575 | .get_link_ksettings = phy_ethtool_get_link_ksettings, |
2576 | .set_link_ksettings = phy_ethtool_set_link_ksettings, | |
e6b043d5 | 2577 | }; |
1da177e4 | 2578 | |
c556167f | 2579 | static int fec_enet_ioctl(struct net_device *ndev, struct ifreq *rq, int cmd) |
1da177e4 | 2580 | { |
c556167f | 2581 | struct fec_enet_private *fep = netdev_priv(ndev); |
45f5c327 | 2582 | struct phy_device *phydev = ndev->phydev; |
1da177e4 | 2583 | |
c556167f | 2584 | if (!netif_running(ndev)) |
e6b043d5 | 2585 | return -EINVAL; |
1da177e4 | 2586 | |
e6b043d5 BW |
2587 | if (!phydev) |
2588 | return -ENODEV; | |
2589 | ||
1d5244d0 BH |
2590 | if (fep->bufdesc_ex) { |
2591 | if (cmd == SIOCSHWTSTAMP) | |
2592 | return fec_ptp_set(ndev, rq); | |
2593 | if (cmd == SIOCGHWTSTAMP) | |
2594 | return fec_ptp_get(ndev, rq); | |
2595 | } | |
ff43da86 | 2596 | |
28b04113 | 2597 | return phy_mii_ioctl(phydev, rq, cmd); |
1da177e4 LT |
2598 | } |
2599 | ||
c556167f | 2600 | static void fec_enet_free_buffers(struct net_device *ndev) |
f0b3fbea | 2601 | { |
c556167f | 2602 | struct fec_enet_private *fep = netdev_priv(ndev); |
da2191e3 | 2603 | unsigned int i; |
f0b3fbea SH |
2604 | struct sk_buff *skb; |
2605 | struct bufdesc *bdp; | |
4d494cdc FD |
2606 | struct fec_enet_priv_tx_q *txq; |
2607 | struct fec_enet_priv_rx_q *rxq; | |
59d0f746 FL |
2608 | unsigned int q; |
2609 | ||
2610 | for (q = 0; q < fep->num_rx_queues; q++) { | |
2611 | rxq = fep->rx_queue[q]; | |
7355f276 TK |
2612 | bdp = rxq->bd.base; |
2613 | for (i = 0; i < rxq->bd.ring_size; i++) { | |
59d0f746 FL |
2614 | skb = rxq->rx_skbuff[i]; |
2615 | rxq->rx_skbuff[i] = NULL; | |
2616 | if (skb) { | |
2617 | dma_unmap_single(&fep->pdev->dev, | |
5cfa3039 | 2618 | fec32_to_cpu(bdp->cbd_bufaddr), |
b64bf4b7 | 2619 | FEC_ENET_RX_FRSIZE - fep->rx_align, |
59d0f746 FL |
2620 | DMA_FROM_DEVICE); |
2621 | dev_kfree_skb(skb); | |
2622 | } | |
7355f276 | 2623 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
59d0f746 FL |
2624 | } |
2625 | } | |
4d494cdc | 2626 | |
59d0f746 FL |
2627 | for (q = 0; q < fep->num_tx_queues; q++) { |
2628 | txq = fep->tx_queue[q]; | |
7355f276 TK |
2629 | bdp = txq->bd.base; |
2630 | for (i = 0; i < txq->bd.ring_size; i++) { | |
59d0f746 FL |
2631 | kfree(txq->tx_bounce[i]); |
2632 | txq->tx_bounce[i] = NULL; | |
2633 | skb = txq->tx_skbuff[i]; | |
2634 | txq->tx_skbuff[i] = NULL; | |
f0b3fbea | 2635 | dev_kfree_skb(skb); |
730ee360 | 2636 | } |
f0b3fbea | 2637 | } |
59d0f746 | 2638 | } |
f0b3fbea | 2639 | |
59d0f746 FL |
2640 | static void fec_enet_free_queue(struct net_device *ndev) |
2641 | { | |
2642 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2643 | int i; | |
2644 | struct fec_enet_priv_tx_q *txq; | |
2645 | ||
2646 | for (i = 0; i < fep->num_tx_queues; i++) | |
2647 | if (fep->tx_queue[i] && fep->tx_queue[i]->tso_hdrs) { | |
2648 | txq = fep->tx_queue[i]; | |
2649 | dma_free_coherent(NULL, | |
7355f276 | 2650 | txq->bd.ring_size * TSO_HEADER_SIZE, |
59d0f746 FL |
2651 | txq->tso_hdrs, |
2652 | txq->tso_hdrs_dma); | |
2653 | } | |
2654 | ||
2655 | for (i = 0; i < fep->num_rx_queues; i++) | |
1b4b32c6 | 2656 | kfree(fep->rx_queue[i]); |
59d0f746 | 2657 | for (i = 0; i < fep->num_tx_queues; i++) |
1b4b32c6 | 2658 | kfree(fep->tx_queue[i]); |
59d0f746 FL |
2659 | } |
2660 | ||
2661 | static int fec_enet_alloc_queue(struct net_device *ndev) | |
2662 | { | |
2663 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2664 | int i; | |
2665 | int ret = 0; | |
2666 | struct fec_enet_priv_tx_q *txq; | |
2667 | ||
2668 | for (i = 0; i < fep->num_tx_queues; i++) { | |
2669 | txq = kzalloc(sizeof(*txq), GFP_KERNEL); | |
2670 | if (!txq) { | |
2671 | ret = -ENOMEM; | |
2672 | goto alloc_failed; | |
2673 | } | |
2674 | ||
2675 | fep->tx_queue[i] = txq; | |
7355f276 TK |
2676 | txq->bd.ring_size = TX_RING_SIZE; |
2677 | fep->total_tx_ring_size += fep->tx_queue[i]->bd.ring_size; | |
59d0f746 FL |
2678 | |
2679 | txq->tx_stop_threshold = FEC_MAX_SKB_DESCS; | |
2680 | txq->tx_wake_threshold = | |
7355f276 | 2681 | (txq->bd.ring_size - txq->tx_stop_threshold) / 2; |
59d0f746 FL |
2682 | |
2683 | txq->tso_hdrs = dma_alloc_coherent(NULL, | |
7355f276 | 2684 | txq->bd.ring_size * TSO_HEADER_SIZE, |
59d0f746 FL |
2685 | &txq->tso_hdrs_dma, |
2686 | GFP_KERNEL); | |
2687 | if (!txq->tso_hdrs) { | |
2688 | ret = -ENOMEM; | |
2689 | goto alloc_failed; | |
2690 | } | |
8b7c9efa | 2691 | } |
59d0f746 FL |
2692 | |
2693 | for (i = 0; i < fep->num_rx_queues; i++) { | |
2694 | fep->rx_queue[i] = kzalloc(sizeof(*fep->rx_queue[i]), | |
2695 | GFP_KERNEL); | |
2696 | if (!fep->rx_queue[i]) { | |
2697 | ret = -ENOMEM; | |
2698 | goto alloc_failed; | |
2699 | } | |
2700 | ||
7355f276 TK |
2701 | fep->rx_queue[i]->bd.ring_size = RX_RING_SIZE; |
2702 | fep->total_rx_ring_size += fep->rx_queue[i]->bd.ring_size; | |
59d0f746 FL |
2703 | } |
2704 | return ret; | |
2705 | ||
2706 | alloc_failed: | |
2707 | fec_enet_free_queue(ndev); | |
2708 | return ret; | |
f0b3fbea SH |
2709 | } |
2710 | ||
59d0f746 FL |
2711 | static int |
2712 | fec_enet_alloc_rxq_buffers(struct net_device *ndev, unsigned int queue) | |
f0b3fbea | 2713 | { |
c556167f | 2714 | struct fec_enet_private *fep = netdev_priv(ndev); |
da2191e3 | 2715 | unsigned int i; |
f0b3fbea SH |
2716 | struct sk_buff *skb; |
2717 | struct bufdesc *bdp; | |
4d494cdc | 2718 | struct fec_enet_priv_rx_q *rxq; |
f0b3fbea | 2719 | |
59d0f746 | 2720 | rxq = fep->rx_queue[queue]; |
7355f276 TK |
2721 | bdp = rxq->bd.base; |
2722 | for (i = 0; i < rxq->bd.ring_size; i++) { | |
b72061a3 | 2723 | skb = netdev_alloc_skb(ndev, FEC_ENET_RX_FRSIZE); |
ffdce2cc RK |
2724 | if (!skb) |
2725 | goto err_alloc; | |
f0b3fbea | 2726 | |
1b7bde6d | 2727 | if (fec_enet_new_rxbdp(ndev, bdp, skb)) { |
730ee360 | 2728 | dev_kfree_skb(skb); |
ffdce2cc | 2729 | goto err_alloc; |
d842a31f | 2730 | } |
730ee360 | 2731 | |
4d494cdc | 2732 | rxq->rx_skbuff[i] = skb; |
5cfa3039 | 2733 | bdp->cbd_sc = cpu_to_fec16(BD_ENET_RX_EMPTY); |
ff43da86 FL |
2734 | |
2735 | if (fep->bufdesc_ex) { | |
2736 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
5cfa3039 | 2737 | ebdp->cbd_esc = cpu_to_fec32(BD_ENET_RX_INT); |
ff43da86 FL |
2738 | } |
2739 | ||
7355f276 | 2740 | bdp = fec_enet_get_nextdesc(bdp, &rxq->bd); |
f0b3fbea SH |
2741 | } |
2742 | ||
2743 | /* Set the last buffer to wrap. */ | |
7355f276 | 2744 | bdp = fec_enet_get_prevdesc(bdp, &rxq->bd); |
5cfa3039 | 2745 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
59d0f746 | 2746 | return 0; |
f0b3fbea | 2747 | |
59d0f746 FL |
2748 | err_alloc: |
2749 | fec_enet_free_buffers(ndev); | |
2750 | return -ENOMEM; | |
2751 | } | |
2752 | ||
2753 | static int | |
2754 | fec_enet_alloc_txq_buffers(struct net_device *ndev, unsigned int queue) | |
2755 | { | |
2756 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2757 | unsigned int i; | |
2758 | struct bufdesc *bdp; | |
2759 | struct fec_enet_priv_tx_q *txq; | |
2760 | ||
2761 | txq = fep->tx_queue[queue]; | |
7355f276 TK |
2762 | bdp = txq->bd.base; |
2763 | for (i = 0; i < txq->bd.ring_size; i++) { | |
4d494cdc FD |
2764 | txq->tx_bounce[i] = kmalloc(FEC_ENET_TX_FRSIZE, GFP_KERNEL); |
2765 | if (!txq->tx_bounce[i]) | |
ffdce2cc | 2766 | goto err_alloc; |
f0b3fbea | 2767 | |
5cfa3039 JB |
2768 | bdp->cbd_sc = cpu_to_fec16(0); |
2769 | bdp->cbd_bufaddr = cpu_to_fec32(0); | |
6605b730 | 2770 | |
ff43da86 FL |
2771 | if (fep->bufdesc_ex) { |
2772 | struct bufdesc_ex *ebdp = (struct bufdesc_ex *)bdp; | |
5cfa3039 | 2773 | ebdp->cbd_esc = cpu_to_fec32(BD_ENET_TX_INT); |
ff43da86 FL |
2774 | } |
2775 | ||
7355f276 | 2776 | bdp = fec_enet_get_nextdesc(bdp, &txq->bd); |
f0b3fbea SH |
2777 | } |
2778 | ||
2779 | /* Set the last buffer to wrap. */ | |
7355f276 | 2780 | bdp = fec_enet_get_prevdesc(bdp, &txq->bd); |
5cfa3039 | 2781 | bdp->cbd_sc |= cpu_to_fec16(BD_SC_WRAP); |
f0b3fbea SH |
2782 | |
2783 | return 0; | |
ffdce2cc RK |
2784 | |
2785 | err_alloc: | |
2786 | fec_enet_free_buffers(ndev); | |
2787 | return -ENOMEM; | |
f0b3fbea SH |
2788 | } |
2789 | ||
59d0f746 FL |
2790 | static int fec_enet_alloc_buffers(struct net_device *ndev) |
2791 | { | |
2792 | struct fec_enet_private *fep = netdev_priv(ndev); | |
2793 | unsigned int i; | |
2794 | ||
2795 | for (i = 0; i < fep->num_rx_queues; i++) | |
2796 | if (fec_enet_alloc_rxq_buffers(ndev, i)) | |
2797 | return -ENOMEM; | |
2798 | ||
2799 | for (i = 0; i < fep->num_tx_queues; i++) | |
2800 | if (fec_enet_alloc_txq_buffers(ndev, i)) | |
2801 | return -ENOMEM; | |
2802 | return 0; | |
2803 | } | |
2804 | ||
1da177e4 | 2805 | static int |
c556167f | 2806 | fec_enet_open(struct net_device *ndev) |
1da177e4 | 2807 | { |
c556167f | 2808 | struct fec_enet_private *fep = netdev_priv(ndev); |
f0b3fbea | 2809 | int ret; |
1da177e4 | 2810 | |
8fff755e | 2811 | ret = pm_runtime_get_sync(&fep->pdev->dev); |
b0c6ce24 | 2812 | if (ret < 0) |
8fff755e AL |
2813 | return ret; |
2814 | ||
5bbde4d2 | 2815 | pinctrl_pm_select_default_state(&fep->pdev->dev); |
e8fcfcd5 NA |
2816 | ret = fec_enet_clk_enable(ndev, true); |
2817 | if (ret) | |
8fff755e | 2818 | goto clk_enable; |
e8fcfcd5 | 2819 | |
1da177e4 LT |
2820 | /* I should reset the ring buffers here, but I don't yet know |
2821 | * a simple way to do that. | |
2822 | */ | |
1da177e4 | 2823 | |
c556167f | 2824 | ret = fec_enet_alloc_buffers(ndev); |
f0b3fbea | 2825 | if (ret) |
681d2421 | 2826 | goto err_enet_alloc; |
f0b3fbea | 2827 | |
55dd2753 NA |
2828 | /* Init MAC prior to mii bus probe */ |
2829 | fec_restart(ndev); | |
2830 | ||
418bd0d4 | 2831 | /* Probe and connect to PHY when open the interface */ |
c556167f | 2832 | ret = fec_enet_mii_probe(ndev); |
681d2421 FE |
2833 | if (ret) |
2834 | goto err_enet_mii_probe; | |
ce5eaf02 | 2835 | |
29380905 LS |
2836 | if (fep->quirks & FEC_QUIRK_ERR006687) |
2837 | imx6q_cpuidle_fec_irqs_used(); | |
2838 | ||
ce5eaf02 | 2839 | napi_enable(&fep->napi); |
45f5c327 | 2840 | phy_start(ndev->phydev); |
4d494cdc FD |
2841 | netif_tx_start_all_queues(ndev); |
2842 | ||
de40ed31 NA |
2843 | device_set_wakeup_enable(&ndev->dev, fep->wol_flag & |
2844 | FEC_WOL_FLAG_ENABLE); | |
2845 | ||
22f6b860 | 2846 | return 0; |
681d2421 FE |
2847 | |
2848 | err_enet_mii_probe: | |
2849 | fec_enet_free_buffers(ndev); | |
2850 | err_enet_alloc: | |
2851 | fec_enet_clk_enable(ndev, false); | |
8fff755e AL |
2852 | clk_enable: |
2853 | pm_runtime_mark_last_busy(&fep->pdev->dev); | |
2854 | pm_runtime_put_autosuspend(&fep->pdev->dev); | |
681d2421 FE |
2855 | pinctrl_pm_select_sleep_state(&fep->pdev->dev); |
2856 | return ret; | |
1da177e4 LT |
2857 | } |
2858 | ||
2859 | static int | |
c556167f | 2860 | fec_enet_close(struct net_device *ndev) |
1da177e4 | 2861 | { |
c556167f | 2862 | struct fec_enet_private *fep = netdev_priv(ndev); |
1da177e4 | 2863 | |
45f5c327 | 2864 | phy_stop(ndev->phydev); |
d76cfae9 | 2865 | |
31a6de34 RK |
2866 | if (netif_device_present(ndev)) { |
2867 | napi_disable(&fep->napi); | |
2868 | netif_tx_disable(ndev); | |
8bbbd3c1 | 2869 | fec_stop(ndev); |
31a6de34 | 2870 | } |
1da177e4 | 2871 | |
45f5c327 | 2872 | phy_disconnect(ndev->phydev); |
418bd0d4 | 2873 | |
29380905 LS |
2874 | if (fep->quirks & FEC_QUIRK_ERR006687) |
2875 | imx6q_cpuidle_fec_irqs_unused(); | |
2876 | ||
e8fcfcd5 | 2877 | fec_enet_clk_enable(ndev, false); |
5bbde4d2 | 2878 | pinctrl_pm_select_sleep_state(&fep->pdev->dev); |
8fff755e AL |
2879 | pm_runtime_mark_last_busy(&fep->pdev->dev); |
2880 | pm_runtime_put_autosuspend(&fep->pdev->dev); | |
2881 | ||
db8880bc | 2882 | fec_enet_free_buffers(ndev); |
f0b3fbea | 2883 | |
1da177e4 LT |
2884 | return 0; |
2885 | } | |
2886 | ||
1da177e4 LT |
2887 | /* Set or clear the multicast filter for this adaptor. |
2888 | * Skeleton taken from sunlance driver. | |
2889 | * The CPM Ethernet implementation allows Multicast as well as individual | |
2890 | * MAC address filtering. Some of the drivers check to make sure it is | |
2891 | * a group multicast address, and discard those that are not. I guess I | |
2892 | * will do the same for now, but just remove the test if you want | |
2893 | * individual filtering as well (do the upper net layers want or support | |
2894 | * this kind of feature?). | |
2895 | */ | |
2896 | ||
6176e89c | 2897 | #define FEC_HASH_BITS 6 /* #bits in hash */ |
1da177e4 LT |
2898 | #define CRC32_POLY 0xEDB88320 |
2899 | ||
c556167f | 2900 | static void set_multicast_list(struct net_device *ndev) |
1da177e4 | 2901 | { |
c556167f | 2902 | struct fec_enet_private *fep = netdev_priv(ndev); |
22bedad3 | 2903 | struct netdev_hw_addr *ha; |
48e2f183 | 2904 | unsigned int i, bit, data, crc, tmp; |
1da177e4 LT |
2905 | unsigned char hash; |
2906 | ||
c556167f | 2907 | if (ndev->flags & IFF_PROMISC) { |
f44d6305 SH |
2908 | tmp = readl(fep->hwp + FEC_R_CNTRL); |
2909 | tmp |= 0x8; | |
2910 | writel(tmp, fep->hwp + FEC_R_CNTRL); | |
4e831836 SH |
2911 | return; |
2912 | } | |
1da177e4 | 2913 | |
4e831836 SH |
2914 | tmp = readl(fep->hwp + FEC_R_CNTRL); |
2915 | tmp &= ~0x8; | |
2916 | writel(tmp, fep->hwp + FEC_R_CNTRL); | |
2917 | ||
c556167f | 2918 | if (ndev->flags & IFF_ALLMULTI) { |
4e831836 SH |
2919 | /* Catch all multicast addresses, so set the |
2920 | * filter to all 1's | |
2921 | */ | |
2922 | writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2923 | writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2924 | ||
2925 | return; | |
2926 | } | |
2927 | ||
2928 | /* Clear filter and add the addresses in hash register | |
2929 | */ | |
2930 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2931 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2932 | ||
c556167f | 2933 | netdev_for_each_mc_addr(ha, ndev) { |
4e831836 SH |
2934 | /* calculate crc32 value of mac address */ |
2935 | crc = 0xffffffff; | |
2936 | ||
c556167f | 2937 | for (i = 0; i < ndev->addr_len; i++) { |
22bedad3 | 2938 | data = ha->addr[i]; |
4e831836 SH |
2939 | for (bit = 0; bit < 8; bit++, data >>= 1) { |
2940 | crc = (crc >> 1) ^ | |
2941 | (((crc ^ data) & 1) ? CRC32_POLY : 0); | |
1da177e4 LT |
2942 | } |
2943 | } | |
4e831836 | 2944 | |
6176e89c | 2945 | /* only upper 6 bits (FEC_HASH_BITS) are used |
4e831836 SH |
2946 | * which point to specific bit in he hash registers |
2947 | */ | |
6176e89c | 2948 | hash = (crc >> (32 - FEC_HASH_BITS)) & 0x3f; |
4e831836 SH |
2949 | |
2950 | if (hash > 31) { | |
2951 | tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2952 | tmp |= 1 << (hash - 32); | |
2953 | writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
2954 | } else { | |
2955 | tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2956 | tmp |= 1 << hash; | |
2957 | writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
2958 | } | |
1da177e4 LT |
2959 | } |
2960 | } | |
2961 | ||
22f6b860 | 2962 | /* Set a MAC change in hardware. */ |
009fda83 | 2963 | static int |
c556167f | 2964 | fec_set_mac_address(struct net_device *ndev, void *p) |
1da177e4 | 2965 | { |
c556167f | 2966 | struct fec_enet_private *fep = netdev_priv(ndev); |
009fda83 SH |
2967 | struct sockaddr *addr = p; |
2968 | ||
44934fac LS |
2969 | if (addr) { |
2970 | if (!is_valid_ether_addr(addr->sa_data)) | |
2971 | return -EADDRNOTAVAIL; | |
2972 | memcpy(ndev->dev_addr, addr->sa_data, ndev->addr_len); | |
2973 | } | |
1da177e4 | 2974 | |
9638d19e NA |
2975 | /* Add netif status check here to avoid system hang in below case: |
2976 | * ifconfig ethx down; ifconfig ethx hw ether xx:xx:xx:xx:xx:xx; | |
2977 | * After ethx down, fec all clocks are gated off and then register | |
2978 | * access causes system hang. | |
2979 | */ | |
2980 | if (!netif_running(ndev)) | |
2981 | return 0; | |
2982 | ||
c556167f UKK |
2983 | writel(ndev->dev_addr[3] | (ndev->dev_addr[2] << 8) | |
2984 | (ndev->dev_addr[1] << 16) | (ndev->dev_addr[0] << 24), | |
f44d6305 | 2985 | fep->hwp + FEC_ADDR_LOW); |
c556167f | 2986 | writel((ndev->dev_addr[5] << 16) | (ndev->dev_addr[4] << 24), |
7cff0943 | 2987 | fep->hwp + FEC_ADDR_HIGH); |
009fda83 | 2988 | return 0; |
1da177e4 LT |
2989 | } |
2990 | ||
7f5c6add | 2991 | #ifdef CONFIG_NET_POLL_CONTROLLER |
49ce9c2c BH |
2992 | /** |
2993 | * fec_poll_controller - FEC Poll controller function | |
7f5c6add XJ |
2994 | * @dev: The FEC network adapter |
2995 | * | |
2996 | * Polled functionality used by netconsole and others in non interrupt mode | |
2997 | * | |
2998 | */ | |
47a5247f | 2999 | static void fec_poll_controller(struct net_device *dev) |
7f5c6add XJ |
3000 | { |
3001 | int i; | |
3002 | struct fec_enet_private *fep = netdev_priv(dev); | |
3003 | ||
3004 | for (i = 0; i < FEC_IRQ_NUM; i++) { | |
3005 | if (fep->irq[i] > 0) { | |
3006 | disable_irq(fep->irq[i]); | |
3007 | fec_enet_interrupt(fep->irq[i], dev); | |
3008 | enable_irq(fep->irq[i]); | |
3009 | } | |
3010 | } | |
3011 | } | |
3012 | #endif | |
3013 | ||
5bc26726 | 3014 | static inline void fec_enet_set_netdev_features(struct net_device *netdev, |
4c09eed9 JB |
3015 | netdev_features_t features) |
3016 | { | |
3017 | struct fec_enet_private *fep = netdev_priv(netdev); | |
3018 | netdev_features_t changed = features ^ netdev->features; | |
3019 | ||
3020 | netdev->features = features; | |
3021 | ||
3022 | /* Receive checksum has been changed */ | |
3023 | if (changed & NETIF_F_RXCSUM) { | |
3024 | if (features & NETIF_F_RXCSUM) | |
3025 | fep->csum_flags |= FLAG_RX_CSUM_ENABLED; | |
3026 | else | |
3027 | fep->csum_flags &= ~FLAG_RX_CSUM_ENABLED; | |
8506fa1d | 3028 | } |
5bc26726 NA |
3029 | } |
3030 | ||
3031 | static int fec_set_features(struct net_device *netdev, | |
3032 | netdev_features_t features) | |
3033 | { | |
3034 | struct fec_enet_private *fep = netdev_priv(netdev); | |
3035 | netdev_features_t changed = features ^ netdev->features; | |
4c09eed9 | 3036 | |
5b40f709 | 3037 | if (netif_running(netdev) && changed & NETIF_F_RXCSUM) { |
5bc26726 NA |
3038 | napi_disable(&fep->napi); |
3039 | netif_tx_lock_bh(netdev); | |
3040 | fec_stop(netdev); | |
3041 | fec_enet_set_netdev_features(netdev, features); | |
ef83337d | 3042 | fec_restart(netdev); |
4d494cdc | 3043 | netif_tx_wake_all_queues(netdev); |
8506fa1d RK |
3044 | netif_tx_unlock_bh(netdev); |
3045 | napi_enable(&fep->napi); | |
5bc26726 NA |
3046 | } else { |
3047 | fec_enet_set_netdev_features(netdev, features); | |
4c09eed9 JB |
3048 | } |
3049 | ||
3050 | return 0; | |
3051 | } | |
3052 | ||
009fda83 SH |
3053 | static const struct net_device_ops fec_netdev_ops = { |
3054 | .ndo_open = fec_enet_open, | |
3055 | .ndo_stop = fec_enet_close, | |
3056 | .ndo_start_xmit = fec_enet_start_xmit, | |
afc4b13d | 3057 | .ndo_set_rx_mode = set_multicast_list, |
635ecaa7 | 3058 | .ndo_change_mtu = eth_change_mtu, |
009fda83 SH |
3059 | .ndo_validate_addr = eth_validate_addr, |
3060 | .ndo_tx_timeout = fec_timeout, | |
3061 | .ndo_set_mac_address = fec_set_mac_address, | |
db8880bc | 3062 | .ndo_do_ioctl = fec_enet_ioctl, |
7f5c6add XJ |
3063 | #ifdef CONFIG_NET_POLL_CONTROLLER |
3064 | .ndo_poll_controller = fec_poll_controller, | |
3065 | #endif | |
4c09eed9 | 3066 | .ndo_set_features = fec_set_features, |
009fda83 SH |
3067 | }; |
3068 | ||
53bb20d1 TK |
3069 | static const unsigned short offset_des_active_rxq[] = { |
3070 | FEC_R_DES_ACTIVE_0, FEC_R_DES_ACTIVE_1, FEC_R_DES_ACTIVE_2 | |
3071 | }; | |
3072 | ||
3073 | static const unsigned short offset_des_active_txq[] = { | |
3074 | FEC_X_DES_ACTIVE_0, FEC_X_DES_ACTIVE_1, FEC_X_DES_ACTIVE_2 | |
3075 | }; | |
3076 | ||
1da177e4 LT |
3077 | /* |
3078 | * XXX: We need to clean up on failure exits here. | |
ead73183 | 3079 | * |
1da177e4 | 3080 | */ |
c556167f | 3081 | static int fec_enet_init(struct net_device *ndev) |
1da177e4 | 3082 | { |
c556167f | 3083 | struct fec_enet_private *fep = netdev_priv(ndev); |
f0b3fbea | 3084 | struct bufdesc *cbd_base; |
4d494cdc | 3085 | dma_addr_t bd_dma; |
55d0218a | 3086 | int bd_size; |
59d0f746 | 3087 | unsigned int i; |
7355f276 TK |
3088 | unsigned dsize = fep->bufdesc_ex ? sizeof(struct bufdesc_ex) : |
3089 | sizeof(struct bufdesc); | |
3090 | unsigned dsize_log2 = __fls(dsize); | |
55d0218a | 3091 | |
7355f276 | 3092 | WARN_ON(dsize != (1 << dsize_log2)); |
41ef84ce FD |
3093 | #if defined(CONFIG_ARM) |
3094 | fep->rx_align = 0xf; | |
3095 | fep->tx_align = 0xf; | |
3096 | #else | |
3097 | fep->rx_align = 0x3; | |
3098 | fep->tx_align = 0x3; | |
3099 | #endif | |
3100 | ||
59d0f746 | 3101 | fec_enet_alloc_queue(ndev); |
79f33912 | 3102 | |
7355f276 | 3103 | bd_size = (fep->total_tx_ring_size + fep->total_rx_ring_size) * dsize; |
1da177e4 | 3104 | |
8d4dd5cf | 3105 | /* Allocate memory for buffer descriptors. */ |
c0a1a0a6 LS |
3106 | cbd_base = dmam_alloc_coherent(&fep->pdev->dev, bd_size, &bd_dma, |
3107 | GFP_KERNEL); | |
4d494cdc | 3108 | if (!cbd_base) { |
79f33912 NA |
3109 | return -ENOMEM; |
3110 | } | |
3111 | ||
4d494cdc | 3112 | memset(cbd_base, 0, bd_size); |
1da177e4 | 3113 | |
49da97dc | 3114 | /* Get the Ethernet address */ |
c556167f | 3115 | fec_get_mac(ndev); |
44934fac LS |
3116 | /* make sure MAC we just acquired is programmed into the hw */ |
3117 | fec_set_mac_address(ndev, NULL); | |
1da177e4 | 3118 | |
8d4dd5cf | 3119 | /* Set receive and transmit descriptor base. */ |
59d0f746 | 3120 | for (i = 0; i < fep->num_rx_queues; i++) { |
7355f276 TK |
3121 | struct fec_enet_priv_rx_q *rxq = fep->rx_queue[i]; |
3122 | unsigned size = dsize * rxq->bd.ring_size; | |
3123 | ||
3124 | rxq->bd.qid = i; | |
3125 | rxq->bd.base = cbd_base; | |
3126 | rxq->bd.cur = cbd_base; | |
3127 | rxq->bd.dma = bd_dma; | |
3128 | rxq->bd.dsize = dsize; | |
3129 | rxq->bd.dsize_log2 = dsize_log2; | |
53bb20d1 | 3130 | rxq->bd.reg_desc_active = fep->hwp + offset_des_active_rxq[i]; |
7355f276 TK |
3131 | bd_dma += size; |
3132 | cbd_base = (struct bufdesc *)(((void *)cbd_base) + size); | |
3133 | rxq->bd.last = (struct bufdesc *)(((void *)cbd_base) - dsize); | |
59d0f746 FL |
3134 | } |
3135 | ||
3136 | for (i = 0; i < fep->num_tx_queues; i++) { | |
7355f276 TK |
3137 | struct fec_enet_priv_tx_q *txq = fep->tx_queue[i]; |
3138 | unsigned size = dsize * txq->bd.ring_size; | |
3139 | ||
3140 | txq->bd.qid = i; | |
3141 | txq->bd.base = cbd_base; | |
3142 | txq->bd.cur = cbd_base; | |
3143 | txq->bd.dma = bd_dma; | |
3144 | txq->bd.dsize = dsize; | |
3145 | txq->bd.dsize_log2 = dsize_log2; | |
53bb20d1 | 3146 | txq->bd.reg_desc_active = fep->hwp + offset_des_active_txq[i]; |
7355f276 TK |
3147 | bd_dma += size; |
3148 | cbd_base = (struct bufdesc *)(((void *)cbd_base) + size); | |
3149 | txq->bd.last = (struct bufdesc *)(((void *)cbd_base) - dsize); | |
59d0f746 | 3150 | } |
4d494cdc | 3151 | |
1da177e4 | 3152 | |
22f6b860 | 3153 | /* The FEC Ethernet specific entries in the device structure */ |
c556167f UKK |
3154 | ndev->watchdog_timeo = TX_TIMEOUT; |
3155 | ndev->netdev_ops = &fec_netdev_ops; | |
3156 | ndev->ethtool_ops = &fec_enet_ethtool_ops; | |
633e7533 | 3157 | |
dc975382 | 3158 | writel(FEC_RX_DISABLED_IMASK, fep->hwp + FEC_IMASK); |
322555f5 | 3159 | netif_napi_add(ndev, &fep->napi, fec_enet_rx_napi, NAPI_POLL_WEIGHT); |
dc975382 | 3160 | |
6b7e4008 | 3161 | if (fep->quirks & FEC_QUIRK_HAS_VLAN) |
cdffcf1b JB |
3162 | /* enable hw VLAN support */ |
3163 | ndev->features |= NETIF_F_HW_VLAN_CTAG_RX; | |
cdffcf1b | 3164 | |
6b7e4008 | 3165 | if (fep->quirks & FEC_QUIRK_HAS_CSUM) { |
79f33912 NA |
3166 | ndev->gso_max_segs = FEC_MAX_TSO_SEGS; |
3167 | ||
48496255 SG |
3168 | /* enable hw accelerator */ |
3169 | ndev->features |= (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM | |
79f33912 | 3170 | | NETIF_F_RXCSUM | NETIF_F_SG | NETIF_F_TSO); |
48496255 SG |
3171 | fep->csum_flags |= FLAG_RX_CSUM_ENABLED; |
3172 | } | |
4c09eed9 | 3173 | |
6b7e4008 | 3174 | if (fep->quirks & FEC_QUIRK_HAS_AVB) { |
41ef84ce FD |
3175 | fep->tx_align = 0; |
3176 | fep->rx_align = 0x3f; | |
3177 | } | |
3178 | ||
09d1e541 NA |
3179 | ndev->hw_features = ndev->features; |
3180 | ||
ef83337d | 3181 | fec_restart(ndev); |
1da177e4 | 3182 | |
1da177e4 LT |
3183 | return 0; |
3184 | } | |
3185 | ||
ca2cc333 | 3186 | #ifdef CONFIG_OF |
33897cc8 | 3187 | static void fec_reset_phy(struct platform_device *pdev) |
ca2cc333 SG |
3188 | { |
3189 | int err, phy_reset; | |
962d8cdc | 3190 | bool active_high = false; |
a3caad0a | 3191 | int msec = 1; |
ca2cc333 SG |
3192 | struct device_node *np = pdev->dev.of_node; |
3193 | ||
3194 | if (!np) | |
a9b2c8ef | 3195 | return; |
ca2cc333 | 3196 | |
a3caad0a SG |
3197 | of_property_read_u32(np, "phy-reset-duration", &msec); |
3198 | /* A sane reset duration should not be longer than 1s */ | |
3199 | if (msec > 1000) | |
3200 | msec = 1; | |
3201 | ||
ca2cc333 | 3202 | phy_reset = of_get_named_gpio(np, "phy-reset-gpios", 0); |
07dcf8e9 FE |
3203 | if (!gpio_is_valid(phy_reset)) |
3204 | return; | |
3205 | ||
962d8cdc | 3206 | active_high = of_property_read_bool(np, "phy-reset-active-high"); |
64f10f6e | 3207 | |
119fc007 | 3208 | err = devm_gpio_request_one(&pdev->dev, phy_reset, |
962d8cdc | 3209 | active_high ? GPIOF_OUT_INIT_HIGH : GPIOF_OUT_INIT_LOW, |
64f10f6e | 3210 | "phy-reset"); |
ca2cc333 | 3211 | if (err) { |
07dcf8e9 | 3212 | dev_err(&pdev->dev, "failed to get phy-reset-gpios: %d\n", err); |
a9b2c8ef | 3213 | return; |
ca2cc333 | 3214 | } |
eb37c563 SW |
3215 | |
3216 | if (msec > 20) | |
3217 | msleep(msec); | |
3218 | else | |
3219 | usleep_range(msec * 1000, msec * 1000 + 1000); | |
3220 | ||
962d8cdc | 3221 | gpio_set_value_cansleep(phy_reset, !active_high); |
ca2cc333 SG |
3222 | } |
3223 | #else /* CONFIG_OF */ | |
0c7768a0 | 3224 | static void fec_reset_phy(struct platform_device *pdev) |
ca2cc333 SG |
3225 | { |
3226 | /* | |
3227 | * In case of platform probe, the reset has been done | |
3228 | * by machine code. | |
3229 | */ | |
ca2cc333 SG |
3230 | } |
3231 | #endif /* CONFIG_OF */ | |
3232 | ||
9fc095f1 FD |
3233 | static void |
3234 | fec_enet_get_queue_num(struct platform_device *pdev, int *num_tx, int *num_rx) | |
3235 | { | |
3236 | struct device_node *np = pdev->dev.of_node; | |
9fc095f1 FD |
3237 | |
3238 | *num_tx = *num_rx = 1; | |
3239 | ||
3240 | if (!np || !of_device_is_available(np)) | |
3241 | return; | |
3242 | ||
3243 | /* parse the num of tx and rx queues */ | |
73b1c90d | 3244 | of_property_read_u32(np, "fsl,num-tx-queues", num_tx); |
b7bd75cf | 3245 | |
73b1c90d | 3246 | of_property_read_u32(np, "fsl,num-rx-queues", num_rx); |
9fc095f1 FD |
3247 | |
3248 | if (*num_tx < 1 || *num_tx > FEC_ENET_MAX_TX_QS) { | |
b7bd75cf FL |
3249 | dev_warn(&pdev->dev, "Invalid num_tx(=%d), fall back to 1\n", |
3250 | *num_tx); | |
9fc095f1 FD |
3251 | *num_tx = 1; |
3252 | return; | |
3253 | } | |
3254 | ||
3255 | if (*num_rx < 1 || *num_rx > FEC_ENET_MAX_RX_QS) { | |
b7bd75cf FL |
3256 | dev_warn(&pdev->dev, "Invalid num_rx(=%d), fall back to 1\n", |
3257 | *num_rx); | |
9fc095f1 FD |
3258 | *num_rx = 1; |
3259 | return; | |
3260 | } | |
3261 | ||
3262 | } | |
3263 | ||
33897cc8 | 3264 | static int |
ead73183 SH |
3265 | fec_probe(struct platform_device *pdev) |
3266 | { | |
3267 | struct fec_enet_private *fep; | |
5eb32bd0 | 3268 | struct fec_platform_data *pdata; |
ead73183 SH |
3269 | struct net_device *ndev; |
3270 | int i, irq, ret = 0; | |
3271 | struct resource *r; | |
ca2cc333 | 3272 | const struct of_device_id *of_id; |
43af940c | 3273 | static int dev_id; |
407066f8 | 3274 | struct device_node *np = pdev->dev.of_node, *phy_node; |
b7bd75cf FL |
3275 | int num_tx_qs; |
3276 | int num_rx_qs; | |
ca2cc333 | 3277 | |
9fc095f1 FD |
3278 | fec_enet_get_queue_num(pdev, &num_tx_qs, &num_rx_qs); |
3279 | ||
ead73183 | 3280 | /* Init network device */ |
9fc095f1 FD |
3281 | ndev = alloc_etherdev_mqs(sizeof(struct fec_enet_private), |
3282 | num_tx_qs, num_rx_qs); | |
83e519b6 FE |
3283 | if (!ndev) |
3284 | return -ENOMEM; | |
ead73183 SH |
3285 | |
3286 | SET_NETDEV_DEV(ndev, &pdev->dev); | |
3287 | ||
3288 | /* setup board info structure */ | |
3289 | fep = netdev_priv(ndev); | |
ead73183 | 3290 | |
6b7e4008 LW |
3291 | of_id = of_match_device(fec_dt_ids, &pdev->dev); |
3292 | if (of_id) | |
3293 | pdev->id_entry = of_id->data; | |
3294 | fep->quirks = pdev->id_entry->driver_data; | |
3295 | ||
0c818594 | 3296 | fep->netdev = ndev; |
9fc095f1 FD |
3297 | fep->num_rx_queues = num_rx_qs; |
3298 | fep->num_tx_queues = num_tx_qs; | |
3299 | ||
d1391930 | 3300 | #if !defined(CONFIG_M5272) |
baa70a5c | 3301 | /* default enable pause frame auto negotiation */ |
6b7e4008 | 3302 | if (fep->quirks & FEC_QUIRK_HAS_GBIT) |
baa70a5c | 3303 | fep->pause_flag |= FEC_PAUSE_FLAG_AUTONEG; |
d1391930 | 3304 | #endif |
baa70a5c | 3305 | |
5bbde4d2 NA |
3306 | /* Select default pin state */ |
3307 | pinctrl_pm_select_default_state(&pdev->dev); | |
3308 | ||
399db75b | 3309 | r = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
941e173a TB |
3310 | fep->hwp = devm_ioremap_resource(&pdev->dev, r); |
3311 | if (IS_ERR(fep->hwp)) { | |
3312 | ret = PTR_ERR(fep->hwp); | |
3313 | goto failed_ioremap; | |
3314 | } | |
3315 | ||
e6b043d5 | 3316 | fep->pdev = pdev; |
43af940c | 3317 | fep->dev_id = dev_id++; |
ead73183 | 3318 | |
ead73183 SH |
3319 | platform_set_drvdata(pdev, ndev); |
3320 | ||
29380905 LS |
3321 | if ((of_machine_is_compatible("fsl,imx6q") || |
3322 | of_machine_is_compatible("fsl,imx6dl")) && | |
3323 | !of_property_read_bool(np, "fsl,err006687-workaround-present")) | |
3324 | fep->quirks |= FEC_QUIRK_ERR006687; | |
3325 | ||
de40ed31 NA |
3326 | if (of_get_property(np, "fsl,magic-packet", NULL)) |
3327 | fep->wol_flag |= FEC_WOL_HAS_MAGIC_PACKET; | |
3328 | ||
407066f8 UKK |
3329 | phy_node = of_parse_phandle(np, "phy-handle", 0); |
3330 | if (!phy_node && of_phy_is_fixed_link(np)) { | |
3331 | ret = of_phy_register_fixed_link(np); | |
3332 | if (ret < 0) { | |
3333 | dev_err(&pdev->dev, | |
3334 | "broken fixed-link specification\n"); | |
3335 | goto failed_phy; | |
3336 | } | |
3337 | phy_node = of_node_get(np); | |
3338 | } | |
3339 | fep->phy_node = phy_node; | |
3340 | ||
6c5f7808 | 3341 | ret = of_get_phy_mode(pdev->dev.of_node); |
ca2cc333 | 3342 | if (ret < 0) { |
94660ba0 | 3343 | pdata = dev_get_platdata(&pdev->dev); |
ca2cc333 SG |
3344 | if (pdata) |
3345 | fep->phy_interface = pdata->phy; | |
3346 | else | |
3347 | fep->phy_interface = PHY_INTERFACE_MODE_MII; | |
3348 | } else { | |
3349 | fep->phy_interface = ret; | |
3350 | } | |
3351 | ||
f4d40de3 SH |
3352 | fep->clk_ipg = devm_clk_get(&pdev->dev, "ipg"); |
3353 | if (IS_ERR(fep->clk_ipg)) { | |
3354 | ret = PTR_ERR(fep->clk_ipg); | |
ead73183 SH |
3355 | goto failed_clk; |
3356 | } | |
f4d40de3 SH |
3357 | |
3358 | fep->clk_ahb = devm_clk_get(&pdev->dev, "ahb"); | |
3359 | if (IS_ERR(fep->clk_ahb)) { | |
3360 | ret = PTR_ERR(fep->clk_ahb); | |
3361 | goto failed_clk; | |
3362 | } | |
3363 | ||
d851b47b FD |
3364 | fep->itr_clk_rate = clk_get_rate(fep->clk_ahb); |
3365 | ||
daa7d392 WS |
3366 | /* enet_out is optional, depends on board */ |
3367 | fep->clk_enet_out = devm_clk_get(&pdev->dev, "enet_out"); | |
3368 | if (IS_ERR(fep->clk_enet_out)) | |
3369 | fep->clk_enet_out = NULL; | |
3370 | ||
91c0d987 NA |
3371 | fep->ptp_clk_on = false; |
3372 | mutex_init(&fep->ptp_clk_mutex); | |
9b5330ed FD |
3373 | |
3374 | /* clk_ref is optional, depends on board */ | |
3375 | fep->clk_ref = devm_clk_get(&pdev->dev, "enet_clk_ref"); | |
3376 | if (IS_ERR(fep->clk_ref)) | |
3377 | fep->clk_ref = NULL; | |
3378 | ||
6b7e4008 | 3379 | fep->bufdesc_ex = fep->quirks & FEC_QUIRK_HAS_BUFDESC_EX; |
6605b730 FL |
3380 | fep->clk_ptp = devm_clk_get(&pdev->dev, "ptp"); |
3381 | if (IS_ERR(fep->clk_ptp)) { | |
c29dc2d7 | 3382 | fep->clk_ptp = NULL; |
217b5844 | 3383 | fep->bufdesc_ex = false; |
6605b730 | 3384 | } |
6605b730 | 3385 | |
e8fcfcd5 | 3386 | ret = fec_enet_clk_enable(ndev, true); |
13a097bd FE |
3387 | if (ret) |
3388 | goto failed_clk; | |
3389 | ||
8fff755e AL |
3390 | ret = clk_prepare_enable(fep->clk_ipg); |
3391 | if (ret) | |
3392 | goto failed_clk_ipg; | |
3393 | ||
f4e9f3d2 FE |
3394 | fep->reg_phy = devm_regulator_get(&pdev->dev, "phy"); |
3395 | if (!IS_ERR(fep->reg_phy)) { | |
3396 | ret = regulator_enable(fep->reg_phy); | |
5fa9c0fe SG |
3397 | if (ret) { |
3398 | dev_err(&pdev->dev, | |
3399 | "Failed to enable phy regulator: %d\n", ret); | |
3400 | goto failed_regulator; | |
3401 | } | |
f6a4d607 FE |
3402 | } else { |
3403 | fep->reg_phy = NULL; | |
5fa9c0fe SG |
3404 | } |
3405 | ||
8fff755e AL |
3406 | pm_runtime_set_autosuspend_delay(&pdev->dev, FEC_MDIO_PM_TIMEOUT); |
3407 | pm_runtime_use_autosuspend(&pdev->dev); | |
14d2b7c1 | 3408 | pm_runtime_get_noresume(&pdev->dev); |
8fff755e AL |
3409 | pm_runtime_set_active(&pdev->dev); |
3410 | pm_runtime_enable(&pdev->dev); | |
3411 | ||
2ca9b2aa SG |
3412 | fec_reset_phy(pdev); |
3413 | ||
e2f8d555 | 3414 | if (fep->bufdesc_ex) |
ca162a82 | 3415 | fec_ptp_init(pdev); |
e2f8d555 FE |
3416 | |
3417 | ret = fec_enet_init(ndev); | |
3418 | if (ret) | |
3419 | goto failed_init; | |
3420 | ||
3421 | for (i = 0; i < FEC_IRQ_NUM; i++) { | |
3422 | irq = platform_get_irq(pdev, i); | |
3423 | if (irq < 0) { | |
3424 | if (i) | |
3425 | break; | |
3426 | ret = irq; | |
3427 | goto failed_irq; | |
3428 | } | |
0d9b2ab1 | 3429 | ret = devm_request_irq(&pdev->dev, irq, fec_enet_interrupt, |
44a272dd | 3430 | 0, pdev->name, ndev); |
0d9b2ab1 | 3431 | if (ret) |
e2f8d555 | 3432 | goto failed_irq; |
de40ed31 NA |
3433 | |
3434 | fep->irq[i] = irq; | |
e2f8d555 FE |
3435 | } |
3436 | ||
b4d39b53 | 3437 | init_completion(&fep->mdio_done); |
e6b043d5 BW |
3438 | ret = fec_enet_mii_init(pdev); |
3439 | if (ret) | |
3440 | goto failed_mii_init; | |
3441 | ||
03c698c9 OS |
3442 | /* Carrier starts down, phylib will bring it up */ |
3443 | netif_carrier_off(ndev); | |
e8fcfcd5 | 3444 | fec_enet_clk_enable(ndev, false); |
5bbde4d2 | 3445 | pinctrl_pm_select_sleep_state(&pdev->dev); |
03c698c9 | 3446 | |
ead73183 SH |
3447 | ret = register_netdev(ndev); |
3448 | if (ret) | |
3449 | goto failed_register; | |
3450 | ||
de40ed31 NA |
3451 | device_init_wakeup(&ndev->dev, fep->wol_flag & |
3452 | FEC_WOL_HAS_MAGIC_PACKET); | |
3453 | ||
eb1d0640 FE |
3454 | if (fep->bufdesc_ex && fep->ptp_clock) |
3455 | netdev_info(ndev, "registered PHC device %d\n", fep->dev_id); | |
3456 | ||
1b7bde6d | 3457 | fep->rx_copybreak = COPYBREAK_DEFAULT; |
36cdc743 | 3458 | INIT_WORK(&fep->tx_timeout_work, fec_enet_timeout_work); |
8fff755e AL |
3459 | |
3460 | pm_runtime_mark_last_busy(&pdev->dev); | |
3461 | pm_runtime_put_autosuspend(&pdev->dev); | |
3462 | ||
ead73183 SH |
3463 | return 0; |
3464 | ||
3465 | failed_register: | |
e6b043d5 BW |
3466 | fec_enet_mii_remove(fep); |
3467 | failed_mii_init: | |
7a2bbd8d | 3468 | failed_irq: |
7a2bbd8d | 3469 | failed_init: |
32cba57b | 3470 | fec_ptp_stop(pdev); |
f6a4d607 FE |
3471 | if (fep->reg_phy) |
3472 | regulator_disable(fep->reg_phy); | |
5fa9c0fe | 3473 | failed_regulator: |
8fff755e AL |
3474 | clk_disable_unprepare(fep->clk_ipg); |
3475 | failed_clk_ipg: | |
e8fcfcd5 | 3476 | fec_enet_clk_enable(ndev, false); |
ead73183 | 3477 | failed_clk: |
407066f8 UKK |
3478 | failed_phy: |
3479 | of_node_put(phy_node); | |
ead73183 SH |
3480 | failed_ioremap: |
3481 | free_netdev(ndev); | |
3482 | ||
3483 | return ret; | |
3484 | } | |
3485 | ||
33897cc8 | 3486 | static int |
ead73183 SH |
3487 | fec_drv_remove(struct platform_device *pdev) |
3488 | { | |
3489 | struct net_device *ndev = platform_get_drvdata(pdev); | |
3490 | struct fec_enet_private *fep = netdev_priv(ndev); | |
3491 | ||
36cdc743 | 3492 | cancel_work_sync(&fep->tx_timeout_work); |
32cba57b | 3493 | fec_ptp_stop(pdev); |
e163cc97 | 3494 | unregister_netdev(ndev); |
e6b043d5 | 3495 | fec_enet_mii_remove(fep); |
f6a4d607 FE |
3496 | if (fep->reg_phy) |
3497 | regulator_disable(fep->reg_phy); | |
407066f8 | 3498 | of_node_put(fep->phy_node); |
ead73183 | 3499 | free_netdev(ndev); |
28e2188e | 3500 | |
ead73183 SH |
3501 | return 0; |
3502 | } | |
3503 | ||
dd66d386 | 3504 | static int __maybe_unused fec_suspend(struct device *dev) |
ead73183 | 3505 | { |
87cad5c3 | 3506 | struct net_device *ndev = dev_get_drvdata(dev); |
04e5216d | 3507 | struct fec_enet_private *fep = netdev_priv(ndev); |
ead73183 | 3508 | |
da1774e5 | 3509 | rtnl_lock(); |
04e5216d | 3510 | if (netif_running(ndev)) { |
de40ed31 NA |
3511 | if (fep->wol_flag & FEC_WOL_FLAG_ENABLE) |
3512 | fep->wol_flag |= FEC_WOL_FLAG_SLEEP_ON; | |
45f5c327 | 3513 | phy_stop(ndev->phydev); |
31a6de34 RK |
3514 | napi_disable(&fep->napi); |
3515 | netif_tx_lock_bh(ndev); | |
04e5216d | 3516 | netif_device_detach(ndev); |
31a6de34 RK |
3517 | netif_tx_unlock_bh(ndev); |
3518 | fec_stop(ndev); | |
f4c4a4e0 | 3519 | fec_enet_clk_enable(ndev, false); |
de40ed31 NA |
3520 | if (!(fep->wol_flag & FEC_WOL_FLAG_ENABLE)) |
3521 | pinctrl_pm_select_sleep_state(&fep->pdev->dev); | |
ead73183 | 3522 | } |
da1774e5 RK |
3523 | rtnl_unlock(); |
3524 | ||
de40ed31 | 3525 | if (fep->reg_phy && !(fep->wol_flag & FEC_WOL_FLAG_ENABLE)) |
238f7bc7 FE |
3526 | regulator_disable(fep->reg_phy); |
3527 | ||
858eeb7d NA |
3528 | /* SOC supply clock to phy, when clock is disabled, phy link down |
3529 | * SOC control phy regulator, when regulator is disabled, phy link down | |
3530 | */ | |
3531 | if (fep->clk_enet_out || fep->reg_phy) | |
3532 | fep->link = 0; | |
3533 | ||
ead73183 SH |
3534 | return 0; |
3535 | } | |
3536 | ||
dd66d386 | 3537 | static int __maybe_unused fec_resume(struct device *dev) |
ead73183 | 3538 | { |
87cad5c3 | 3539 | struct net_device *ndev = dev_get_drvdata(dev); |
04e5216d | 3540 | struct fec_enet_private *fep = netdev_priv(ndev); |
de40ed31 | 3541 | struct fec_platform_data *pdata = fep->pdev->dev.platform_data; |
238f7bc7 | 3542 | int ret; |
de40ed31 | 3543 | int val; |
238f7bc7 | 3544 | |
de40ed31 | 3545 | if (fep->reg_phy && !(fep->wol_flag & FEC_WOL_FLAG_ENABLE)) { |
238f7bc7 FE |
3546 | ret = regulator_enable(fep->reg_phy); |
3547 | if (ret) | |
3548 | return ret; | |
3549 | } | |
ead73183 | 3550 | |
da1774e5 | 3551 | rtnl_lock(); |
04e5216d | 3552 | if (netif_running(ndev)) { |
f4c4a4e0 NA |
3553 | ret = fec_enet_clk_enable(ndev, true); |
3554 | if (ret) { | |
3555 | rtnl_unlock(); | |
3556 | goto failed_clk; | |
3557 | } | |
de40ed31 NA |
3558 | if (fep->wol_flag & FEC_WOL_FLAG_ENABLE) { |
3559 | if (pdata && pdata->sleep_mode_enable) | |
3560 | pdata->sleep_mode_enable(false); | |
3561 | val = readl(fep->hwp + FEC_ECNTRL); | |
3562 | val &= ~(FEC_ECR_MAGICEN | FEC_ECR_SLEEP); | |
3563 | writel(val, fep->hwp + FEC_ECNTRL); | |
3564 | fep->wol_flag &= ~FEC_WOL_FLAG_SLEEP_ON; | |
3565 | } else { | |
3566 | pinctrl_pm_select_default_state(&fep->pdev->dev); | |
3567 | } | |
ef83337d | 3568 | fec_restart(ndev); |
31a6de34 | 3569 | netif_tx_lock_bh(ndev); |
6af42d42 | 3570 | netif_device_attach(ndev); |
dbc64a8e | 3571 | netif_tx_unlock_bh(ndev); |
6af42d42 | 3572 | napi_enable(&fep->napi); |
45f5c327 | 3573 | phy_start(ndev->phydev); |
ead73183 | 3574 | } |
da1774e5 | 3575 | rtnl_unlock(); |
04e5216d | 3576 | |
ead73183 | 3577 | return 0; |
13a097bd | 3578 | |
e8fcfcd5 | 3579 | failed_clk: |
13a097bd FE |
3580 | if (fep->reg_phy) |
3581 | regulator_disable(fep->reg_phy); | |
3582 | return ret; | |
ead73183 SH |
3583 | } |
3584 | ||
8fff755e AL |
3585 | static int __maybe_unused fec_runtime_suspend(struct device *dev) |
3586 | { | |
3587 | struct net_device *ndev = dev_get_drvdata(dev); | |
3588 | struct fec_enet_private *fep = netdev_priv(ndev); | |
3589 | ||
3590 | clk_disable_unprepare(fep->clk_ipg); | |
3591 | ||
3592 | return 0; | |
3593 | } | |
3594 | ||
3595 | static int __maybe_unused fec_runtime_resume(struct device *dev) | |
3596 | { | |
3597 | struct net_device *ndev = dev_get_drvdata(dev); | |
3598 | struct fec_enet_private *fep = netdev_priv(ndev); | |
3599 | ||
3600 | return clk_prepare_enable(fep->clk_ipg); | |
3601 | } | |
3602 | ||
3603 | static const struct dev_pm_ops fec_pm_ops = { | |
3604 | SET_SYSTEM_SLEEP_PM_OPS(fec_suspend, fec_resume) | |
3605 | SET_RUNTIME_PM_OPS(fec_runtime_suspend, fec_runtime_resume, NULL) | |
3606 | }; | |
59d4289b | 3607 | |
ead73183 SH |
3608 | static struct platform_driver fec_driver = { |
3609 | .driver = { | |
b5680e0b | 3610 | .name = DRIVER_NAME, |
87cad5c3 | 3611 | .pm = &fec_pm_ops, |
ca2cc333 | 3612 | .of_match_table = fec_dt_ids, |
ead73183 | 3613 | }, |
b5680e0b | 3614 | .id_table = fec_devtype, |
87cad5c3 | 3615 | .probe = fec_probe, |
33897cc8 | 3616 | .remove = fec_drv_remove, |
ead73183 SH |
3617 | }; |
3618 | ||
aaca2377 | 3619 | module_platform_driver(fec_driver); |
1da177e4 | 3620 | |
f8c0aca9 | 3621 | MODULE_ALIAS("platform:"DRIVER_NAME); |
1da177e4 | 3622 | MODULE_LICENSE("GPL"); |