]>
Commit | Line | Data |
---|---|---|
68c0a5c7 S |
1 | /* |
2 | * Copyright (c) 2016~2017 Hisilicon Limited. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | */ | |
9 | ||
10 | #ifndef __HCLGE_CMD_H | |
11 | #define __HCLGE_CMD_H | |
12 | #include <linux/types.h> | |
13 | #include <linux/io.h> | |
14 | ||
15 | #define HCLGE_CMDQ_TX_TIMEOUT 1000 | |
16 | ||
17 | struct hclge_dev; | |
18 | struct hclge_desc { | |
19 | __le16 opcode; | |
20 | ||
21 | #define HCLGE_CMDQ_RX_INVLD_B 0 | |
22 | #define HCLGE_CMDQ_RX_OUTVLD_B 1 | |
23 | ||
24 | __le16 flag; | |
25 | __le16 retval; | |
26 | __le16 rsv; | |
27 | __le32 data[6]; | |
28 | }; | |
29 | ||
30 | struct hclge_desc_cb { | |
31 | dma_addr_t dma; | |
32 | void *va; | |
33 | u32 length; | |
34 | }; | |
35 | ||
36 | struct hclge_cmq_ring { | |
37 | dma_addr_t desc_dma_addr; | |
38 | struct hclge_desc *desc; | |
39 | struct hclge_desc_cb *desc_cb; | |
40 | struct hclge_dev *dev; | |
41 | u32 head; | |
42 | u32 tail; | |
43 | ||
44 | u16 buf_size; | |
45 | u16 desc_num; | |
46 | int next_to_use; | |
47 | int next_to_clean; | |
48 | u8 flag; | |
49 | spinlock_t lock; /* Command queue lock */ | |
50 | }; | |
51 | ||
52 | enum hclge_cmd_return_status { | |
53 | HCLGE_CMD_EXEC_SUCCESS = 0, | |
54 | HCLGE_CMD_NO_AUTH = 1, | |
55 | HCLGE_CMD_NOT_EXEC = 2, | |
56 | HCLGE_CMD_QUEUE_FULL = 3, | |
57 | }; | |
58 | ||
59 | enum hclge_cmd_status { | |
60 | HCLGE_STATUS_SUCCESS = 0, | |
61 | HCLGE_ERR_CSQ_FULL = -1, | |
62 | HCLGE_ERR_CSQ_TIMEOUT = -2, | |
63 | HCLGE_ERR_CSQ_ERROR = -3, | |
64 | }; | |
65 | ||
466b0c00 L |
66 | struct hclge_misc_vector { |
67 | u8 __iomem *addr; | |
68 | int vector_irq; | |
69 | }; | |
70 | ||
68c0a5c7 S |
71 | struct hclge_cmq { |
72 | struct hclge_cmq_ring csq; | |
73 | struct hclge_cmq_ring crq; | |
74 | u16 tx_timeout; /* Tx timeout */ | |
75 | enum hclge_cmd_status last_status; | |
76 | }; | |
77 | ||
78 | #define HCLGE_CMD_FLAG_IN_VALID_SHIFT 0 | |
79 | #define HCLGE_CMD_FLAG_OUT_VALID_SHIFT 1 | |
80 | #define HCLGE_CMD_FLAG_NEXT_SHIFT 2 | |
81 | #define HCLGE_CMD_FLAG_WR_OR_RD_SHIFT 3 | |
82 | #define HCLGE_CMD_FLAG_NO_INTR_SHIFT 4 | |
83 | #define HCLGE_CMD_FLAG_ERR_INTR_SHIFT 5 | |
84 | ||
85 | #define HCLGE_CMD_FLAG_IN BIT(HCLGE_CMD_FLAG_IN_VALID_SHIFT) | |
86 | #define HCLGE_CMD_FLAG_OUT BIT(HCLGE_CMD_FLAG_OUT_VALID_SHIFT) | |
87 | #define HCLGE_CMD_FLAG_NEXT BIT(HCLGE_CMD_FLAG_NEXT_SHIFT) | |
88 | #define HCLGE_CMD_FLAG_WR BIT(HCLGE_CMD_FLAG_WR_OR_RD_SHIFT) | |
89 | #define HCLGE_CMD_FLAG_NO_INTR BIT(HCLGE_CMD_FLAG_NO_INTR_SHIFT) | |
90 | #define HCLGE_CMD_FLAG_ERR_INTR BIT(HCLGE_CMD_FLAG_ERR_INTR_SHIFT) | |
91 | ||
92 | enum hclge_opcode_type { | |
93 | /* Generic command */ | |
94 | HCLGE_OPC_QUERY_FW_VER = 0x0001, | |
95 | HCLGE_OPC_CFG_RST_TRIGGER = 0x0020, | |
96 | HCLGE_OPC_GBL_RST_STATUS = 0x0021, | |
97 | HCLGE_OPC_QUERY_FUNC_STATUS = 0x0022, | |
98 | HCLGE_OPC_QUERY_PF_RSRC = 0x0023, | |
99 | HCLGE_OPC_QUERY_VF_RSRC = 0x0024, | |
100 | HCLGE_OPC_GET_CFG_PARAM = 0x0025, | |
101 | ||
102 | HCLGE_OPC_STATS_64_BIT = 0x0030, | |
103 | HCLGE_OPC_STATS_32_BIT = 0x0031, | |
104 | HCLGE_OPC_STATS_MAC = 0x0032, | |
db2a3e43 FL |
105 | |
106 | HCLGE_OPC_QUERY_REG_NUM = 0x0040, | |
107 | HCLGE_OPC_QUERY_32_BIT_REG = 0x0041, | |
108 | HCLGE_OPC_QUERY_64_BIT_REG = 0x0042, | |
68c0a5c7 S |
109 | /* Device management command */ |
110 | ||
111 | /* MAC commond */ | |
112 | HCLGE_OPC_CONFIG_MAC_MODE = 0x0301, | |
113 | HCLGE_OPC_CONFIG_AN_MODE = 0x0304, | |
114 | HCLGE_OPC_QUERY_AN_RESULT = 0x0306, | |
115 | HCLGE_OPC_QUERY_LINK_STATUS = 0x0307, | |
116 | HCLGE_OPC_CONFIG_MAX_FRM_SIZE = 0x0308, | |
117 | HCLGE_OPC_CONFIG_SPEED_DUP = 0x0309, | |
118 | /* MACSEC command */ | |
119 | ||
120 | /* PFC/Pause CMD*/ | |
121 | HCLGE_OPC_CFG_MAC_PAUSE_EN = 0x0701, | |
122 | HCLGE_OPC_CFG_PFC_PAUSE_EN = 0x0702, | |
123 | HCLGE_OPC_CFG_MAC_PARA = 0x0703, | |
124 | HCLGE_OPC_CFG_PFC_PARA = 0x0704, | |
125 | HCLGE_OPC_QUERY_MAC_TX_PKT_CNT = 0x0705, | |
126 | HCLGE_OPC_QUERY_MAC_RX_PKT_CNT = 0x0706, | |
127 | HCLGE_OPC_QUERY_PFC_TX_PKT_CNT = 0x0707, | |
128 | HCLGE_OPC_QUERY_PFC_RX_PKT_CNT = 0x0708, | |
129 | HCLGE_OPC_PRI_TO_TC_MAPPING = 0x0709, | |
130 | HCLGE_OPC_QOS_MAP = 0x070A, | |
131 | ||
132 | /* ETS/scheduler commands */ | |
133 | HCLGE_OPC_TM_PG_TO_PRI_LINK = 0x0804, | |
134 | HCLGE_OPC_TM_QS_TO_PRI_LINK = 0x0805, | |
135 | HCLGE_OPC_TM_NQ_TO_QS_LINK = 0x0806, | |
136 | HCLGE_OPC_TM_RQ_TO_QS_LINK = 0x0807, | |
137 | HCLGE_OPC_TM_PORT_WEIGHT = 0x0808, | |
138 | HCLGE_OPC_TM_PG_WEIGHT = 0x0809, | |
139 | HCLGE_OPC_TM_QS_WEIGHT = 0x080A, | |
140 | HCLGE_OPC_TM_PRI_WEIGHT = 0x080B, | |
141 | HCLGE_OPC_TM_PRI_C_SHAPPING = 0x080C, | |
142 | HCLGE_OPC_TM_PRI_P_SHAPPING = 0x080D, | |
143 | HCLGE_OPC_TM_PG_C_SHAPPING = 0x080E, | |
144 | HCLGE_OPC_TM_PG_P_SHAPPING = 0x080F, | |
145 | HCLGE_OPC_TM_PORT_SHAPPING = 0x0810, | |
146 | HCLGE_OPC_TM_PG_SCH_MODE_CFG = 0x0812, | |
147 | HCLGE_OPC_TM_PRI_SCH_MODE_CFG = 0x0813, | |
148 | HCLGE_OPC_TM_QS_SCH_MODE_CFG = 0x0814, | |
149 | HCLGE_OPC_TM_BP_TO_QSET_MAPPING = 0x0815, | |
150 | ||
151 | /* Packet buffer allocate command */ | |
152 | HCLGE_OPC_TX_BUFF_ALLOC = 0x0901, | |
153 | HCLGE_OPC_RX_PRIV_BUFF_ALLOC = 0x0902, | |
154 | HCLGE_OPC_RX_PRIV_WL_ALLOC = 0x0903, | |
155 | HCLGE_OPC_RX_COM_THRD_ALLOC = 0x0904, | |
156 | HCLGE_OPC_RX_COM_WL_ALLOC = 0x0905, | |
157 | HCLGE_OPC_RX_GBL_PKT_CNT = 0x0906, | |
158 | ||
159 | /* PTP command */ | |
160 | /* TQP management command */ | |
161 | HCLGE_OPC_SET_TQP_MAP = 0x0A01, | |
162 | ||
163 | /* TQP command */ | |
164 | HCLGE_OPC_CFG_TX_QUEUE = 0x0B01, | |
165 | HCLGE_OPC_QUERY_TX_POINTER = 0x0B02, | |
166 | HCLGE_OPC_QUERY_TX_STATUS = 0x0B03, | |
167 | HCLGE_OPC_CFG_RX_QUEUE = 0x0B11, | |
168 | HCLGE_OPC_QUERY_RX_POINTER = 0x0B12, | |
169 | HCLGE_OPC_QUERY_RX_STATUS = 0x0B13, | |
170 | HCLGE_OPC_STASH_RX_QUEUE_LRO = 0x0B16, | |
171 | HCLGE_OPC_CFG_RX_QUEUE_LRO = 0x0B17, | |
172 | HCLGE_OPC_CFG_COM_TQP_QUEUE = 0x0B20, | |
173 | HCLGE_OPC_RESET_TQP_QUEUE = 0x0B22, | |
174 | ||
175 | /* TSO cmd */ | |
176 | HCLGE_OPC_TSO_GENERIC_CONFIG = 0x0C01, | |
177 | ||
178 | /* RSS cmd */ | |
179 | HCLGE_OPC_RSS_GENERIC_CONFIG = 0x0D01, | |
180 | HCLGE_OPC_RSS_INDIR_TABLE = 0x0D07, | |
181 | HCLGE_OPC_RSS_TC_MODE = 0x0D08, | |
182 | HCLGE_OPC_RSS_INPUT_TUPLE = 0x0D02, | |
183 | ||
184 | /* Promisuous mode command */ | |
185 | HCLGE_OPC_CFG_PROMISC_MODE = 0x0E01, | |
186 | ||
e62f2a6b PL |
187 | /* Vlan offload command */ |
188 | HCLGE_OPC_VLAN_PORT_TX_CFG = 0x0F01, | |
189 | HCLGE_OPC_VLAN_PORT_RX_CFG = 0x0F02, | |
190 | ||
68c0a5c7 S |
191 | /* Interrupts cmd */ |
192 | HCLGE_OPC_ADD_RING_TO_VECTOR = 0x1503, | |
193 | HCLGE_OPC_DEL_RING_TO_VECTOR = 0x1504, | |
194 | ||
195 | /* MAC command */ | |
196 | HCLGE_OPC_MAC_VLAN_ADD = 0x1000, | |
197 | HCLGE_OPC_MAC_VLAN_REMOVE = 0x1001, | |
198 | HCLGE_OPC_MAC_VLAN_TYPE_ID = 0x1002, | |
199 | HCLGE_OPC_MAC_VLAN_INSERT = 0x1003, | |
200 | HCLGE_OPC_MAC_ETHTYPE_ADD = 0x1010, | |
201 | HCLGE_OPC_MAC_ETHTYPE_REMOVE = 0x1011, | |
6f712727 | 202 | HCLGE_OPC_MAC_VLAN_MASK_SET = 0x1012, |
68c0a5c7 S |
203 | |
204 | /* Multicast linear table cmd */ | |
205 | HCLGE_OPC_MTA_MAC_MODE_CFG = 0x1020, | |
206 | HCLGE_OPC_MTA_MAC_FUNC_CFG = 0x1021, | |
207 | HCLGE_OPC_MTA_TBL_ITEM_CFG = 0x1022, | |
208 | HCLGE_OPC_MTA_TBL_ITEM_QUERY = 0x1023, | |
209 | ||
210 | /* VLAN command */ | |
211 | HCLGE_OPC_VLAN_FILTER_CTRL = 0x1100, | |
212 | HCLGE_OPC_VLAN_FILTER_PF_CFG = 0x1101, | |
213 | HCLGE_OPC_VLAN_FILTER_VF_CFG = 0x1102, | |
214 | ||
215 | /* MDIO command */ | |
216 | HCLGE_OPC_MDIO_CONFIG = 0x1900, | |
217 | ||
218 | /* QCN command */ | |
219 | HCLGE_OPC_QCN_MOD_CFG = 0x1A01, | |
220 | HCLGE_OPC_QCN_GRP_TMPLT_CFG = 0x1A02, | |
221 | HCLGE_OPC_QCN_SHAPPING_IR_CFG = 0x1A03, | |
222 | HCLGE_OPC_QCN_SHAPPING_BS_CFG = 0x1A04, | |
223 | HCLGE_OPC_QCN_QSET_LINK_CFG = 0x1A05, | |
224 | HCLGE_OPC_QCN_RP_STATUS_GET = 0x1A06, | |
225 | HCLGE_OPC_QCN_AJUST_INIT = 0x1A07, | |
226 | HCLGE_OPC_QCN_DFX_CNT_STATUS = 0x1A08, | |
227 | ||
228 | /* Mailbox cmd */ | |
229 | HCLGEVF_OPC_MBX_PF_TO_VF = 0x2000, | |
230 | }; | |
231 | ||
232 | #define HCLGE_TQP_REG_OFFSET 0x80000 | |
233 | #define HCLGE_TQP_REG_SIZE 0x200 | |
234 | ||
235 | #define HCLGE_RCB_INIT_QUERY_TIMEOUT 10 | |
236 | #define HCLGE_RCB_INIT_FLAG_EN_B 0 | |
237 | #define HCLGE_RCB_INIT_FLAG_FINI_B 8 | |
d44f9b63 | 238 | struct hclge_config_rcb_init_cmd { |
68c0a5c7 S |
239 | __le16 rcb_init_flag; |
240 | u8 rsv[22]; | |
241 | }; | |
242 | ||
d44f9b63 | 243 | struct hclge_tqp_map_cmd { |
68c0a5c7 S |
244 | __le16 tqp_id; /* Absolute tqp id for in this pf */ |
245 | u8 tqp_vf; /* VF id */ | |
246 | #define HCLGE_TQP_MAP_TYPE_PF 0 | |
247 | #define HCLGE_TQP_MAP_TYPE_VF 1 | |
248 | #define HCLGE_TQP_MAP_TYPE_B 0 | |
249 | #define HCLGE_TQP_MAP_EN_B 1 | |
250 | u8 tqp_flag; /* Indicate it's pf or vf tqp */ | |
251 | __le16 tqp_vid; /* Virtual id in this pf/vf */ | |
252 | u8 rsv[18]; | |
253 | }; | |
254 | ||
0305b443 | 255 | #define HCLGE_VECTOR_ELEMENTS_PER_CMD 10 |
68c0a5c7 S |
256 | |
257 | enum hclge_int_type { | |
258 | HCLGE_INT_TX, | |
259 | HCLGE_INT_RX, | |
260 | HCLGE_INT_EVENT, | |
261 | }; | |
262 | ||
d44f9b63 | 263 | struct hclge_ctrl_vector_chain_cmd { |
68c0a5c7 S |
264 | u8 int_vector_id; |
265 | u8 int_cause_num; | |
266 | #define HCLGE_INT_TYPE_S 0 | |
5392902d | 267 | #define HCLGE_INT_TYPE_M GENMASK(1, 0) |
68c0a5c7 | 268 | #define HCLGE_TQP_ID_S 2 |
5392902d | 269 | #define HCLGE_TQP_ID_M GENMASK(12, 2) |
0305b443 | 270 | #define HCLGE_INT_GL_IDX_S 13 |
5392902d | 271 | #define HCLGE_INT_GL_IDX_M GENMASK(14, 13) |
68c0a5c7 | 272 | __le16 tqp_type_and_id[HCLGE_VECTOR_ELEMENTS_PER_CMD]; |
0305b443 L |
273 | u8 vfid; |
274 | u8 rsv; | |
68c0a5c7 S |
275 | }; |
276 | ||
277 | #define HCLGE_TC_NUM 8 | |
278 | #define HCLGE_TC0_PRI_BUF_EN_B 15 /* Bit 15 indicate enable or not */ | |
279 | #define HCLGE_BUF_UNIT_S 7 /* Buf size is united by 128 bytes */ | |
d44f9b63 | 280 | struct hclge_tx_buff_alloc_cmd { |
68c0a5c7 S |
281 | __le16 tx_pkt_buff[HCLGE_TC_NUM]; |
282 | u8 tx_buff_rsv[8]; | |
283 | }; | |
284 | ||
d44f9b63 | 285 | struct hclge_rx_priv_buff_cmd { |
68c0a5c7 | 286 | __le16 buf_num[HCLGE_TC_NUM]; |
b8c8bf47 YL |
287 | __le16 shared_buf; |
288 | u8 rsv[6]; | |
68c0a5c7 S |
289 | }; |
290 | ||
d44f9b63 | 291 | struct hclge_query_version_cmd { |
68c0a5c7 S |
292 | __le32 firmware; |
293 | __le32 firmware_rsv[5]; | |
294 | }; | |
295 | ||
296 | #define HCLGE_RX_PRIV_EN_B 15 | |
297 | #define HCLGE_TC_NUM_ONE_DESC 4 | |
298 | struct hclge_priv_wl { | |
299 | __le16 high; | |
300 | __le16 low; | |
301 | }; | |
302 | ||
303 | struct hclge_rx_priv_wl_buf { | |
304 | struct hclge_priv_wl tc_wl[HCLGE_TC_NUM_ONE_DESC]; | |
305 | }; | |
306 | ||
307 | struct hclge_rx_com_thrd { | |
308 | struct hclge_priv_wl com_thrd[HCLGE_TC_NUM_ONE_DESC]; | |
309 | }; | |
310 | ||
311 | struct hclge_rx_com_wl { | |
312 | struct hclge_priv_wl com_wl; | |
313 | }; | |
314 | ||
315 | struct hclge_waterline { | |
316 | u32 low; | |
317 | u32 high; | |
318 | }; | |
319 | ||
320 | struct hclge_tc_thrd { | |
321 | u32 low; | |
322 | u32 high; | |
323 | }; | |
324 | ||
325 | struct hclge_priv_buf { | |
326 | struct hclge_waterline wl; /* Waterline for low and high*/ | |
327 | u32 buf_size; /* TC private buffer size */ | |
9ffe79a9 | 328 | u32 tx_buf_size; |
68c0a5c7 S |
329 | u32 enable; /* Enable TC private buffer or not */ |
330 | }; | |
331 | ||
332 | #define HCLGE_MAX_TC_NUM 8 | |
333 | struct hclge_shared_buf { | |
334 | struct hclge_waterline self; | |
335 | struct hclge_tc_thrd tc_thrd[HCLGE_MAX_TC_NUM]; | |
336 | u32 buf_size; | |
337 | }; | |
338 | ||
acf61ecd YL |
339 | struct hclge_pkt_buf_alloc { |
340 | struct hclge_priv_buf priv_buf[HCLGE_MAX_TC_NUM]; | |
341 | struct hclge_shared_buf s_buf; | |
342 | }; | |
343 | ||
68c0a5c7 | 344 | #define HCLGE_RX_COM_WL_EN_B 15 |
d44f9b63 | 345 | struct hclge_rx_com_wl_buf_cmd { |
68c0a5c7 S |
346 | __le16 high_wl; |
347 | __le16 low_wl; | |
348 | u8 rsv[20]; | |
349 | }; | |
350 | ||
351 | #define HCLGE_RX_PKT_EN_B 15 | |
d44f9b63 | 352 | struct hclge_rx_pkt_buf_cmd { |
68c0a5c7 S |
353 | __le16 high_pkt; |
354 | __le16 low_pkt; | |
355 | u8 rsv[20]; | |
356 | }; | |
357 | ||
358 | #define HCLGE_PF_STATE_DONE_B 0 | |
359 | #define HCLGE_PF_STATE_MAIN_B 1 | |
360 | #define HCLGE_PF_STATE_BOND_B 2 | |
361 | #define HCLGE_PF_STATE_MAC_N_B 6 | |
362 | #define HCLGE_PF_MAC_NUM_MASK 0x3 | |
363 | #define HCLGE_PF_STATE_MAIN BIT(HCLGE_PF_STATE_MAIN_B) | |
364 | #define HCLGE_PF_STATE_DONE BIT(HCLGE_PF_STATE_DONE_B) | |
d44f9b63 | 365 | struct hclge_func_status_cmd { |
68c0a5c7 S |
366 | __le32 vf_rst_state[4]; |
367 | u8 pf_state; | |
368 | u8 mac_id; | |
369 | u8 rsv1; | |
370 | u8 pf_cnt_in_mac; | |
371 | u8 pf_num; | |
372 | u8 vf_num; | |
373 | u8 rsv[2]; | |
374 | }; | |
375 | ||
d44f9b63 | 376 | struct hclge_pf_res_cmd { |
68c0a5c7 S |
377 | __le16 tqp_num; |
378 | __le16 buf_size; | |
379 | __le16 msixcap_localid_ba_nic; | |
380 | __le16 msixcap_localid_ba_rocee; | |
381 | #define HCLGE_PF_VEC_NUM_S 0 | |
382 | #define HCLGE_PF_VEC_NUM_M (0xff << HCLGE_PF_VEC_NUM_S) | |
383 | __le16 pf_intr_vector_number; | |
384 | __le16 pf_own_fun_number; | |
385 | __le32 rsv[3]; | |
386 | }; | |
387 | ||
388 | #define HCLGE_CFG_OFFSET_S 0 | |
5392902d | 389 | #define HCLGE_CFG_OFFSET_M GENMASK(19, 0) |
68c0a5c7 | 390 | #define HCLGE_CFG_RD_LEN_S 24 |
5392902d | 391 | #define HCLGE_CFG_RD_LEN_M GENMASK(27, 24) |
68c0a5c7 S |
392 | #define HCLGE_CFG_RD_LEN_BYTES 16 |
393 | #define HCLGE_CFG_RD_LEN_UNIT 4 | |
394 | ||
395 | #define HCLGE_CFG_VMDQ_S 0 | |
5392902d | 396 | #define HCLGE_CFG_VMDQ_M GENMASK(7, 0) |
68c0a5c7 | 397 | #define HCLGE_CFG_TC_NUM_S 8 |
5392902d | 398 | #define HCLGE_CFG_TC_NUM_M GENMASK(15, 8) |
68c0a5c7 | 399 | #define HCLGE_CFG_TQP_DESC_N_S 16 |
5392902d | 400 | #define HCLGE_CFG_TQP_DESC_N_M GENMASK(31, 16) |
68c0a5c7 | 401 | #define HCLGE_CFG_PHY_ADDR_S 0 |
39e2151f | 402 | #define HCLGE_CFG_PHY_ADDR_M GENMASK(7, 0) |
68c0a5c7 | 403 | #define HCLGE_CFG_MEDIA_TP_S 8 |
5392902d | 404 | #define HCLGE_CFG_MEDIA_TP_M GENMASK(15, 8) |
68c0a5c7 | 405 | #define HCLGE_CFG_RX_BUF_LEN_S 16 |
5392902d | 406 | #define HCLGE_CFG_RX_BUF_LEN_M GENMASK(31, 16) |
68c0a5c7 | 407 | #define HCLGE_CFG_MAC_ADDR_H_S 0 |
5392902d | 408 | #define HCLGE_CFG_MAC_ADDR_H_M GENMASK(15, 0) |
68c0a5c7 | 409 | #define HCLGE_CFG_DEFAULT_SPEED_S 16 |
5392902d | 410 | #define HCLGE_CFG_DEFAULT_SPEED_M GENMASK(23, 16) |
c408e202 PL |
411 | #define HCLGE_CFG_RSS_SIZE_S 24 |
412 | #define HCLGE_CFG_RSS_SIZE_M GENMASK(31, 24) | |
68c0a5c7 | 413 | |
d44f9b63 | 414 | struct hclge_cfg_param_cmd { |
68c0a5c7 S |
415 | __le32 offset; |
416 | __le32 rsv; | |
417 | __le32 param[4]; | |
418 | }; | |
419 | ||
420 | #define HCLGE_MAC_MODE 0x0 | |
421 | #define HCLGE_DESC_NUM 0x40 | |
422 | ||
423 | #define HCLGE_ALLOC_VALID_B 0 | |
d44f9b63 | 424 | struct hclge_vf_num_cmd { |
68c0a5c7 S |
425 | u8 alloc_valid; |
426 | u8 rsv[23]; | |
427 | }; | |
428 | ||
429 | #define HCLGE_RSS_DEFAULT_OUTPORT_B 4 | |
430 | #define HCLGE_RSS_HASH_KEY_OFFSET_B 4 | |
431 | #define HCLGE_RSS_HASH_KEY_NUM 16 | |
d44f9b63 | 432 | struct hclge_rss_config_cmd { |
68c0a5c7 S |
433 | u8 hash_config; |
434 | u8 rsv[7]; | |
435 | u8 hash_key[HCLGE_RSS_HASH_KEY_NUM]; | |
436 | }; | |
437 | ||
d44f9b63 | 438 | struct hclge_rss_input_tuple_cmd { |
68c0a5c7 S |
439 | u8 ipv4_tcp_en; |
440 | u8 ipv4_udp_en; | |
441 | u8 ipv4_sctp_en; | |
442 | u8 ipv4_fragment_en; | |
443 | u8 ipv6_tcp_en; | |
444 | u8 ipv6_udp_en; | |
445 | u8 ipv6_sctp_en; | |
446 | u8 ipv6_fragment_en; | |
447 | u8 rsv[16]; | |
448 | }; | |
449 | ||
450 | #define HCLGE_RSS_CFG_TBL_SIZE 16 | |
451 | ||
d44f9b63 | 452 | struct hclge_rss_indirection_table_cmd { |
a90bb9a5 YL |
453 | __le16 start_table_index; |
454 | __le16 rss_set_bitmap; | |
68c0a5c7 S |
455 | u8 rsv[4]; |
456 | u8 rss_result[HCLGE_RSS_CFG_TBL_SIZE]; | |
457 | }; | |
458 | ||
459 | #define HCLGE_RSS_TC_OFFSET_S 0 | |
5392902d | 460 | #define HCLGE_RSS_TC_OFFSET_M GENMASK(9, 0) |
68c0a5c7 | 461 | #define HCLGE_RSS_TC_SIZE_S 12 |
5392902d | 462 | #define HCLGE_RSS_TC_SIZE_M GENMASK(14, 12) |
68c0a5c7 | 463 | #define HCLGE_RSS_TC_VALID_B 15 |
d44f9b63 | 464 | struct hclge_rss_tc_mode_cmd { |
a90bb9a5 | 465 | __le16 rss_tc_mode[HCLGE_MAX_TC_NUM]; |
68c0a5c7 S |
466 | u8 rsv[8]; |
467 | }; | |
468 | ||
469 | #define HCLGE_LINK_STS_B 0 | |
470 | #define HCLGE_LINK_STATUS BIT(HCLGE_LINK_STS_B) | |
d44f9b63 | 471 | struct hclge_link_status_cmd { |
68c0a5c7 S |
472 | u8 status; |
473 | u8 rsv[23]; | |
474 | }; | |
475 | ||
476 | struct hclge_promisc_param { | |
477 | u8 vf_id; | |
478 | u8 enable; | |
479 | }; | |
480 | ||
481 | #define HCLGE_PROMISC_EN_B 1 | |
482 | #define HCLGE_PROMISC_EN_ALL 0x7 | |
483 | #define HCLGE_PROMISC_EN_UC 0x1 | |
484 | #define HCLGE_PROMISC_EN_MC 0x2 | |
485 | #define HCLGE_PROMISC_EN_BC 0x4 | |
d44f9b63 | 486 | struct hclge_promisc_cfg_cmd { |
68c0a5c7 S |
487 | u8 flag; |
488 | u8 vf_id; | |
489 | __le16 rsv0; | |
490 | u8 rsv1[20]; | |
491 | }; | |
492 | ||
493 | enum hclge_promisc_type { | |
494 | HCLGE_UNICAST = 1, | |
495 | HCLGE_MULTICAST = 2, | |
496 | HCLGE_BROADCAST = 3, | |
497 | }; | |
498 | ||
499 | #define HCLGE_MAC_TX_EN_B 6 | |
500 | #define HCLGE_MAC_RX_EN_B 7 | |
501 | #define HCLGE_MAC_PAD_TX_B 11 | |
502 | #define HCLGE_MAC_PAD_RX_B 12 | |
503 | #define HCLGE_MAC_1588_TX_B 13 | |
504 | #define HCLGE_MAC_1588_RX_B 14 | |
505 | #define HCLGE_MAC_APP_LP_B 15 | |
506 | #define HCLGE_MAC_LINE_LP_B 16 | |
507 | #define HCLGE_MAC_FCS_TX_B 17 | |
508 | #define HCLGE_MAC_RX_OVERSIZE_TRUNCATE_B 18 | |
509 | #define HCLGE_MAC_RX_FCS_STRIP_B 19 | |
510 | #define HCLGE_MAC_RX_FCS_B 20 | |
511 | #define HCLGE_MAC_TX_UNDER_MIN_ERR_B 21 | |
512 | #define HCLGE_MAC_TX_OVERSIZE_TRUNCATE_B 22 | |
513 | ||
d44f9b63 | 514 | struct hclge_config_mac_mode_cmd { |
68c0a5c7 S |
515 | __le32 txrx_pad_fcs_loop_en; |
516 | u8 rsv[20]; | |
517 | }; | |
518 | ||
519 | #define HCLGE_CFG_SPEED_S 0 | |
5392902d | 520 | #define HCLGE_CFG_SPEED_M GENMASK(5, 0) |
68c0a5c7 S |
521 | |
522 | #define HCLGE_CFG_DUPLEX_B 7 | |
523 | #define HCLGE_CFG_DUPLEX_M BIT(HCLGE_CFG_DUPLEX_B) | |
524 | ||
d44f9b63 | 525 | struct hclge_config_mac_speed_dup_cmd { |
68c0a5c7 S |
526 | u8 speed_dup; |
527 | ||
528 | #define HCLGE_CFG_MAC_SPEED_CHANGE_EN_B 0 | |
529 | u8 mac_change_fec_en; | |
530 | u8 rsv[22]; | |
531 | }; | |
532 | ||
533 | #define HCLGE_QUERY_SPEED_S 3 | |
534 | #define HCLGE_QUERY_AN_B 0 | |
535 | #define HCLGE_QUERY_DUPLEX_B 2 | |
536 | ||
5392902d | 537 | #define HCLGE_QUERY_SPEED_M GENMASK(4, 0) |
68c0a5c7 S |
538 | #define HCLGE_QUERY_AN_M BIT(HCLGE_QUERY_AN_B) |
539 | #define HCLGE_QUERY_DUPLEX_M BIT(HCLGE_QUERY_DUPLEX_B) | |
540 | ||
d44f9b63 | 541 | struct hclge_query_an_speed_dup_cmd { |
68c0a5c7 S |
542 | u8 an_syn_dup_speed; |
543 | u8 pause; | |
544 | u8 rsv[23]; | |
545 | }; | |
546 | ||
5392902d | 547 | #define HCLGE_RING_ID_MASK GENMASK(9, 0) |
68c0a5c7 S |
548 | #define HCLGE_TQP_ENABLE_B 0 |
549 | ||
550 | #define HCLGE_MAC_CFG_AN_EN_B 0 | |
551 | #define HCLGE_MAC_CFG_AN_INT_EN_B 1 | |
552 | #define HCLGE_MAC_CFG_AN_INT_MSK_B 2 | |
553 | #define HCLGE_MAC_CFG_AN_INT_CLR_B 3 | |
554 | #define HCLGE_MAC_CFG_AN_RST_B 4 | |
555 | ||
556 | #define HCLGE_MAC_CFG_AN_EN BIT(HCLGE_MAC_CFG_AN_EN_B) | |
557 | ||
d44f9b63 | 558 | struct hclge_config_auto_neg_cmd { |
68c0a5c7 S |
559 | __le32 cfg_an_cmd_flag; |
560 | u8 rsv[20]; | |
561 | }; | |
562 | ||
68c0a5c7 S |
563 | #define HCLGE_MAC_UPLINK_PORT 0x100 |
564 | ||
d44f9b63 | 565 | struct hclge_config_max_frm_size_cmd { |
68c0a5c7 S |
566 | __le16 max_frm_size; |
567 | u8 rsv[22]; | |
568 | }; | |
569 | ||
570 | enum hclge_mac_vlan_tbl_opcode { | |
571 | HCLGE_MAC_VLAN_ADD, /* Add new or modify mac_vlan */ | |
572 | HCLGE_MAC_VLAN_UPDATE, /* Modify other fields of this table */ | |
573 | HCLGE_MAC_VLAN_REMOVE, /* Remove a entry through mac_vlan key */ | |
574 | HCLGE_MAC_VLAN_LKUP, /* Lookup a entry through mac_vlan key */ | |
575 | }; | |
576 | ||
577 | #define HCLGE_MAC_VLAN_BIT0_EN_B 0x0 | |
578 | #define HCLGE_MAC_VLAN_BIT1_EN_B 0x1 | |
579 | #define HCLGE_MAC_EPORT_SW_EN_B 0xc | |
580 | #define HCLGE_MAC_EPORT_TYPE_B 0xb | |
581 | #define HCLGE_MAC_EPORT_VFID_S 0x3 | |
5392902d | 582 | #define HCLGE_MAC_EPORT_VFID_M GENMASK(10, 3) |
68c0a5c7 | 583 | #define HCLGE_MAC_EPORT_PFID_S 0x0 |
5392902d | 584 | #define HCLGE_MAC_EPORT_PFID_M GENMASK(2, 0) |
d44f9b63 | 585 | struct hclge_mac_vlan_tbl_entry_cmd { |
68c0a5c7 S |
586 | u8 flags; |
587 | u8 resp_code; | |
588 | __le16 vlan_tag; | |
589 | __le32 mac_addr_hi32; | |
590 | __le16 mac_addr_lo16; | |
591 | __le16 rsv1; | |
592 | u8 entry_type; | |
593 | u8 mc_mac_en; | |
594 | __le16 egress_port; | |
595 | __le16 egress_queue; | |
596 | u8 rsv2[6]; | |
597 | }; | |
598 | ||
6f712727 PL |
599 | #define HCLGE_VLAN_MASK_EN_B 0x0 |
600 | struct hclge_mac_vlan_mask_entry_cmd { | |
601 | u8 rsv0[2]; | |
602 | u8 vlan_mask; | |
603 | u8 rsv1; | |
604 | u8 mac_mask[6]; | |
605 | u8 rsv2[14]; | |
606 | }; | |
607 | ||
68c0a5c7 | 608 | #define HCLGE_CFG_MTA_MAC_SEL_S 0x0 |
5392902d | 609 | #define HCLGE_CFG_MTA_MAC_SEL_M GENMASK(1, 0) |
68c0a5c7 | 610 | #define HCLGE_CFG_MTA_MAC_EN_B 0x7 |
d44f9b63 | 611 | struct hclge_mta_filter_mode_cmd { |
68c0a5c7 S |
612 | u8 dmac_sel_en; /* Use lowest 2 bit as sel_mode, bit 7 as enable */ |
613 | u8 rsv[23]; | |
614 | }; | |
615 | ||
616 | #define HCLGE_CFG_FUNC_MTA_ACCEPT_B 0x0 | |
d44f9b63 | 617 | struct hclge_cfg_func_mta_filter_cmd { |
68c0a5c7 S |
618 | u8 accept; /* Only used lowest 1 bit */ |
619 | u8 function_id; | |
620 | u8 rsv[22]; | |
621 | }; | |
622 | ||
623 | #define HCLGE_CFG_MTA_ITEM_ACCEPT_B 0x0 | |
624 | #define HCLGE_CFG_MTA_ITEM_IDX_S 0x0 | |
5392902d | 625 | #define HCLGE_CFG_MTA_ITEM_IDX_M GENMASK(11, 0) |
d44f9b63 | 626 | struct hclge_cfg_func_mta_item_cmd { |
a90bb9a5 | 627 | __le16 item_idx; /* Only used lowest 12 bit */ |
68c0a5c7 S |
628 | u8 accept; /* Only used lowest 1 bit */ |
629 | u8 rsv[21]; | |
630 | }; | |
631 | ||
d44f9b63 | 632 | struct hclge_mac_vlan_add_cmd { |
68c0a5c7 S |
633 | __le16 flags; |
634 | __le16 mac_addr_hi16; | |
635 | __le32 mac_addr_lo32; | |
636 | __le32 mac_addr_msk_hi32; | |
637 | __le16 mac_addr_msk_lo16; | |
638 | __le16 vlan_tag; | |
639 | __le16 ingress_port; | |
640 | __le16 egress_port; | |
641 | u8 rsv[4]; | |
642 | }; | |
643 | ||
644 | #define HNS3_MAC_VLAN_CFG_FLAG_BIT 0 | |
d44f9b63 | 645 | struct hclge_mac_vlan_remove_cmd { |
68c0a5c7 S |
646 | __le16 flags; |
647 | __le16 mac_addr_hi16; | |
648 | __le32 mac_addr_lo32; | |
649 | __le32 mac_addr_msk_hi32; | |
650 | __le16 mac_addr_msk_lo16; | |
651 | __le16 vlan_tag; | |
652 | __le16 ingress_port; | |
653 | __le16 egress_port; | |
654 | u8 rsv[4]; | |
655 | }; | |
656 | ||
d44f9b63 | 657 | struct hclge_vlan_filter_ctrl_cmd { |
68c0a5c7 S |
658 | u8 vlan_type; |
659 | u8 vlan_fe; | |
660 | u8 rsv[22]; | |
661 | }; | |
662 | ||
d44f9b63 | 663 | struct hclge_vlan_filter_pf_cfg_cmd { |
68c0a5c7 S |
664 | u8 vlan_offset; |
665 | u8 vlan_cfg; | |
666 | u8 rsv[2]; | |
667 | u8 vlan_offset_bitmap[20]; | |
668 | }; | |
669 | ||
d44f9b63 | 670 | struct hclge_vlan_filter_vf_cfg_cmd { |
a90bb9a5 | 671 | __le16 vlan_id; |
68c0a5c7 S |
672 | u8 resp_code; |
673 | u8 rsv; | |
674 | u8 vlan_cfg; | |
675 | u8 rsv1[3]; | |
676 | u8 vf_bitmap[16]; | |
677 | }; | |
678 | ||
e62f2a6b PL |
679 | #define HCLGE_ACCEPT_TAG_B 0 |
680 | #define HCLGE_ACCEPT_UNTAG_B 1 | |
681 | #define HCLGE_PORT_INS_TAG1_EN_B 2 | |
682 | #define HCLGE_PORT_INS_TAG2_EN_B 3 | |
683 | #define HCLGE_CFG_NIC_ROCE_SEL_B 4 | |
684 | struct hclge_vport_vtag_tx_cfg_cmd { | |
685 | u8 vport_vlan_cfg; | |
686 | u8 vf_offset; | |
687 | u8 rsv1[2]; | |
688 | __le16 def_vlan_tag1; | |
689 | __le16 def_vlan_tag2; | |
690 | u8 vf_bitmap[8]; | |
691 | u8 rsv2[8]; | |
692 | }; | |
693 | ||
694 | #define HCLGE_REM_TAG1_EN_B 0 | |
695 | #define HCLGE_REM_TAG2_EN_B 1 | |
696 | #define HCLGE_SHOW_TAG1_EN_B 2 | |
697 | #define HCLGE_SHOW_TAG2_EN_B 3 | |
698 | struct hclge_vport_vtag_rx_cfg_cmd { | |
699 | u8 vport_vlan_cfg; | |
700 | u8 vf_offset; | |
701 | u8 rsv1[6]; | |
702 | u8 vf_bitmap[8]; | |
703 | u8 rsv2[8]; | |
704 | }; | |
705 | ||
706 | struct hclge_tx_vlan_type_cfg_cmd { | |
707 | __le16 ot_vlan_type; | |
708 | __le16 in_vlan_type; | |
709 | u8 rsv[20]; | |
710 | }; | |
711 | ||
712 | struct hclge_rx_vlan_type_cfg_cmd { | |
713 | __le16 ot_fst_vlan_type; | |
714 | __le16 ot_sec_vlan_type; | |
715 | __le16 in_fst_vlan_type; | |
716 | __le16 in_sec_vlan_type; | |
717 | u8 rsv[16]; | |
718 | }; | |
719 | ||
d44f9b63 | 720 | struct hclge_cfg_com_tqp_queue_cmd { |
68c0a5c7 S |
721 | __le16 tqp_id; |
722 | __le16 stream_id; | |
723 | u8 enable; | |
724 | u8 rsv[19]; | |
725 | }; | |
726 | ||
d44f9b63 | 727 | struct hclge_cfg_tx_queue_pointer_cmd { |
68c0a5c7 S |
728 | __le16 tqp_id; |
729 | __le16 tx_tail; | |
730 | __le16 tx_head; | |
731 | __le16 fbd_num; | |
732 | __le16 ring_offset; | |
733 | u8 rsv[14]; | |
734 | }; | |
735 | ||
736 | #define HCLGE_TSO_MSS_MIN_S 0 | |
5392902d | 737 | #define HCLGE_TSO_MSS_MIN_M GENMASK(13, 0) |
68c0a5c7 S |
738 | |
739 | #define HCLGE_TSO_MSS_MAX_S 16 | |
5392902d | 740 | #define HCLGE_TSO_MSS_MAX_M GENMASK(29, 16) |
68c0a5c7 | 741 | |
d44f9b63 | 742 | struct hclge_cfg_tso_status_cmd { |
68c0a5c7 S |
743 | __le16 tso_mss_min; |
744 | __le16 tso_mss_max; | |
745 | u8 rsv[20]; | |
746 | }; | |
747 | ||
748 | #define HCLGE_TSO_MSS_MIN 256 | |
749 | #define HCLGE_TSO_MSS_MAX 9668 | |
750 | ||
751 | #define HCLGE_TQP_RESET_B 0 | |
d44f9b63 | 752 | struct hclge_reset_tqp_queue_cmd { |
68c0a5c7 S |
753 | __le16 tqp_id; |
754 | u8 reset_req; | |
755 | u8 ready_to_reset; | |
756 | u8 rsv[20]; | |
757 | }; | |
758 | ||
4ed340ab L |
759 | #define HCLGE_CFG_RESET_MAC_B 3 |
760 | #define HCLGE_CFG_RESET_FUNC_B 7 | |
761 | struct hclge_reset_cmd { | |
762 | u8 mac_func_reset; | |
763 | u8 fun_reset_vfid; | |
764 | u8 rsv[22]; | |
765 | }; | |
68c0a5c7 S |
766 | #define HCLGE_DEFAULT_TX_BUF 0x4000 /* 16k bytes */ |
767 | #define HCLGE_TOTAL_PKT_BUF 0x108000 /* 1.03125M bytes */ | |
768 | #define HCLGE_DEFAULT_DV 0xA000 /* 40k byte */ | |
d221df4e | 769 | #define HCLGE_DEFAULT_NON_DCB_DV 0x7800 /* 30K byte */ |
68c0a5c7 S |
770 | |
771 | #define HCLGE_TYPE_CRQ 0 | |
772 | #define HCLGE_TYPE_CSQ 1 | |
773 | #define HCLGE_NIC_CSQ_BASEADDR_L_REG 0x27000 | |
774 | #define HCLGE_NIC_CSQ_BASEADDR_H_REG 0x27004 | |
775 | #define HCLGE_NIC_CSQ_DEPTH_REG 0x27008 | |
776 | #define HCLGE_NIC_CSQ_TAIL_REG 0x27010 | |
777 | #define HCLGE_NIC_CSQ_HEAD_REG 0x27014 | |
778 | #define HCLGE_NIC_CRQ_BASEADDR_L_REG 0x27018 | |
779 | #define HCLGE_NIC_CRQ_BASEADDR_H_REG 0x2701c | |
780 | #define HCLGE_NIC_CRQ_DEPTH_REG 0x27020 | |
781 | #define HCLGE_NIC_CRQ_TAIL_REG 0x27024 | |
782 | #define HCLGE_NIC_CRQ_HEAD_REG 0x27028 | |
783 | #define HCLGE_NIC_CMQ_EN_B 16 | |
784 | #define HCLGE_NIC_CMQ_ENABLE BIT(HCLGE_NIC_CMQ_EN_B) | |
785 | #define HCLGE_NIC_CMQ_DESC_NUM 1024 | |
786 | #define HCLGE_NIC_CMQ_DESC_NUM_S 3 | |
787 | ||
788 | int hclge_cmd_init(struct hclge_dev *hdev); | |
789 | static inline void hclge_write_reg(void __iomem *base, u32 reg, u32 value) | |
790 | { | |
791 | writel(value, base + reg); | |
792 | } | |
793 | ||
794 | #define hclge_write_dev(a, reg, value) \ | |
795 | hclge_write_reg((a)->io_base, (reg), (value)) | |
796 | #define hclge_read_dev(a, reg) \ | |
797 | hclge_read_reg((a)->io_base, (reg)) | |
798 | ||
799 | static inline u32 hclge_read_reg(u8 __iomem *base, u32 reg) | |
800 | { | |
801 | u8 __iomem *reg_addr = READ_ONCE(base); | |
802 | ||
803 | return readl(reg_addr + reg); | |
804 | } | |
805 | ||
806 | #define HCLGE_SEND_SYNC(flag) \ | |
807 | ((flag) & HCLGE_CMD_FLAG_NO_INTR) | |
808 | ||
809 | struct hclge_hw; | |
810 | int hclge_cmd_send(struct hclge_hw *hw, struct hclge_desc *desc, int num); | |
811 | void hclge_cmd_setup_basic_desc(struct hclge_desc *desc, | |
812 | enum hclge_opcode_type opcode, bool is_read); | |
f7db940a | 813 | void hclge_cmd_reuse_desc(struct hclge_desc *desc, bool is_read); |
68c0a5c7 S |
814 | |
815 | int hclge_cmd_set_promisc_mode(struct hclge_dev *hdev, | |
816 | struct hclge_promisc_param *param); | |
817 | ||
818 | enum hclge_cmd_status hclge_cmd_mdio_write(struct hclge_hw *hw, | |
819 | struct hclge_desc *desc); | |
820 | enum hclge_cmd_status hclge_cmd_mdio_read(struct hclge_hw *hw, | |
821 | struct hclge_desc *desc); | |
822 | ||
823 | void hclge_destroy_cmd_queue(struct hclge_hw *hw); | |
3efb960f | 824 | int hclge_cmd_queue_init(struct hclge_dev *hdev); |
68c0a5c7 | 825 | #endif |