]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: hns3: fix for updating fc_mode_last_time
[mirror_ubuntu-bionic-kernel.git] / drivers / net / ethernet / hisilicon / hns3 / hns3pf / hclge_main.c
CommitLineData
46a3df9f
S		 1/*
2 * Copyright (c) 2016-2017 Hisilicon Limited.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 */
9
10#include <linux/acpi.h>
11#include <linux/device.h>
12#include <linux/etherdevice.h>
13#include <linux/init.h>
14#include <linux/interrupt.h>
15#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/netdevice.h>
18#include <linux/pci.h>
19#include <linux/platform_device.h>
d5752031 20#include <net/rtnetlink.h>
46a3df9f 21#include "hclge_cmd.h"
cacde272 22#include "hclge_dcb.h"
46a3df9f 23#include "hclge_main.h"
0cdbdd3e 24#include "hclge_mbx.h"
46a3df9f
S		 25#include "hclge_mdio.h"
26#include "hclge_tm.h"
27#include "hnae3.h"
28
29#define HCLGE_NAME "hclge"
30#define HCLGE_STATS_READ(p, offset) (*((u64 *)((u8 *)(p) + (offset))))
31#define HCLGE_MAC_STATS_FIELD_OFF(f) (offsetof(struct hclge_mac_stats, f))
32#define HCLGE_64BIT_STATS_FIELD_OFF(f) (offsetof(struct hclge_64_bit_stats, f))
33#define HCLGE_32BIT_STATS_FIELD_OFF(f) (offsetof(struct hclge_32_bit_stats, f))
34
46a3df9f
S		 35static int hclge_set_mta_filter_mode(struct hclge_dev *hdev,
36 enum hclge_mta_dmac_sel_type mta_mac_sel,
37 bool enable);
38static int hclge_init_vlan_config(struct hclge_dev *hdev);
4ed340ab 39static int hclge_reset_ae_dev(struct hnae3_ae_dev *ae_dev);
46a3df9f
S		 40
41static struct hnae3_ae_algo ae_algo;
42
43static const struct pci_device_id ae_algo_pci_tbl[] = {
44 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_GE), 0},
45 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE), 0},
46 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE_RDMA), 0},
47 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE_RDMA_MACSEC), 0},
48 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_50GE_RDMA), 0},
49 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_50GE_RDMA_MACSEC), 0},
50 {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_100G_RDMA_MACSEC), 0},
e92a0843 51 /* required last entry */
46a3df9f
S		 52 {0, }
53};
54
55static const char hns3_nic_test_strs[][ETH_GSTRING_LEN] = {
56 "Mac Loopback test",
57 "Serdes Loopback test",
58 "Phy Loopback test"
59};
60
61static const struct hclge_comm_stats_str g_all_64bit_stats_string[] = {
62 {"igu_rx_oversize_pkt",
63 HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_oversize_pkt)},
64 {"igu_rx_undersize_pkt",
65 HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_undersize_pkt)},
66 {"igu_rx_out_all_pkt",
67 HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_out_all_pkt)},
68 {"igu_rx_uni_pkt",
69 HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_uni_pkt)},
70 {"igu_rx_multi_pkt",
71 HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_multi_pkt)},
72 {"igu_rx_broad_pkt",
73 HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_broad_pkt)},
74 {"egu_tx_out_all_pkt",
75 HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_out_all_pkt)},
76 {"egu_tx_uni_pkt",
77 HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_uni_pkt)},
78 {"egu_tx_multi_pkt",
79 HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_multi_pkt)},
80 {"egu_tx_broad_pkt",
81 HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_broad_pkt)},
82 {"ssu_ppp_mac_key_num",
83 HCLGE_64BIT_STATS_FIELD_OFF(ssu_ppp_mac_key_num)},
84 {"ssu_ppp_host_key_num",
85 HCLGE_64BIT_STATS_FIELD_OFF(ssu_ppp_host_key_num)},
86 {"ppp_ssu_mac_rlt_num",
87 HCLGE_64BIT_STATS_FIELD_OFF(ppp_ssu_mac_rlt_num)},
88 {"ppp_ssu_host_rlt_num",
89 HCLGE_64BIT_STATS_FIELD_OFF(ppp_ssu_host_rlt_num)},
90 {"ssu_tx_in_num",
91 HCLGE_64BIT_STATS_FIELD_OFF(ssu_tx_in_num)},
92 {"ssu_tx_out_num",
93 HCLGE_64BIT_STATS_FIELD_OFF(ssu_tx_out_num)},
94 {"ssu_rx_in_num",
95 HCLGE_64BIT_STATS_FIELD_OFF(ssu_rx_in_num)},
96 {"ssu_rx_out_num",
97 HCLGE_64BIT_STATS_FIELD_OFF(ssu_rx_out_num)}
98};
99
100static const struct hclge_comm_stats_str g_all_32bit_stats_string[] = {
101 {"igu_rx_err_pkt",
102 HCLGE_32BIT_STATS_FIELD_OFF(igu_rx_err_pkt)},
103 {"igu_rx_no_eof_pkt",
104 HCLGE_32BIT_STATS_FIELD_OFF(igu_rx_no_eof_pkt)},
105 {"igu_rx_no_sof_pkt",
106 HCLGE_32BIT_STATS_FIELD_OFF(igu_rx_no_sof_pkt)},
107 {"egu_tx_1588_pkt",
108 HCLGE_32BIT_STATS_FIELD_OFF(egu_tx_1588_pkt)},
109 {"ssu_full_drop_num",
110 HCLGE_32BIT_STATS_FIELD_OFF(ssu_full_drop_num)},
111 {"ssu_part_drop_num",
112 HCLGE_32BIT_STATS_FIELD_OFF(ssu_part_drop_num)},
113 {"ppp_key_drop_num",
114 HCLGE_32BIT_STATS_FIELD_OFF(ppp_key_drop_num)},
115 {"ppp_rlt_drop_num",
116 HCLGE_32BIT_STATS_FIELD_OFF(ppp_rlt_drop_num)},
117 {"ssu_key_drop_num",
118 HCLGE_32BIT_STATS_FIELD_OFF(ssu_key_drop_num)},
119 {"pkt_curr_buf_cnt",
120 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_cnt)},
121 {"qcn_fb_rcv_cnt",
122 HCLGE_32BIT_STATS_FIELD_OFF(qcn_fb_rcv_cnt)},
123 {"qcn_fb_drop_cnt",
124 HCLGE_32BIT_STATS_FIELD_OFF(qcn_fb_drop_cnt)},
125 {"qcn_fb_invaild_cnt",
126 HCLGE_32BIT_STATS_FIELD_OFF(qcn_fb_invaild_cnt)},
127 {"rx_packet_tc0_in_cnt",
128 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc0_in_cnt)},
129 {"rx_packet_tc1_in_cnt",
130 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc1_in_cnt)},
131 {"rx_packet_tc2_in_cnt",
132 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc2_in_cnt)},
133 {"rx_packet_tc3_in_cnt",
134 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc3_in_cnt)},
135 {"rx_packet_tc4_in_cnt",
136 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc4_in_cnt)},
137 {"rx_packet_tc5_in_cnt",
138 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc5_in_cnt)},
139 {"rx_packet_tc6_in_cnt",
140 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc6_in_cnt)},
141 {"rx_packet_tc7_in_cnt",
142 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc7_in_cnt)},
143 {"rx_packet_tc0_out_cnt",
144 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc0_out_cnt)},
145 {"rx_packet_tc1_out_cnt",
146 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc1_out_cnt)},
147 {"rx_packet_tc2_out_cnt",
148 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc2_out_cnt)},
149 {"rx_packet_tc3_out_cnt",
150 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc3_out_cnt)},
151 {"rx_packet_tc4_out_cnt",
152 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc4_out_cnt)},
153 {"rx_packet_tc5_out_cnt",
154 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc5_out_cnt)},
155 {"rx_packet_tc6_out_cnt",
156 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc6_out_cnt)},
157 {"rx_packet_tc7_out_cnt",
158 HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc7_out_cnt)},
159 {"tx_packet_tc0_in_cnt",
160 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc0_in_cnt)},
161 {"tx_packet_tc1_in_cnt",
162 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc1_in_cnt)},
163 {"tx_packet_tc2_in_cnt",
164 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc2_in_cnt)},
165 {"tx_packet_tc3_in_cnt",
166 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc3_in_cnt)},
167 {"tx_packet_tc4_in_cnt",
168 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc4_in_cnt)},
169 {"tx_packet_tc5_in_cnt",
170 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc5_in_cnt)},
171 {"tx_packet_tc6_in_cnt",
172 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc6_in_cnt)},
173 {"tx_packet_tc7_in_cnt",
174 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc7_in_cnt)},
175 {"tx_packet_tc0_out_cnt",
176 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc0_out_cnt)},
177 {"tx_packet_tc1_out_cnt",
178 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc1_out_cnt)},
179 {"tx_packet_tc2_out_cnt",
180 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc2_out_cnt)},
181 {"tx_packet_tc3_out_cnt",
182 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc3_out_cnt)},
183 {"tx_packet_tc4_out_cnt",
184 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc4_out_cnt)},
185 {"tx_packet_tc5_out_cnt",
186 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc5_out_cnt)},
187 {"tx_packet_tc6_out_cnt",
188 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc6_out_cnt)},
189 {"tx_packet_tc7_out_cnt",
190 HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc7_out_cnt)},
191 {"pkt_curr_buf_tc0_cnt",
192 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc0_cnt)},
193 {"pkt_curr_buf_tc1_cnt",
194 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc1_cnt)},
195 {"pkt_curr_buf_tc2_cnt",
196 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc2_cnt)},
197 {"pkt_curr_buf_tc3_cnt",
198 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc3_cnt)},
199 {"pkt_curr_buf_tc4_cnt",
200 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc4_cnt)},
201 {"pkt_curr_buf_tc5_cnt",
202 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc5_cnt)},
203 {"pkt_curr_buf_tc6_cnt",
204 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc6_cnt)},
205 {"pkt_curr_buf_tc7_cnt",
206 HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc7_cnt)},
207 {"mb_uncopy_num",
208 HCLGE_32BIT_STATS_FIELD_OFF(mb_uncopy_num)},
209 {"lo_pri_unicast_rlt_drop_num",
210 HCLGE_32BIT_STATS_FIELD_OFF(lo_pri_unicast_rlt_drop_num)},
211 {"hi_pri_multicast_rlt_drop_num",
212 HCLGE_32BIT_STATS_FIELD_OFF(hi_pri_multicast_rlt_drop_num)},
213 {"lo_pri_multicast_rlt_drop_num",
214 HCLGE_32BIT_STATS_FIELD_OFF(lo_pri_multicast_rlt_drop_num)},
215 {"rx_oq_drop_pkt_cnt",
216 HCLGE_32BIT_STATS_FIELD_OFF(rx_oq_drop_pkt_cnt)},
217 {"tx_oq_drop_pkt_cnt",
218 HCLGE_32BIT_STATS_FIELD_OFF(tx_oq_drop_pkt_cnt)},
219 {"nic_l2_err_drop_pkt_cnt",
220 HCLGE_32BIT_STATS_FIELD_OFF(nic_l2_err_drop_pkt_cnt)},
221 {"roc_l2_err_drop_pkt_cnt",
222 HCLGE_32BIT_STATS_FIELD_OFF(roc_l2_err_drop_pkt_cnt)}
223};
224
225static const struct hclge_comm_stats_str g_mac_stats_string[] = {
226 {"mac_tx_mac_pause_num",
227 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_mac_pause_num)},
228 {"mac_rx_mac_pause_num",
229 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_mac_pause_num)},
230 {"mac_tx_pfc_pri0_pkt_num",
231 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri0_pkt_num)},
232 {"mac_tx_pfc_pri1_pkt_num",
233 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri1_pkt_num)},
234 {"mac_tx_pfc_pri2_pkt_num",
235 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri2_pkt_num)},
236 {"mac_tx_pfc_pri3_pkt_num",
237 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri3_pkt_num)},
238 {"mac_tx_pfc_pri4_pkt_num",
239 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri4_pkt_num)},
240 {"mac_tx_pfc_pri5_pkt_num",
241 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri5_pkt_num)},
242 {"mac_tx_pfc_pri6_pkt_num",
243 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri6_pkt_num)},
244 {"mac_tx_pfc_pri7_pkt_num",
245 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri7_pkt_num)},
246 {"mac_rx_pfc_pri0_pkt_num",
247 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri0_pkt_num)},
248 {"mac_rx_pfc_pri1_pkt_num",
249 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri1_pkt_num)},
250 {"mac_rx_pfc_pri2_pkt_num",
251 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri2_pkt_num)},
252 {"mac_rx_pfc_pri3_pkt_num",
253 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri3_pkt_num)},
254 {"mac_rx_pfc_pri4_pkt_num",
255 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri4_pkt_num)},
256 {"mac_rx_pfc_pri5_pkt_num",
257 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri5_pkt_num)},
258 {"mac_rx_pfc_pri6_pkt_num",
259 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri6_pkt_num)},
260 {"mac_rx_pfc_pri7_pkt_num",
261 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri7_pkt_num)},
262 {"mac_tx_total_pkt_num",
263 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_total_pkt_num)},
264 {"mac_tx_total_oct_num",
265 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_total_oct_num)},
266 {"mac_tx_good_pkt_num",
267 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_good_pkt_num)},
268 {"mac_tx_bad_pkt_num",
269 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_bad_pkt_num)},
270 {"mac_tx_good_oct_num",
271 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_good_oct_num)},
272 {"mac_tx_bad_oct_num",
273 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_bad_oct_num)},
274 {"mac_tx_uni_pkt_num",
275 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_uni_pkt_num)},
276 {"mac_tx_multi_pkt_num",
277 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_multi_pkt_num)},
278 {"mac_tx_broad_pkt_num",
279 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_broad_pkt_num)},
280 {"mac_tx_undersize_pkt_num",
281 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_undersize_pkt_num)},
f3426583
JS		 282 {"mac_tx_oversize_pkt_num",
283 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_oversize_pkt_num)},
46a3df9f
S		 284 {"mac_tx_64_oct_pkt_num",
285 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_64_oct_pkt_num)},
286 {"mac_tx_65_127_oct_pkt_num",
287 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_65_127_oct_pkt_num)},
288 {"mac_tx_128_255_oct_pkt_num",
289 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_128_255_oct_pkt_num)},
290 {"mac_tx_256_511_oct_pkt_num",
291 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_256_511_oct_pkt_num)},
292 {"mac_tx_512_1023_oct_pkt_num",
293 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_512_1023_oct_pkt_num)},
294 {"mac_tx_1024_1518_oct_pkt_num",
295 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_1024_1518_oct_pkt_num)},
296 {"mac_tx_1519_max_oct_pkt_num",
297 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_1519_max_oct_pkt_num)},
298 {"mac_rx_total_pkt_num",
299 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_total_pkt_num)},
300 {"mac_rx_total_oct_num",
301 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_total_oct_num)},
302 {"mac_rx_good_pkt_num",
303 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_good_pkt_num)},
304 {"mac_rx_bad_pkt_num",
305 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_bad_pkt_num)},
306 {"mac_rx_good_oct_num",
307 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_good_oct_num)},
308 {"mac_rx_bad_oct_num",
309 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_bad_oct_num)},
310 {"mac_rx_uni_pkt_num",
311 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_uni_pkt_num)},
312 {"mac_rx_multi_pkt_num",
313 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_multi_pkt_num)},
314 {"mac_rx_broad_pkt_num",
315 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_broad_pkt_num)},
316 {"mac_rx_undersize_pkt_num",
317 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_undersize_pkt_num)},
f3426583
JS		 318 {"mac_rx_oversize_pkt_num",
319 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_oversize_pkt_num)},
46a3df9f
S		 320 {"mac_rx_64_oct_pkt_num",
321 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_64_oct_pkt_num)},
322 {"mac_rx_65_127_oct_pkt_num",
323 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_65_127_oct_pkt_num)},
324 {"mac_rx_128_255_oct_pkt_num",
325 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_128_255_oct_pkt_num)},
326 {"mac_rx_256_511_oct_pkt_num",
327 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_256_511_oct_pkt_num)},
328 {"mac_rx_512_1023_oct_pkt_num",
329 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_512_1023_oct_pkt_num)},
330 {"mac_rx_1024_1518_oct_pkt_num",
331 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_1024_1518_oct_pkt_num)},
332 {"mac_rx_1519_max_oct_pkt_num",
333 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_1519_max_oct_pkt_num)},
334
c36317be
JS		 335 {"mac_tx_fragment_pkt_num",
336 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_fragment_pkt_num)},
337 {"mac_tx_undermin_pkt_num",
338 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_undermin_pkt_num)},
339 {"mac_tx_jabber_pkt_num",
340 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_jabber_pkt_num)},
341 {"mac_tx_err_all_pkt_num",
342 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_err_all_pkt_num)},
343 {"mac_tx_from_app_good_pkt_num",
344 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_from_app_good_pkt_num)},
345 {"mac_tx_from_app_bad_pkt_num",
346 HCLGE_MAC_STATS_FIELD_OFF(mac_tx_from_app_bad_pkt_num)},
347 {"mac_rx_fragment_pkt_num",
348 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_fragment_pkt_num)},
349 {"mac_rx_undermin_pkt_num",
350 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_undermin_pkt_num)},
351 {"mac_rx_jabber_pkt_num",
352 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_jabber_pkt_num)},
353 {"mac_rx_fcs_err_pkt_num",
354 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_fcs_err_pkt_num)},
355 {"mac_rx_send_app_good_pkt_num",
356 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_send_app_good_pkt_num)},
357 {"mac_rx_send_app_bad_pkt_num",
358 HCLGE_MAC_STATS_FIELD_OFF(mac_rx_send_app_bad_pkt_num)}
46a3df9f
S		 359};
360
361static int hclge_64_bit_update_stats(struct hclge_dev *hdev)
362{
363#define HCLGE_64_BIT_CMD_NUM 5
364#define HCLGE_64_BIT_RTN_DATANUM 4
365 u64 *data = (u64 *)(&hdev->hw_stats.all_64_bit_stats);
366 struct hclge_desc desc[HCLGE_64_BIT_CMD_NUM];
a90bb9a5 367 __le64 *desc_data;
46a3df9f
S		 368 int i, k, n;
369 int ret;
370
371 hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_STATS_64_BIT, true);
372 ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_64_BIT_CMD_NUM);
373 if (ret) {
374 dev_err(&hdev->pdev->dev,
375 "Get 64 bit pkt stats fail, status = %d.\n", ret);
376 return ret;
377 }
378
379 for (i = 0; i < HCLGE_64_BIT_CMD_NUM; i++) {
380 if (unlikely(i == 0)) {
a90bb9a5 381 desc_data = (__le64 *)(&desc[i].data[0]);
46a3df9f
S		 382 n = HCLGE_64_BIT_RTN_DATANUM - 1;
383 } else {
a90bb9a5 384 desc_data = (__le64 *)(&desc[i]);
46a3df9f
S		 385 n = HCLGE_64_BIT_RTN_DATANUM;
386 }
387 for (k = 0; k < n; k++) {
a90bb9a5 388 *data++ += le64_to_cpu(*desc_data);
46a3df9f
S		 389 desc_data++;
390 }
391 }
392
393 return 0;
394}
395
396static void hclge_reset_partial_32bit_counter(struct hclge_32_bit_stats *stats)
397{
398 stats->pkt_curr_buf_cnt = 0;
399 stats->pkt_curr_buf_tc0_cnt = 0;
400 stats->pkt_curr_buf_tc1_cnt = 0;
401 stats->pkt_curr_buf_tc2_cnt = 0;
402 stats->pkt_curr_buf_tc3_cnt = 0;
403 stats->pkt_curr_buf_tc4_cnt = 0;
404 stats->pkt_curr_buf_tc5_cnt = 0;
405 stats->pkt_curr_buf_tc6_cnt = 0;
406 stats->pkt_curr_buf_tc7_cnt = 0;
407}
408
409static int hclge_32_bit_update_stats(struct hclge_dev *hdev)
410{
411#define HCLGE_32_BIT_CMD_NUM 8
412#define HCLGE_32_BIT_RTN_DATANUM 8
413
414 struct hclge_desc desc[HCLGE_32_BIT_CMD_NUM];
415 struct hclge_32_bit_stats *all_32_bit_stats;
a90bb9a5 416 __le32 *desc_data;
46a3df9f
S		 417 int i, k, n;
418 u64 *data;
419 int ret;
420
421 all_32_bit_stats = &hdev->hw_stats.all_32_bit_stats;
422 data = (u64 *)(&all_32_bit_stats->egu_tx_1588_pkt);
423
424 hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_STATS_32_BIT, true);
425 ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_32_BIT_CMD_NUM);
426 if (ret) {
427 dev_err(&hdev->pdev->dev,
428 "Get 32 bit pkt stats fail, status = %d.\n", ret);
429
430 return ret;
431 }
432
433 hclge_reset_partial_32bit_counter(all_32_bit_stats);
434 for (i = 0; i < HCLGE_32_BIT_CMD_NUM; i++) {
435 if (unlikely(i == 0)) {
a90bb9a5
YL		 436 __le16 *desc_data_16bit;
437
46a3df9f 438 all_32_bit_stats->igu_rx_err_pkt +=
a90bb9a5
YL		 439 le32_to_cpu(desc[i].data[0]);
440
441 desc_data_16bit = (__le16 *)&desc[i].data[1];
46a3df9f 442 all_32_bit_stats->igu_rx_no_eof_pkt +=
a90bb9a5
YL		 443 le16_to_cpu(*desc_data_16bit);
444
445 desc_data_16bit++;
46a3df9f 446 all_32_bit_stats->igu_rx_no_sof_pkt +=
a90bb9a5 447 le16_to_cpu(*desc_data_16bit);
46a3df9f 448
a90bb9a5 449 desc_data = &desc[i].data[2];
46a3df9f
S		 450 n = HCLGE_32_BIT_RTN_DATANUM - 4;
451 } else {
a90bb9a5 452 desc_data = (__le32 *)&desc[i];
46a3df9f
S		 453 n = HCLGE_32_BIT_RTN_DATANUM;
454 }
455 for (k = 0; k < n; k++) {
a90bb9a5 456 *data++ += le32_to_cpu(*desc_data);
46a3df9f
S		 457 desc_data++;
458 }
459 }
460
461 return 0;
462}
463
464static int hclge_mac_update_stats(struct hclge_dev *hdev)
465{
466#define HCLGE_MAC_CMD_NUM 17
467#define HCLGE_RTN_DATA_NUM 4
468
469 u64 *data = (u64 *)(&hdev->hw_stats.mac_stats);
470 struct hclge_desc desc[HCLGE_MAC_CMD_NUM];
a90bb9a5 471 __le64 *desc_data;
46a3df9f
S		 472 int i, k, n;
473 int ret;
474
475 hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_STATS_MAC, true);
476 ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_MAC_CMD_NUM);
477 if (ret) {
478 dev_err(&hdev->pdev->dev,
479 "Get MAC pkt stats fail, status = %d.\n", ret);
480
481 return ret;
482 }
483
484 for (i = 0; i < HCLGE_MAC_CMD_NUM; i++) {
485 if (unlikely(i == 0)) {
a90bb9a5 486 desc_data = (__le64 *)(&desc[i].data[0]);
46a3df9f
S		 487 n = HCLGE_RTN_DATA_NUM - 2;
488 } else {
a90bb9a5 489 desc_data = (__le64 *)(&desc[i]);
46a3df9f
S		 490 n = HCLGE_RTN_DATA_NUM;
491 }
492 for (k = 0; k < n; k++) {
a90bb9a5 493 *data++ += le64_to_cpu(*desc_data);
46a3df9f
S		 494 desc_data++;
495 }
496 }
497
498 return 0;
499}
500
501static int hclge_tqps_update_stats(struct hnae3_handle *handle)
502{
503 struct hnae3_knic_private_info *kinfo = &handle->kinfo;
504 struct hclge_vport *vport = hclge_get_vport(handle);
505 struct hclge_dev *hdev = vport->back;
506 struct hnae3_queue *queue;
507 struct hclge_desc desc[1];
508 struct hclge_tqp *tqp;
509 int ret, i;
510
511 for (i = 0; i < kinfo->num_tqps; i++) {
512 queue = handle->kinfo.tqp[i];
513 tqp = container_of(queue, struct hclge_tqp, q);
514 /* command : HCLGE_OPC_QUERY_IGU_STAT */
515 hclge_cmd_setup_basic_desc(&desc[0],
516 HCLGE_OPC_QUERY_RX_STATUS,
517 true);
518
a90bb9a5 519 desc[0].data[0] = cpu_to_le32((tqp->index & 0x1ff));
46a3df9f
S		 520 ret = hclge_cmd_send(&hdev->hw, desc, 1);
521 if (ret) {
522 dev_err(&hdev->pdev->dev,
523 "Query tqp stat fail, status = %d,queue = %d\n",
524 ret, i);
525 return ret;
526 }
527 tqp->tqp_stats.rcb_rx_ring_pktnum_rcd +=
93991b65 528 le32_to_cpu(desc[0].data[1]);
46a3df9f
S		 529 }
530
531 for (i = 0; i < kinfo->num_tqps; i++) {
532 queue = handle->kinfo.tqp[i];
533 tqp = container_of(queue, struct hclge_tqp, q);
534 /* command : HCLGE_OPC_QUERY_IGU_STAT */
535 hclge_cmd_setup_basic_desc(&desc[0],
536 HCLGE_OPC_QUERY_TX_STATUS,
537 true);
538
a90bb9a5 539 desc[0].data[0] = cpu_to_le32((tqp->index & 0x1ff));
46a3df9f
S		 540 ret = hclge_cmd_send(&hdev->hw, desc, 1);
541 if (ret) {
542 dev_err(&hdev->pdev->dev,
543 "Query tqp stat fail, status = %d,queue = %d\n",
544 ret, i);
545 return ret;
546 }
547 tqp->tqp_stats.rcb_tx_ring_pktnum_rcd +=
93991b65 548 le32_to_cpu(desc[0].data[1]);
46a3df9f
S		 549 }
550
551 return 0;
552}
553
554static u64 *hclge_tqps_get_stats(struct hnae3_handle *handle, u64 *data)
555{
556 struct hnae3_knic_private_info *kinfo = &handle->kinfo;
557 struct hclge_tqp *tqp;
558 u64 *buff = data;
559 int i;
560
561 for (i = 0; i < kinfo->num_tqps; i++) {
562 tqp = container_of(kinfo->tqp[i], struct hclge_tqp, q);
a90bb9a5 563 *buff++ = tqp->tqp_stats.rcb_tx_ring_pktnum_rcd;
46a3df9f
S		 564 }
565
566 for (i = 0; i < kinfo->num_tqps; i++) {
567 tqp = container_of(kinfo->tqp[i], struct hclge_tqp, q);
a90bb9a5 568 *buff++ = tqp->tqp_stats.rcb_rx_ring_pktnum_rcd;
46a3df9f
S		 569 }
570
571 return buff;
572}
573
574static int hclge_tqps_get_sset_count(struct hnae3_handle *handle, int stringset)
575{
576 struct hnae3_knic_private_info *kinfo = &handle->kinfo;
577
578 return kinfo->num_tqps * (2);
579}
580
581static u8 *hclge_tqps_get_strings(struct hnae3_handle *handle, u8 *data)
582{
583 struct hnae3_knic_private_info *kinfo = &handle->kinfo;
584 u8 *buff = data;
585 int i = 0;
586
587 for (i = 0; i < kinfo->num_tqps; i++) {
588 struct hclge_tqp *tqp = container_of(handle->kinfo.tqp[i],
589 struct hclge_tqp, q);
c36317be 590 snprintf(buff, ETH_GSTRING_LEN, "txq#%d_pktnum_rcd",
46a3df9f
S		 591 tqp->index);
592 buff = buff + ETH_GSTRING_LEN;
593 }
594
595 for (i = 0; i < kinfo->num_tqps; i++) {
596 struct hclge_tqp *tqp = container_of(kinfo->tqp[i],
597 struct hclge_tqp, q);
c36317be 598 snprintf(buff, ETH_GSTRING_LEN, "rxq#%d_pktnum_rcd",
46a3df9f
S		 599 tqp->index);
600 buff = buff + ETH_GSTRING_LEN;
601 }
602
603 return buff;
604}
605
606static u64 *hclge_comm_get_stats(void *comm_stats,
607 const struct hclge_comm_stats_str strs[],
608 int size, u64 *data)
609{
610 u64 *buf = data;
611 u32 i;
612
613 for (i = 0; i < size; i++)
614 buf[i] = HCLGE_STATS_READ(comm_stats, strs[i].offset);
615
616 return buf + size;
617}
618
619static u8 *hclge_comm_get_strings(u32 stringset,
620 const struct hclge_comm_stats_str strs[],
621 int size, u8 *data)
622{
623 char *buff = (char *)data;
624 u32 i;
625
626 if (stringset != ETH_SS_STATS)
627 return buff;
628
629 for (i = 0; i < size; i++) {
630 snprintf(buff, ETH_GSTRING_LEN,
631 strs[i].desc);
632 buff = buff + ETH_GSTRING_LEN;
633 }
634
635 return (u8 *)buff;
636}
637
638static void hclge_update_netstat(struct hclge_hw_stats *hw_stats,
639 struct net_device_stats *net_stats)
640{
641 net_stats->tx_dropped = 0;
642 net_stats->rx_dropped = hw_stats->all_32_bit_stats.ssu_full_drop_num;
643 net_stats->rx_dropped += hw_stats->all_32_bit_stats.ppp_key_drop_num;
644 net_stats->rx_dropped += hw_stats->all_32_bit_stats.ssu_key_drop_num;
645
f3426583 646 net_stats->rx_errors = hw_stats->mac_stats.mac_rx_oversize_pkt_num;
46a3df9f 647 net_stats->rx_errors += hw_stats->mac_stats.mac_rx_undersize_pkt_num;
46a3df9f
S		 648 net_stats->rx_errors += hw_stats->all_32_bit_stats.igu_rx_no_eof_pkt;
649 net_stats->rx_errors += hw_stats->all_32_bit_stats.igu_rx_no_sof_pkt;
c36317be 650 net_stats->rx_errors += hw_stats->mac_stats.mac_rx_fcs_err_pkt_num;
46a3df9f
S		 651
652 net_stats->multicast = hw_stats->mac_stats.mac_tx_multi_pkt_num;
653 net_stats->multicast += hw_stats->mac_stats.mac_rx_multi_pkt_num;
654
c36317be 655 net_stats->rx_crc_errors = hw_stats->mac_stats.mac_rx_fcs_err_pkt_num;
46a3df9f
S		 656 net_stats->rx_length_errors =
657 hw_stats->mac_stats.mac_rx_undersize_pkt_num;
658 net_stats->rx_length_errors +=
f3426583 659 hw_stats->mac_stats.mac_rx_oversize_pkt_num;
46a3df9f 660 net_stats->rx_over_errors =
f3426583 661 hw_stats->mac_stats.mac_rx_oversize_pkt_num;
46a3df9f
S		 662}
663
664static void hclge_update_stats_for_all(struct hclge_dev *hdev)
665{
666 struct hnae3_handle *handle;
667 int status;
668
669 handle = &hdev->vport[0].nic;
670 if (handle->client) {
671 status = hclge_tqps_update_stats(handle);
672 if (status) {
673 dev_err(&hdev->pdev->dev,
674 "Update TQPS stats fail, status = %d.\n",
675 status);
676 }
677 }
678
679 status = hclge_mac_update_stats(hdev);
680 if (status)
681 dev_err(&hdev->pdev->dev,
682 "Update MAC stats fail, status = %d.\n", status);
683
684 status = hclge_32_bit_update_stats(hdev);
685 if (status)
686 dev_err(&hdev->pdev->dev,
687 "Update 32 bit stats fail, status = %d.\n",
688 status);
689
690 hclge_update_netstat(&hdev->hw_stats, &handle->kinfo.netdev->stats);
691}
692
693static void hclge_update_stats(struct hnae3_handle *handle,
694 struct net_device_stats *net_stats)
695{
696 struct hclge_vport *vport = hclge_get_vport(handle);
697 struct hclge_dev *hdev = vport->back;
698 struct hclge_hw_stats *hw_stats = &hdev->hw_stats;
699 int status;
700
7a5d2a39
JS		 701 if (test_and_set_bit(HCLGE_STATE_STATISTICS_UPDATING, &hdev->state))
702 return;
703
46a3df9f
S		 704 status = hclge_mac_update_stats(hdev);
705 if (status)
706 dev_err(&hdev->pdev->dev,
707 "Update MAC stats fail, status = %d.\n",
708 status);
709
710 status = hclge_32_bit_update_stats(hdev);
711 if (status)
712 dev_err(&hdev->pdev->dev,
713 "Update 32 bit stats fail, status = %d.\n",
714 status);
715
716 status = hclge_64_bit_update_stats(hdev);
717 if (status)
718 dev_err(&hdev->pdev->dev,
719 "Update 64 bit stats fail, status = %d.\n",
720 status);
721
722 status = hclge_tqps_update_stats(handle);
723 if (status)
724 dev_err(&hdev->pdev->dev,
725 "Update TQPS stats fail, status = %d.\n",
726 status);
727
728 hclge_update_netstat(hw_stats, net_stats);
7a5d2a39
JS		 729
730 clear_bit(HCLGE_STATE_STATISTICS_UPDATING, &hdev->state);
46a3df9f
S		 731}
732
733static int hclge_get_sset_count(struct hnae3_handle *handle, int stringset)
734{
735#define HCLGE_LOOPBACK_TEST_FLAGS 0x7
736
737 struct hclge_vport *vport = hclge_get_vport(handle);
738 struct hclge_dev *hdev = vport->back;
739 int count = 0;
740
741 /* Loopback test support rules:
742 * mac: only GE mode support
743 * serdes: all mac mode will support include GE/XGE/LGE/CGE
744 * phy: only support when phy device exist on board
745 */
746 if (stringset == ETH_SS_TEST) {
747 /* clear loopback bit flags at first */
748 handle->flags = (handle->flags & (~HCLGE_LOOPBACK_TEST_FLAGS));
749 if (hdev->hw.mac.speed == HCLGE_MAC_SPEED_10M ||
750 hdev->hw.mac.speed == HCLGE_MAC_SPEED_100M ||
751 hdev->hw.mac.speed == HCLGE_MAC_SPEED_1G) {
752 count += 1;
753 handle->flags |= HNAE3_SUPPORT_MAC_LOOPBACK;
754 } else {
755 count = -EOPNOTSUPP;
756 }
757 } else if (stringset == ETH_SS_STATS) {
758 count = ARRAY_SIZE(g_mac_stats_string) +
759 ARRAY_SIZE(g_all_32bit_stats_string) +
760 ARRAY_SIZE(g_all_64bit_stats_string) +
761 hclge_tqps_get_sset_count(handle, stringset);
762 }
763
764 return count;
765}
766
767static void hclge_get_strings(struct hnae3_handle *handle,
768 u32 stringset,
769 u8 *data)
770{
771 u8 *p = (char *)data;
772 int size;
773
774 if (stringset == ETH_SS_STATS) {
775 size = ARRAY_SIZE(g_mac_stats_string);
776 p = hclge_comm_get_strings(stringset,
777 g_mac_stats_string,
778 size,
779 p);
780 size = ARRAY_SIZE(g_all_32bit_stats_string);
781 p = hclge_comm_get_strings(stringset,
782 g_all_32bit_stats_string,
783 size,
784 p);
785 size = ARRAY_SIZE(g_all_64bit_stats_string);
786 p = hclge_comm_get_strings(stringset,
787 g_all_64bit_stats_string,
788 size,
789 p);
790 p = hclge_tqps_get_strings(handle, p);
791 } else if (stringset == ETH_SS_TEST) {
792 if (handle->flags & HNAE3_SUPPORT_MAC_LOOPBACK) {
793 memcpy(p,
794 hns3_nic_test_strs[HNAE3_MAC_INTER_LOOP_MAC],
795 ETH_GSTRING_LEN);
796 p += ETH_GSTRING_LEN;
797 }
798 if (handle->flags & HNAE3_SUPPORT_SERDES_LOOPBACK) {
799 memcpy(p,
800 hns3_nic_test_strs[HNAE3_MAC_INTER_LOOP_SERDES],
801 ETH_GSTRING_LEN);
802 p += ETH_GSTRING_LEN;
803 }
804 if (handle->flags & HNAE3_SUPPORT_PHY_LOOPBACK) {
805 memcpy(p,
806 hns3_nic_test_strs[HNAE3_MAC_INTER_LOOP_PHY],
807 ETH_GSTRING_LEN);
808 p += ETH_GSTRING_LEN;
809 }
810 }
811}
812
813static void hclge_get_stats(struct hnae3_handle *handle, u64 *data)
814{
815 struct hclge_vport *vport = hclge_get_vport(handle);
816 struct hclge_dev *hdev = vport->back;
817 u64 *p;
818
819 p = hclge_comm_get_stats(&hdev->hw_stats.mac_stats,
820 g_mac_stats_string,
821 ARRAY_SIZE(g_mac_stats_string),
822 data);
823 p = hclge_comm_get_stats(&hdev->hw_stats.all_32_bit_stats,
824 g_all_32bit_stats_string,
825 ARRAY_SIZE(g_all_32bit_stats_string),
826 p);
827 p = hclge_comm_get_stats(&hdev->hw_stats.all_64_bit_stats,
828 g_all_64bit_stats_string,
829 ARRAY_SIZE(g_all_64bit_stats_string),
830 p);
831 p = hclge_tqps_get_stats(handle, p);
832}
833
834static int hclge_parse_func_status(struct hclge_dev *hdev,
d44f9b63 835 struct hclge_func_status_cmd *status)
46a3df9f
S		 836{
837 if (!(status->pf_state & HCLGE_PF_STATE_DONE))
838 return -EINVAL;
839
840 /* Set the pf to main pf */
841 if (status->pf_state & HCLGE_PF_STATE_MAIN)
842 hdev->flag |= HCLGE_FLAG_MAIN;
843 else
844 hdev->flag &= ~HCLGE_FLAG_MAIN;
845
46a3df9f
S		 846 return 0;
847}
848
849static int hclge_query_function_status(struct hclge_dev *hdev)
850{
d44f9b63 851 struct hclge_func_status_cmd *req;
46a3df9f
S		 852 struct hclge_desc desc;
853 int timeout = 0;
854 int ret;
855
856 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_FUNC_STATUS, true);
d44f9b63 857 req = (struct hclge_func_status_cmd *)desc.data;
46a3df9f
S		 858
859 do {
860 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
861 if (ret) {
862 dev_err(&hdev->pdev->dev,
863 "query function status failed %d.\n",
864 ret);
865
866 return ret;
867 }
868
869 /* Check pf reset is done */
870 if (req->pf_state)
871 break;
872 usleep_range(1000, 2000);
873 } while (timeout++ < 5);
874
875 ret = hclge_parse_func_status(hdev, req);
876
877 return ret;
878}
879
880static int hclge_query_pf_resource(struct hclge_dev *hdev)
881{
d44f9b63 882 struct hclge_pf_res_cmd *req;
46a3df9f
S		 883 struct hclge_desc desc;
884 int ret;
885
886 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_PF_RSRC, true);
887 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
888 if (ret) {
889 dev_err(&hdev->pdev->dev,
890 "query pf resource failed %d.\n", ret);
891 return ret;
892 }
893
d44f9b63 894 req = (struct hclge_pf_res_cmd *)desc.data;
46a3df9f
S		 895 hdev->num_tqps = __le16_to_cpu(req->tqp_num);
896 hdev->pkt_buf_size = __le16_to_cpu(req->buf_size) << HCLGE_BUF_UNIT_S;
897
e92a0843 898 if (hnae3_dev_roce_supported(hdev)) {
887c3820 899 hdev->num_roce_msi =
46a3df9f
S		 900 hnae_get_field(__le16_to_cpu(req->pf_intr_vector_number),
901 HCLGE_PF_VEC_NUM_M, HCLGE_PF_VEC_NUM_S);
902
903 /* PF should have NIC vectors and Roce vectors,
904 * NIC vectors are queued before Roce vectors.
905 */
887c3820 906 hdev->num_msi = hdev->num_roce_msi + HCLGE_ROCE_VECTOR_OFFSET;
46a3df9f
S		 907 } else {
908 hdev->num_msi =
909 hnae_get_field(__le16_to_cpu(req->pf_intr_vector_number),
910 HCLGE_PF_VEC_NUM_M, HCLGE_PF_VEC_NUM_S);
911 }
912
913 return 0;
914}
915
916static int hclge_parse_speed(int speed_cmd, int *speed)
917{
918 switch (speed_cmd) {
919 case 6:
920 *speed = HCLGE_MAC_SPEED_10M;
921 break;
922 case 7:
923 *speed = HCLGE_MAC_SPEED_100M;
924 break;
925 case 0:
926 *speed = HCLGE_MAC_SPEED_1G;
927 break;
928 case 1:
929 *speed = HCLGE_MAC_SPEED_10G;
930 break;
931 case 2:
932 *speed = HCLGE_MAC_SPEED_25G;
933 break;
934 case 3:
935 *speed = HCLGE_MAC_SPEED_40G;
936 break;
937 case 4:
938 *speed = HCLGE_MAC_SPEED_50G;
939 break;
940 case 5:
941 *speed = HCLGE_MAC_SPEED_100G;
942 break;
943 default:
944 return -EINVAL;
945 }
946
947 return 0;
948}
949
950static void hclge_parse_cfg(struct hclge_cfg *cfg, struct hclge_desc *desc)
951{
d44f9b63 952 struct hclge_cfg_param_cmd *req;
46a3df9f
S		 953 u64 mac_addr_tmp_high;
954 u64 mac_addr_tmp;
955 int i;
956
d44f9b63 957 req = (struct hclge_cfg_param_cmd *)desc[0].data;
46a3df9f
S		 958
959 /* get the configuration */
960 cfg->vmdq_vport_num = hnae_get_field(__le32_to_cpu(req->param[0]),
961 HCLGE_CFG_VMDQ_M,
962 HCLGE_CFG_VMDQ_S);
963 cfg->tc_num = hnae_get_field(__le32_to_cpu(req->param[0]),
964 HCLGE_CFG_TC_NUM_M, HCLGE_CFG_TC_NUM_S);
965 cfg->tqp_desc_num = hnae_get_field(__le32_to_cpu(req->param[0]),
966 HCLGE_CFG_TQP_DESC_N_M,
967 HCLGE_CFG_TQP_DESC_N_S);
968
969 cfg->phy_addr = hnae_get_field(__le32_to_cpu(req->param[1]),
970 HCLGE_CFG_PHY_ADDR_M,
971 HCLGE_CFG_PHY_ADDR_S);
972 cfg->media_type = hnae_get_field(__le32_to_cpu(req->param[1]),
973 HCLGE_CFG_MEDIA_TP_M,
974 HCLGE_CFG_MEDIA_TP_S);
975 cfg->rx_buf_len = hnae_get_field(__le32_to_cpu(req->param[1]),
976 HCLGE_CFG_RX_BUF_LEN_M,
977 HCLGE_CFG_RX_BUF_LEN_S);
978 /* get mac_address */
979 mac_addr_tmp = __le32_to_cpu(req->param[2]);
980 mac_addr_tmp_high = hnae_get_field(__le32_to_cpu(req->param[3]),
981 HCLGE_CFG_MAC_ADDR_H_M,
982 HCLGE_CFG_MAC_ADDR_H_S);
983
984 mac_addr_tmp |= (mac_addr_tmp_high << 31) << 1;
985
986 cfg->default_speed = hnae_get_field(__le32_to_cpu(req->param[3]),
987 HCLGE_CFG_DEFAULT_SPEED_M,
988 HCLGE_CFG_DEFAULT_SPEED_S);
c408e202
PL		 989 cfg->rss_size_max = hnae_get_field(__le32_to_cpu(req->param[3]),
990 HCLGE_CFG_RSS_SIZE_M,
991 HCLGE_CFG_RSS_SIZE_S);
992
46a3df9f
S		 993 for (i = 0; i < ETH_ALEN; i++)
994 cfg->mac_addr[i] = (mac_addr_tmp >> (8 * i)) & 0xff;
995
d44f9b63 996 req = (struct hclge_cfg_param_cmd *)desc[1].data;
46a3df9f
S		 997 cfg->numa_node_map = __le32_to_cpu(req->param[0]);
998}
999
1000/* hclge_get_cfg: query the static parameter from flash
1001 * @hdev: pointer to struct hclge_dev
1002 * @hcfg: the config structure to be getted
1003 */
1004static int hclge_get_cfg(struct hclge_dev *hdev, struct hclge_cfg *hcfg)
1005{
1006 struct hclge_desc desc[HCLGE_PF_CFG_DESC_NUM];
d44f9b63 1007 struct hclge_cfg_param_cmd *req;
46a3df9f
S		 1008 int i, ret;
1009
1010 for (i = 0; i < HCLGE_PF_CFG_DESC_NUM; i++) {
a90bb9a5
YL		 1011 u32 offset = 0;
1012
d44f9b63 1013 req = (struct hclge_cfg_param_cmd *)desc[i].data;
46a3df9f
S		 1014 hclge_cmd_setup_basic_desc(&desc[i], HCLGE_OPC_GET_CFG_PARAM,
1015 true);
a90bb9a5 1016 hnae_set_field(offset, HCLGE_CFG_OFFSET_M,
46a3df9f
S		 1017 HCLGE_CFG_OFFSET_S, i * HCLGE_CFG_RD_LEN_BYTES);
1018 /* Len should be united by 4 bytes when send to hardware */
a90bb9a5 1019 hnae_set_field(offset, HCLGE_CFG_RD_LEN_M, HCLGE_CFG_RD_LEN_S,
46a3df9f 1020 HCLGE_CFG_RD_LEN_BYTES / HCLGE_CFG_RD_LEN_UNIT);
a90bb9a5 1021 req->offset = cpu_to_le32(offset);
46a3df9f
S		 1022 }
1023
1024 ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_PF_CFG_DESC_NUM);
1025 if (ret) {
1026 dev_err(&hdev->pdev->dev,
1027 "get config failed %d.\n", ret);
1028 return ret;
1029 }
1030
1031 hclge_parse_cfg(hcfg, desc);
1032 return 0;
1033}
1034
1035static int hclge_get_cap(struct hclge_dev *hdev)
1036{
1037 int ret;
1038
1039 ret = hclge_query_function_status(hdev);
1040 if (ret) {
1041 dev_err(&hdev->pdev->dev,
1042 "query function status error %d.\n", ret);
1043 return ret;
1044 }
1045
1046 /* get pf resource */
1047 ret = hclge_query_pf_resource(hdev);
1048 if (ret) {
1049 dev_err(&hdev->pdev->dev,
1050 "query pf resource error %d.\n", ret);
1051 return ret;
1052 }
1053
1054 return 0;
1055}
1056
1057static int hclge_configure(struct hclge_dev *hdev)
1058{
1059 struct hclge_cfg cfg;
1060 int ret, i;
1061
1062 ret = hclge_get_cfg(hdev, &cfg);
1063 if (ret) {
1064 dev_err(&hdev->pdev->dev, "get mac mode error %d.\n", ret);
1065 return ret;
1066 }
1067
1068 hdev->num_vmdq_vport = cfg.vmdq_vport_num;
1069 hdev->base_tqp_pid = 0;
c408e202 1070 hdev->rss_size_max = cfg.rss_size_max;
46a3df9f 1071 hdev->rx_buf_len = cfg.rx_buf_len;
fbbb1536 1072 ether_addr_copy(hdev->hw.mac.mac_addr, cfg.mac_addr);
46a3df9f 1073 hdev->hw.mac.media_type = cfg.media_type;
2a4776e1 1074 hdev->hw.mac.phy_addr = cfg.phy_addr;
46a3df9f
S		 1075 hdev->num_desc = cfg.tqp_desc_num;
1076 hdev->tm_info.num_pg = 1;
cacde272 1077 hdev->tc_max = cfg.tc_num;
46a3df9f
S		 1078 hdev->tm_info.hw_pfc_map = 0;
1079
1080 ret = hclge_parse_speed(cfg.default_speed, &hdev->hw.mac.speed);
1081 if (ret) {
1082 dev_err(&hdev->pdev->dev, "Get wrong speed ret=%d.\n", ret);
1083 return ret;
1084 }
1085
cacde272
YL		 1086 if ((hdev->tc_max > HNAE3_MAX_TC) ||
1087 (hdev->tc_max < 1)) {
46a3df9f 1088 dev_warn(&hdev->pdev->dev, "TC num = %d.\n",
cacde272
YL		 1089 hdev->tc_max);
1090 hdev->tc_max = 1;
46a3df9f
S		 1091 }
1092
cacde272
YL		 1093 /* Dev does not support DCB */
1094 if (!hnae3_dev_dcb_supported(hdev)) {
1095 hdev->tc_max = 1;
1096 hdev->pfc_max = 0;
1097 } else {
1098 hdev->pfc_max = hdev->tc_max;
1099 }
1100
1101 hdev->tm_info.num_tc = hdev->tc_max;
1102
46a3df9f 1103 /* Currently not support uncontiuous tc */
cacde272 1104 for (i = 0; i < hdev->tm_info.num_tc; i++)
46a3df9f
S		 1105 hnae_set_bit(hdev->hw_tc_map, i, 1);
1106
f8362fe1 1107 hdev->tx_sch_mode = HCLGE_FLAG_TC_BASE_SCH_MODE;
46a3df9f
S		 1108
1109 return ret;
1110}
1111
1112static int hclge_config_tso(struct hclge_dev *hdev, int tso_mss_min,
1113 int tso_mss_max)
1114{
d44f9b63 1115 struct hclge_cfg_tso_status_cmd *req;
46a3df9f 1116 struct hclge_desc desc;
a90bb9a5 1117 u16 tso_mss;
46a3df9f
S		 1118
1119 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_TSO_GENERIC_CONFIG, false);
1120
d44f9b63 1121 req = (struct hclge_cfg_tso_status_cmd *)desc.data;
a90bb9a5
YL		 1122
1123 tso_mss = 0;
1124 hnae_set_field(tso_mss, HCLGE_TSO_MSS_MIN_M,
46a3df9f 1125 HCLGE_TSO_MSS_MIN_S, tso_mss_min);
a90bb9a5
YL		 1126 req->tso_mss_min = cpu_to_le16(tso_mss);
1127
1128 tso_mss = 0;
1129 hnae_set_field(tso_mss, HCLGE_TSO_MSS_MIN_M,
46a3df9f 1130 HCLGE_TSO_MSS_MIN_S, tso_mss_max);
a90bb9a5 1131 req->tso_mss_max = cpu_to_le16(tso_mss);
46a3df9f
S		 1132
1133 return hclge_cmd_send(&hdev->hw, &desc, 1);
1134}
1135
1136static int hclge_alloc_tqps(struct hclge_dev *hdev)
1137{
1138 struct hclge_tqp *tqp;
1139 int i;
1140
1141 hdev->htqp = devm_kcalloc(&hdev->pdev->dev, hdev->num_tqps,
1142 sizeof(struct hclge_tqp), GFP_KERNEL);
1143 if (!hdev->htqp)
1144 return -ENOMEM;
1145
1146 tqp = hdev->htqp;
1147
1148 for (i = 0; i < hdev->num_tqps; i++) {
1149 tqp->dev = &hdev->pdev->dev;
1150 tqp->index = i;
1151
1152 tqp->q.ae_algo = &ae_algo;
1153 tqp->q.buf_size = hdev->rx_buf_len;
1154 tqp->q.desc_num = hdev->num_desc;
1155 tqp->q.io_base = hdev->hw.io_base + HCLGE_TQP_REG_OFFSET +
1156 i * HCLGE_TQP_REG_SIZE;
1157
1158 tqp++;
1159 }
1160
1161 return 0;
1162}
1163
1164static int hclge_map_tqps_to_func(struct hclge_dev *hdev, u16 func_id,
1165 u16 tqp_pid, u16 tqp_vid, bool is_pf)
1166{
d44f9b63 1167 struct hclge_tqp_map_cmd *req;
46a3df9f
S		 1168 struct hclge_desc desc;
1169 int ret;
1170
1171 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_SET_TQP_MAP, false);
1172
d44f9b63 1173 req = (struct hclge_tqp_map_cmd *)desc.data;
46a3df9f 1174 req->tqp_id = cpu_to_le16(tqp_pid);
a90bb9a5 1175 req->tqp_vf = func_id;
46a3df9f
S		 1176 req->tqp_flag = !is_pf << HCLGE_TQP_MAP_TYPE_B |
1177 1 << HCLGE_TQP_MAP_EN_B;
1178 req->tqp_vid = cpu_to_le16(tqp_vid);
1179
1180 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
1181 if (ret) {
1182 dev_err(&hdev->pdev->dev, "TQP map failed %d.\n",
1183 ret);
1184 return ret;
1185 }
1186
1187 return 0;
1188}
1189
1190static int hclge_assign_tqp(struct hclge_vport *vport,
1191 struct hnae3_queue **tqp, u16 num_tqps)
1192{
1193 struct hclge_dev *hdev = vport->back;
7df7dad6 1194 int i, alloced;
46a3df9f
S		 1195
1196 for (i = 0, alloced = 0; i < hdev->num_tqps &&
1197 alloced < num_tqps; i++) {
1198 if (!hdev->htqp[i].alloced) {
1199 hdev->htqp[i].q.handle = &vport->nic;
1200 hdev->htqp[i].q.tqp_index = alloced;
1201 tqp[alloced] = &hdev->htqp[i].q;
1202 hdev->htqp[i].alloced = true;
46a3df9f
S		 1203 alloced++;
1204 }
1205 }
1206 vport->alloc_tqps = num_tqps;
1207
1208 return 0;
1209}
1210
1211static int hclge_knic_setup(struct hclge_vport *vport, u16 num_tqps)
1212{
1213 struct hnae3_handle *nic = &vport->nic;
1214 struct hnae3_knic_private_info *kinfo = &nic->kinfo;
1215 struct hclge_dev *hdev = vport->back;
1216 int i, ret;
1217
1218 kinfo->num_desc = hdev->num_desc;
1219 kinfo->rx_buf_len = hdev->rx_buf_len;
1220 kinfo->num_tc = min_t(u16, num_tqps, hdev->tm_info.num_tc);
1221 kinfo->rss_size
1222 = min_t(u16, hdev->rss_size_max, num_tqps / kinfo->num_tc);
1223 kinfo->num_tqps = kinfo->rss_size * kinfo->num_tc;
1224
1225 for (i = 0; i < HNAE3_MAX_TC; i++) {
1226 if (hdev->hw_tc_map & BIT(i)) {
1227 kinfo->tc_info[i].enable = true;
1228 kinfo->tc_info[i].tqp_offset = i * kinfo->rss_size;
1229 kinfo->tc_info[i].tqp_count = kinfo->rss_size;
1230 kinfo->tc_info[i].tc = i;
1231 } else {
1232 /* Set to default queue if TC is disable */
1233 kinfo->tc_info[i].enable = false;
1234 kinfo->tc_info[i].tqp_offset = 0;
1235 kinfo->tc_info[i].tqp_count = 1;
1236 kinfo->tc_info[i].tc = 0;
1237 }
1238 }
1239
1240 kinfo->tqp = devm_kcalloc(&hdev->pdev->dev, kinfo->num_tqps,
1241 sizeof(struct hnae3_queue *), GFP_KERNEL);
1242 if (!kinfo->tqp)
1243 return -ENOMEM;
1244
1245 ret = hclge_assign_tqp(vport, kinfo->tqp, kinfo->num_tqps);
1246 if (ret) {
1247 dev_err(&hdev->pdev->dev, "fail to assign TQPs %d.\n", ret);
1248 return -EINVAL;
1249 }
1250
1251 return 0;
1252}
1253
7df7dad6
L		 1254static int hclge_map_tqp_to_vport(struct hclge_dev *hdev,
1255 struct hclge_vport *vport)
1256{
1257 struct hnae3_handle *nic = &vport->nic;
1258 struct hnae3_knic_private_info *kinfo;
1259 u16 i;
1260
1261 kinfo = &nic->kinfo;
1262 for (i = 0; i < kinfo->num_tqps; i++) {
1263 struct hclge_tqp *q =
1264 container_of(kinfo->tqp[i], struct hclge_tqp, q);
1265 bool is_pf;
1266 int ret;
1267
1268 is_pf = !(vport->vport_id);
1269 ret = hclge_map_tqps_to_func(hdev, vport->vport_id, q->index,
1270 i, is_pf);
1271 if (ret)
1272 return ret;
1273 }
1274
1275 return 0;
1276}
1277
1278static int hclge_map_tqp(struct hclge_dev *hdev)
1279{
1280 struct hclge_vport *vport = hdev->vport;
1281 u16 i, num_vport;
1282
1283 num_vport = hdev->num_vmdq_vport + hdev->num_req_vfs + 1;
1284 for (i = 0; i < num_vport; i++) {
1285 int ret;
1286
1287 ret = hclge_map_tqp_to_vport(hdev, vport);
1288 if (ret)
1289 return ret;
1290
1291 vport++;
1292 }
1293
1294 return 0;
1295}
1296
46a3df9f
S		 1297static void hclge_unic_setup(struct hclge_vport *vport, u16 num_tqps)
1298{
1299 /* this would be initialized later */
1300}
1301
1302static int hclge_vport_setup(struct hclge_vport *vport, u16 num_tqps)
1303{
1304 struct hnae3_handle *nic = &vport->nic;
1305 struct hclge_dev *hdev = vport->back;
1306 int ret;
1307
1308 nic->pdev = hdev->pdev;
1309 nic->ae_algo = &ae_algo;
1310 nic->numa_node_mask = hdev->numa_node_mask;
1311
1312 if (hdev->ae_dev->dev_type == HNAE3_DEV_KNIC) {
1313 ret = hclge_knic_setup(vport, num_tqps);
1314 if (ret) {
1315 dev_err(&hdev->pdev->dev, "knic setup failed %d\n",
1316 ret);
1317 return ret;
1318 }
1319 } else {
1320 hclge_unic_setup(vport, num_tqps);
1321 }
1322
1323 return 0;
1324}
1325
1326static int hclge_alloc_vport(struct hclge_dev *hdev)
1327{
1328 struct pci_dev *pdev = hdev->pdev;
1329 struct hclge_vport *vport;
1330 u32 tqp_main_vport;
1331 u32 tqp_per_vport;
1332 int num_vport, i;
1333 int ret;
1334
1335 /* We need to alloc a vport for main NIC of PF */
1336 num_vport = hdev->num_vmdq_vport + hdev->num_req_vfs + 1;
1337
1338 if (hdev->num_tqps < num_vport)
1339 num_vport = hdev->num_tqps;
1340
1341 /* Alloc the same number of TQPs for every vport */
1342 tqp_per_vport = hdev->num_tqps / num_vport;
1343 tqp_main_vport = tqp_per_vport + hdev->num_tqps % num_vport;
1344
1345 vport = devm_kcalloc(&pdev->dev, num_vport, sizeof(struct hclge_vport),
1346 GFP_KERNEL);
1347 if (!vport)
1348 return -ENOMEM;
1349
1350 hdev->vport = vport;
1351 hdev->num_alloc_vport = num_vport;
1352
1353#ifdef CONFIG_PCI_IOV
1354 /* Enable SRIOV */
1355 if (hdev->num_req_vfs) {
1356 dev_info(&pdev->dev, "active VFs(%d) found, enabling SRIOV\n",
1357 hdev->num_req_vfs);
1358 ret = pci_enable_sriov(hdev->pdev, hdev->num_req_vfs);
1359 if (ret) {
1360 hdev->num_alloc_vfs = 0;
1361 dev_err(&pdev->dev, "SRIOV enable failed %d\n",
1362 ret);
1363 return ret;
1364 }
1365 }
1366 hdev->num_alloc_vfs = hdev->num_req_vfs;
1367#endif
1368
1369 for (i = 0; i < num_vport; i++) {
1370 vport->back = hdev;
1371 vport->vport_id = i;
1372
1373 if (i == 0)
1374 ret = hclge_vport_setup(vport, tqp_main_vport);
1375 else
1376 ret = hclge_vport_setup(vport, tqp_per_vport);
1377 if (ret) {
1378 dev_err(&pdev->dev,
1379 "vport setup failed for vport %d, %d\n",
1380 i, ret);
1381 return ret;
1382 }
1383
1384 vport++;
1385 }
1386
1387 return 0;
1388}
1389
acf61ecd
YL		 1390static int hclge_cmd_alloc_tx_buff(struct hclge_dev *hdev,
1391 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f
S		 1392{
1393/* TX buffer size is unit by 128 byte */
1394#define HCLGE_BUF_SIZE_UNIT_SHIFT 7
1395#define HCLGE_BUF_SIZE_UPDATE_EN_MSK BIT(15)
d44f9b63 1396 struct hclge_tx_buff_alloc_cmd *req;
46a3df9f
S		 1397 struct hclge_desc desc;
1398 int ret;
1399 u8 i;
1400
d44f9b63 1401 req = (struct hclge_tx_buff_alloc_cmd *)desc.data;
46a3df9f
S		 1402
1403 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_TX_BUFF_ALLOC, 0);
9ffe79a9 1404 for (i = 0; i < HCLGE_TC_NUM; i++) {
acf61ecd 1405 u32 buf_size = buf_alloc->priv_buf[i].tx_buf_size;
9ffe79a9 1406
46a3df9f
S		 1407 req->tx_pkt_buff[i] =
1408 cpu_to_le16((buf_size >> HCLGE_BUF_SIZE_UNIT_SHIFT) |
1409 HCLGE_BUF_SIZE_UPDATE_EN_MSK);
9ffe79a9 1410 }
46a3df9f
S		 1411
1412 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
1413 if (ret) {
1414 dev_err(&hdev->pdev->dev, "tx buffer alloc cmd failed %d.\n",
1415 ret);
1416 return ret;
1417 }
1418
1419 return 0;
1420}
1421
acf61ecd
YL		 1422static int hclge_tx_buffer_alloc(struct hclge_dev *hdev,
1423 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f 1424{
acf61ecd 1425 int ret = hclge_cmd_alloc_tx_buff(hdev, buf_alloc);
46a3df9f
S		 1426
1427 if (ret) {
1428 dev_err(&hdev->pdev->dev,
1429 "tx buffer alloc failed %d\n", ret);
1430 return ret;
1431 }
1432
1433 return 0;
1434}
1435
1436static int hclge_get_tc_num(struct hclge_dev *hdev)
1437{
1438 int i, cnt = 0;
1439
1440 for (i = 0; i < HCLGE_MAX_TC_NUM; i++)
1441 if (hdev->hw_tc_map & BIT(i))
1442 cnt++;
1443 return cnt;
1444}
1445
1446static int hclge_get_pfc_enalbe_num(struct hclge_dev *hdev)
1447{
1448 int i, cnt = 0;
1449
1450 for (i = 0; i < HCLGE_MAX_TC_NUM; i++)
1451 if (hdev->hw_tc_map & BIT(i) &&
1452 hdev->tm_info.hw_pfc_map & BIT(i))
1453 cnt++;
1454 return cnt;
1455}
1456
1457/* Get the number of pfc enabled TCs, which have private buffer */
acf61ecd
YL		 1458static int hclge_get_pfc_priv_num(struct hclge_dev *hdev,
1459 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f
S		 1460{
1461 struct hclge_priv_buf *priv;
1462 int i, cnt = 0;
1463
1464 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1465 priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1466 if ((hdev->tm_info.hw_pfc_map & BIT(i)) &&
1467 priv->enable)
1468 cnt++;
1469 }
1470
1471 return cnt;
1472}
1473
1474/* Get the number of pfc disabled TCs, which have private buffer */
acf61ecd
YL		 1475static int hclge_get_no_pfc_priv_num(struct hclge_dev *hdev,
1476 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f
S		 1477{
1478 struct hclge_priv_buf *priv;
1479 int i, cnt = 0;
1480
1481 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1482 priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1483 if (hdev->hw_tc_map & BIT(i) &&
1484 !(hdev->tm_info.hw_pfc_map & BIT(i)) &&
1485 priv->enable)
1486 cnt++;
1487 }
1488
1489 return cnt;
1490}
1491
acf61ecd 1492static u32 hclge_get_rx_priv_buff_alloced(struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f
S		 1493{
1494 struct hclge_priv_buf *priv;
1495 u32 rx_priv = 0;
1496 int i;
1497
1498 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1499 priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1500 if (priv->enable)
1501 rx_priv += priv->buf_size;
1502 }
1503 return rx_priv;
1504}
1505
acf61ecd 1506static u32 hclge_get_tx_buff_alloced(struct hclge_pkt_buf_alloc *buf_alloc)
9ffe79a9
YL		 1507{
1508 u32 i, total_tx_size = 0;
1509
1510 for (i = 0; i < HCLGE_MAX_TC_NUM; i++)
acf61ecd 1511 total_tx_size += buf_alloc->priv_buf[i].tx_buf_size;
9ffe79a9
YL		 1512
1513 return total_tx_size;
1514}
1515
acf61ecd
YL		 1516static bool hclge_is_rx_buf_ok(struct hclge_dev *hdev,
1517 struct hclge_pkt_buf_alloc *buf_alloc,
1518 u32 rx_all)
46a3df9f
S		 1519{
1520 u32 shared_buf_min, shared_buf_tc, shared_std;
1521 int tc_num, pfc_enable_num;
1522 u32 shared_buf;
1523 u32 rx_priv;
1524 int i;
1525
1526 tc_num = hclge_get_tc_num(hdev);
1527 pfc_enable_num = hclge_get_pfc_enalbe_num(hdev);
1528
d221df4e
YL		 1529 if (hnae3_dev_dcb_supported(hdev))
1530 shared_buf_min = 2 * hdev->mps + HCLGE_DEFAULT_DV;
1531 else
1532 shared_buf_min = 2 * hdev->mps + HCLGE_DEFAULT_NON_DCB_DV;
1533
46a3df9f
S		 1534 shared_buf_tc = pfc_enable_num * hdev->mps +
1535 (tc_num - pfc_enable_num) * hdev->mps / 2 +
1536 hdev->mps;
1537 shared_std = max_t(u32, shared_buf_min, shared_buf_tc);
1538
acf61ecd 1539 rx_priv = hclge_get_rx_priv_buff_alloced(buf_alloc);
46a3df9f
S		 1540 if (rx_all <= rx_priv + shared_std)
1541 return false;
1542
1543 shared_buf = rx_all - rx_priv;
acf61ecd
YL		 1544 buf_alloc->s_buf.buf_size = shared_buf;
1545 buf_alloc->s_buf.self.high = shared_buf;
1546 buf_alloc->s_buf.self.low = 2 * hdev->mps;
46a3df9f
S		 1547
1548 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
1549 if ((hdev->hw_tc_map & BIT(i)) &&
1550 (hdev->tm_info.hw_pfc_map & BIT(i))) {
acf61ecd
YL		 1551 buf_alloc->s_buf.tc_thrd[i].low = hdev->mps;
1552 buf_alloc->s_buf.tc_thrd[i].high = 2 * hdev->mps;
46a3df9f 1553 } else {
acf61ecd
YL		 1554 buf_alloc->s_buf.tc_thrd[i].low = 0;
1555 buf_alloc->s_buf.tc_thrd[i].high = hdev->mps;
46a3df9f
S		 1556 }
1557 }
1558
1559 return true;
1560}
1561
acf61ecd
YL		 1562static int hclge_tx_buffer_calc(struct hclge_dev *hdev,
1563 struct hclge_pkt_buf_alloc *buf_alloc)
9ffe79a9
YL		 1564{
1565 u32 i, total_size;
1566
1567 total_size = hdev->pkt_buf_size;
1568
1569 /* alloc tx buffer for all enabled tc */
1570 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1571 struct hclge_priv_buf *priv = &buf_alloc->priv_buf[i];
9ffe79a9
YL		 1572
1573 if (total_size < HCLGE_DEFAULT_TX_BUF)
1574 return -ENOMEM;
1575
1576 if (hdev->hw_tc_map & BIT(i))
1577 priv->tx_buf_size = HCLGE_DEFAULT_TX_BUF;
1578 else
1579 priv->tx_buf_size = 0;
1580
1581 total_size -= priv->tx_buf_size;
1582 }
1583
1584 return 0;
1585}
1586
46a3df9f
S		 1587/* hclge_rx_buffer_calc: calculate the rx private buffer size for all TCs
1588 * @hdev: pointer to struct hclge_dev
acf61ecd 1589 * @buf_alloc: pointer to buffer calculation data
46a3df9f
S		 1590 * @return: 0: calculate sucessful, negative: fail
1591 */
1db9b1bf
YL		 1592static int hclge_rx_buffer_calc(struct hclge_dev *hdev,
1593 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f 1594{
9ffe79a9 1595 u32 rx_all = hdev->pkt_buf_size;
46a3df9f
S		 1596 int no_pfc_priv_num, pfc_priv_num;
1597 struct hclge_priv_buf *priv;
1598 int i;
1599
acf61ecd 1600 rx_all -= hclge_get_tx_buff_alloced(buf_alloc);
9ffe79a9 1601
d602a525
YL		 1602 /* When DCB is not supported, rx private
1603 * buffer is not allocated.
1604 */
1605 if (!hnae3_dev_dcb_supported(hdev)) {
acf61ecd 1606 if (!hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all))
d602a525
YL		 1607 return -ENOMEM;
1608
1609 return 0;
1610 }
1611
46a3df9f
S		 1612 /* step 1, try to alloc private buffer for all enabled tc */
1613 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1614 priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1615 if (hdev->hw_tc_map & BIT(i)) {
1616 priv->enable = 1;
1617 if (hdev->tm_info.hw_pfc_map & BIT(i)) {
1618 priv->wl.low = hdev->mps;
1619 priv->wl.high = priv->wl.low + hdev->mps;
1620 priv->buf_size = priv->wl.high +
1621 HCLGE_DEFAULT_DV;
1622 } else {
1623 priv->wl.low = 0;
1624 priv->wl.high = 2 * hdev->mps;
1625 priv->buf_size = priv->wl.high;
1626 }
bb1fe9ea
YL		 1627 } else {
1628 priv->enable = 0;
1629 priv->wl.low = 0;
1630 priv->wl.high = 0;
1631 priv->buf_size = 0;
46a3df9f
S		 1632 }
1633 }
1634
acf61ecd 1635 if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all))
46a3df9f
S		 1636 return 0;
1637
1638 /* step 2, try to decrease the buffer size of
1639 * no pfc TC's private buffer
1640 */
1641 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1642 priv = &buf_alloc->priv_buf[i];
46a3df9f 1643
bb1fe9ea
YL		 1644 priv->enable = 0;
1645 priv->wl.low = 0;
1646 priv->wl.high = 0;
1647 priv->buf_size = 0;
1648
1649 if (!(hdev->hw_tc_map & BIT(i)))
1650 continue;
1651
1652 priv->enable = 1;
46a3df9f
S		 1653
1654 if (hdev->tm_info.hw_pfc_map & BIT(i)) {
1655 priv->wl.low = 128;
1656 priv->wl.high = priv->wl.low + hdev->mps;
1657 priv->buf_size = priv->wl.high + HCLGE_DEFAULT_DV;
1658 } else {
1659 priv->wl.low = 0;
1660 priv->wl.high = hdev->mps;
1661 priv->buf_size = priv->wl.high;
1662 }
1663 }
1664
acf61ecd 1665 if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all))
46a3df9f
S		 1666 return 0;
1667
1668 /* step 3, try to reduce the number of pfc disabled TCs,
1669 * which have private buffer
1670 */
1671 /* get the total no pfc enable TC number, which have private buffer */
acf61ecd 1672 no_pfc_priv_num = hclge_get_no_pfc_priv_num(hdev, buf_alloc);
46a3df9f
S		 1673
1674 /* let the last to be cleared first */
1675 for (i = HCLGE_MAX_TC_NUM - 1; i >= 0; i--) {
acf61ecd 1676 priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1677
1678 if (hdev->hw_tc_map & BIT(i) &&
1679 !(hdev->tm_info.hw_pfc_map & BIT(i))) {
1680 /* Clear the no pfc TC private buffer */
1681 priv->wl.low = 0;
1682 priv->wl.high = 0;
1683 priv->buf_size = 0;
1684 priv->enable = 0;
1685 no_pfc_priv_num--;
1686 }
1687
acf61ecd 1688 if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all) ||
46a3df9f
S		 1689 no_pfc_priv_num == 0)
1690 break;
1691 }
1692
acf61ecd 1693 if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all))
46a3df9f
S		 1694 return 0;
1695
1696 /* step 4, try to reduce the number of pfc enabled TCs
1697 * which have private buffer.
1698 */
acf61ecd 1699 pfc_priv_num = hclge_get_pfc_priv_num(hdev, buf_alloc);
46a3df9f
S		 1700
1701 /* let the last to be cleared first */
1702 for (i = HCLGE_MAX_TC_NUM - 1; i >= 0; i--) {
acf61ecd 1703 priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1704
1705 if (hdev->hw_tc_map & BIT(i) &&
1706 hdev->tm_info.hw_pfc_map & BIT(i)) {
1707 /* Reduce the number of pfc TC with private buffer */
1708 priv->wl.low = 0;
1709 priv->enable = 0;
1710 priv->wl.high = 0;
1711 priv->buf_size = 0;
1712 pfc_priv_num--;
1713 }
1714
acf61ecd 1715 if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all) ||
46a3df9f
S		 1716 pfc_priv_num == 0)
1717 break;
1718 }
acf61ecd 1719 if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all))
46a3df9f
S		 1720 return 0;
1721
1722 return -ENOMEM;
1723}
1724
acf61ecd
YL		 1725static int hclge_rx_priv_buf_alloc(struct hclge_dev *hdev,
1726 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f 1727{
d44f9b63 1728 struct hclge_rx_priv_buff_cmd *req;
46a3df9f
S		 1729 struct hclge_desc desc;
1730 int ret;
1731 int i;
1732
1733 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RX_PRIV_BUFF_ALLOC, false);
d44f9b63 1734 req = (struct hclge_rx_priv_buff_cmd *)desc.data;
46a3df9f
S		 1735
1736 /* Alloc private buffer TCs */
1737 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
acf61ecd 1738 struct hclge_priv_buf *priv = &buf_alloc->priv_buf[i];
46a3df9f
S		 1739
1740 req->buf_num[i] =
1741 cpu_to_le16(priv->buf_size >> HCLGE_BUF_UNIT_S);
1742 req->buf_num[i] |=
5bca3b94 1743 cpu_to_le16(1 << HCLGE_TC0_PRI_BUF_EN_B);
46a3df9f
S		 1744 }
1745
b8c8bf47 1746 req->shared_buf =
acf61ecd 1747 cpu_to_le16((buf_alloc->s_buf.buf_size >> HCLGE_BUF_UNIT_S) |
b8c8bf47
YL		 1748 (1 << HCLGE_TC0_PRI_BUF_EN_B));
1749
46a3df9f
S		 1750 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
1751 if (ret) {
1752 dev_err(&hdev->pdev->dev,
1753 "rx private buffer alloc cmd failed %d\n", ret);
1754 return ret;
1755 }
1756
1757 return 0;
1758}
1759
1760#define HCLGE_PRIV_ENABLE(a) ((a) > 0 ? 1 : 0)
1761
acf61ecd
YL		 1762static int hclge_rx_priv_wl_config(struct hclge_dev *hdev,
1763 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f
S		 1764{
1765 struct hclge_rx_priv_wl_buf *req;
1766 struct hclge_priv_buf *priv;
1767 struct hclge_desc desc[2];
1768 int i, j;
1769 int ret;
1770
1771 for (i = 0; i < 2; i++) {
1772 hclge_cmd_setup_basic_desc(&desc[i], HCLGE_OPC_RX_PRIV_WL_ALLOC,
1773 false);
1774 req = (struct hclge_rx_priv_wl_buf *)desc[i].data;
1775
1776 /* The first descriptor set the NEXT bit to 1 */
1777 if (i == 0)
1778 desc[i].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
1779 else
1780 desc[i].flag &= ~cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
1781
1782 for (j = 0; j < HCLGE_TC_NUM_ONE_DESC; j++) {
acf61ecd
YL		 1783 u32 idx = i * HCLGE_TC_NUM_ONE_DESC + j;
1784
1785 priv = &buf_alloc->priv_buf[idx];
46a3df9f
S		 1786 req->tc_wl[j].high =
1787 cpu_to_le16(priv->wl.high >> HCLGE_BUF_UNIT_S);
1788 req->tc_wl[j].high |=
1789 cpu_to_le16(HCLGE_PRIV_ENABLE(priv->wl.high) <<
1790 HCLGE_RX_PRIV_EN_B);
1791 req->tc_wl[j].low =
1792 cpu_to_le16(priv->wl.low >> HCLGE_BUF_UNIT_S);
1793 req->tc_wl[j].low |=
1794 cpu_to_le16(HCLGE_PRIV_ENABLE(priv->wl.low) <<
1795 HCLGE_RX_PRIV_EN_B);
1796 }
1797 }
1798
1799 /* Send 2 descriptor at one time */
1800 ret = hclge_cmd_send(&hdev->hw, desc, 2);
1801 if (ret) {
1802 dev_err(&hdev->pdev->dev,
1803 "rx private waterline config cmd failed %d\n",
1804 ret);
1805 return ret;
1806 }
1807 return 0;
1808}
1809
acf61ecd
YL		 1810static int hclge_common_thrd_config(struct hclge_dev *hdev,
1811 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f 1812{
acf61ecd 1813 struct hclge_shared_buf *s_buf = &buf_alloc->s_buf;
46a3df9f
S		 1814 struct hclge_rx_com_thrd *req;
1815 struct hclge_desc desc[2];
1816 struct hclge_tc_thrd *tc;
1817 int i, j;
1818 int ret;
1819
1820 for (i = 0; i < 2; i++) {
1821 hclge_cmd_setup_basic_desc(&desc[i],
1822 HCLGE_OPC_RX_COM_THRD_ALLOC, false);
1823 req = (struct hclge_rx_com_thrd *)&desc[i].data;
1824
1825 /* The first descriptor set the NEXT bit to 1 */
1826 if (i == 0)
1827 desc[i].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
1828 else
1829 desc[i].flag &= ~cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
1830
1831 for (j = 0; j < HCLGE_TC_NUM_ONE_DESC; j++) {
1832 tc = &s_buf->tc_thrd[i * HCLGE_TC_NUM_ONE_DESC + j];
1833
1834 req->com_thrd[j].high =
1835 cpu_to_le16(tc->high >> HCLGE_BUF_UNIT_S);
1836 req->com_thrd[j].high |=
1837 cpu_to_le16(HCLGE_PRIV_ENABLE(tc->high) <<
1838 HCLGE_RX_PRIV_EN_B);
1839 req->com_thrd[j].low =
1840 cpu_to_le16(tc->low >> HCLGE_BUF_UNIT_S);
1841 req->com_thrd[j].low |=
1842 cpu_to_le16(HCLGE_PRIV_ENABLE(tc->low) <<
1843 HCLGE_RX_PRIV_EN_B);
1844 }
1845 }
1846
1847 /* Send 2 descriptors at one time */
1848 ret = hclge_cmd_send(&hdev->hw, desc, 2);
1849 if (ret) {
1850 dev_err(&hdev->pdev->dev,
1851 "common threshold config cmd failed %d\n", ret);
1852 return ret;
1853 }
1854 return 0;
1855}
1856
acf61ecd
YL		 1857static int hclge_common_wl_config(struct hclge_dev *hdev,
1858 struct hclge_pkt_buf_alloc *buf_alloc)
46a3df9f 1859{
acf61ecd 1860 struct hclge_shared_buf *buf = &buf_alloc->s_buf;
46a3df9f
S		 1861 struct hclge_rx_com_wl *req;
1862 struct hclge_desc desc;
1863 int ret;
1864
1865 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RX_COM_WL_ALLOC, false);
1866
1867 req = (struct hclge_rx_com_wl *)desc.data;
1868 req->com_wl.high = cpu_to_le16(buf->self.high >> HCLGE_BUF_UNIT_S);
1869 req->com_wl.high |=
1870 cpu_to_le16(HCLGE_PRIV_ENABLE(buf->self.high) <<
1871 HCLGE_RX_PRIV_EN_B);
1872
1873 req->com_wl.low = cpu_to_le16(buf->self.low >> HCLGE_BUF_UNIT_S);
1874 req->com_wl.low |=
1875 cpu_to_le16(HCLGE_PRIV_ENABLE(buf->self.low) <<
1876 HCLGE_RX_PRIV_EN_B);
1877
1878 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
1879 if (ret) {
1880 dev_err(&hdev->pdev->dev,
1881 "common waterline config cmd failed %d\n", ret);
1882 return ret;
1883 }
1884
1885 return 0;
1886}
1887
1888int hclge_buffer_alloc(struct hclge_dev *hdev)
1889{
acf61ecd 1890 struct hclge_pkt_buf_alloc *pkt_buf;
46a3df9f
S		 1891 int ret;
1892
acf61ecd
YL		 1893 pkt_buf = kzalloc(sizeof(*pkt_buf), GFP_KERNEL);
1894 if (!pkt_buf)
46a3df9f
S		 1895 return -ENOMEM;
1896
acf61ecd 1897 ret = hclge_tx_buffer_calc(hdev, pkt_buf);
9ffe79a9
YL		 1898 if (ret) {
1899 dev_err(&hdev->pdev->dev,
1900 "could not calc tx buffer size for all TCs %d\n", ret);
acf61ecd 1901 goto out;
9ffe79a9
YL		 1902 }
1903
acf61ecd 1904 ret = hclge_tx_buffer_alloc(hdev, pkt_buf);
46a3df9f
S		 1905 if (ret) {
1906 dev_err(&hdev->pdev->dev,
1907 "could not alloc tx buffers %d\n", ret);
acf61ecd 1908 goto out;
46a3df9f
S		 1909 }
1910
acf61ecd 1911 ret = hclge_rx_buffer_calc(hdev, pkt_buf);
46a3df9f
S		 1912 if (ret) {
1913 dev_err(&hdev->pdev->dev,
1914 "could not calc rx priv buffer size for all TCs %d\n",
1915 ret);
acf61ecd 1916 goto out;
46a3df9f
S		 1917 }
1918
acf61ecd 1919 ret = hclge_rx_priv_buf_alloc(hdev, pkt_buf);
46a3df9f
S		 1920 if (ret) {
1921 dev_err(&hdev->pdev->dev, "could not alloc rx priv buffer %d\n",
1922 ret);
acf61ecd 1923 goto out;
46a3df9f
S		 1924 }
1925
2daf4a65 1926 if (hnae3_dev_dcb_supported(hdev)) {
acf61ecd 1927 ret = hclge_rx_priv_wl_config(hdev, pkt_buf);
2daf4a65
YL		 1928 if (ret) {
1929 dev_err(&hdev->pdev->dev,
1930 "could not configure rx private waterline %d\n",
1931 ret);
acf61ecd 1932 goto out;
2daf4a65 1933 }
46a3df9f 1934
acf61ecd 1935 ret = hclge_common_thrd_config(hdev, pkt_buf);
2daf4a65
YL		 1936 if (ret) {
1937 dev_err(&hdev->pdev->dev,
1938 "could not configure common threshold %d\n",
1939 ret);
acf61ecd 1940 goto out;
2daf4a65 1941 }
46a3df9f
S		 1942 }
1943
acf61ecd
YL		 1944 ret = hclge_common_wl_config(hdev, pkt_buf);
1945 if (ret)
46a3df9f
S		 1946 dev_err(&hdev->pdev->dev,
1947 "could not configure common waterline %d\n", ret);
46a3df9f 1948
acf61ecd
YL		 1949out:
1950 kfree(pkt_buf);
1951 return ret;
46a3df9f
S		 1952}
1953
1954static int hclge_init_roce_base_info(struct hclge_vport *vport)
1955{
1956 struct hnae3_handle *roce = &vport->roce;
1957 struct hnae3_handle *nic = &vport->nic;
1958
887c3820 1959 roce->rinfo.num_vectors = vport->back->num_roce_msi;
46a3df9f
S		 1960
1961 if (vport->back->num_msi_left < vport->roce.rinfo.num_vectors ||
1962 vport->back->num_msi_left == 0)
1963 return -EINVAL;
1964
1965 roce->rinfo.base_vector = vport->back->roce_base_vector;
1966
1967 roce->rinfo.netdev = nic->kinfo.netdev;
1968 roce->rinfo.roce_io_base = vport->back->hw.io_base;
1969
1970 roce->pdev = nic->pdev;
1971 roce->ae_algo = nic->ae_algo;
1972 roce->numa_node_mask = nic->numa_node_mask;
1973
1974 return 0;
1975}
1976
887c3820 1977static int hclge_init_msi(struct hclge_dev *hdev)
46a3df9f
S		 1978{
1979 struct pci_dev *pdev = hdev->pdev;
887c3820
SM		 1980 int vectors;
1981 int i;
46a3df9f 1982
887c3820
SM		 1983 vectors = pci_alloc_irq_vectors(pdev, 1, hdev->num_msi,
1984 PCI_IRQ_MSI | PCI_IRQ_MSIX);
1985 if (vectors < 0) {
1986 dev_err(&pdev->dev,
1987 "failed(%d) to allocate MSI/MSI-X vectors\n",
1988 vectors);
1989 return vectors;
46a3df9f 1990 }
887c3820
SM		 1991 if (vectors < hdev->num_msi)
1992 dev_warn(&hdev->pdev->dev,
1993 "requested %d MSI/MSI-X, but allocated %d MSI/MSI-X\n",
1994 hdev->num_msi, vectors);
46a3df9f 1995
887c3820
SM		 1996 hdev->num_msi = vectors;
1997 hdev->num_msi_left = vectors;
1998 hdev->base_msi_vector = pdev->irq;
46a3df9f
S		 1999 hdev->roce_base_vector = hdev->base_msi_vector +
2000 HCLGE_ROCE_VECTOR_OFFSET;
2001
46a3df9f
S		 2002 hdev->vector_status = devm_kcalloc(&pdev->dev, hdev->num_msi,
2003 sizeof(u16), GFP_KERNEL);
887c3820
SM		 2004 if (!hdev->vector_status) {
2005 pci_free_irq_vectors(pdev);
46a3df9f 2006 return -ENOMEM;
887c3820 2007 }
46a3df9f
S		 2008
2009 for (i = 0; i < hdev->num_msi; i++)
2010 hdev->vector_status[i] = HCLGE_INVALID_VPORT;
2011
887c3820
SM		 2012 hdev->vector_irq = devm_kcalloc(&pdev->dev, hdev->num_msi,
2013 sizeof(int), GFP_KERNEL);
2014 if (!hdev->vector_irq) {
2015 pci_free_irq_vectors(pdev);
2016 return -ENOMEM;
46a3df9f 2017 }
46a3df9f
S		 2018
2019 return 0;
2020}
2021
2022static void hclge_check_speed_dup(struct hclge_dev *hdev, int duplex, int speed)
2023{
2024 struct hclge_mac *mac = &hdev->hw.mac;
2025
2026 if ((speed == HCLGE_MAC_SPEED_10M) || (speed == HCLGE_MAC_SPEED_100M))
2027 mac->duplex = (u8)duplex;
2028 else
2029 mac->duplex = HCLGE_MAC_FULL;
2030
2031 mac->speed = speed;
2032}
2033
2034int hclge_cfg_mac_speed_dup(struct hclge_dev *hdev, int speed, u8 duplex)
2035{
d44f9b63 2036 struct hclge_config_mac_speed_dup_cmd *req;
46a3df9f
S		 2037 struct hclge_desc desc;
2038 int ret;
2039
d44f9b63 2040 req = (struct hclge_config_mac_speed_dup_cmd *)desc.data;
46a3df9f
S		 2041
2042 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_SPEED_DUP, false);
2043
2044 hnae_set_bit(req->speed_dup, HCLGE_CFG_DUPLEX_B, !!duplex);
2045
2046 switch (speed) {
2047 case HCLGE_MAC_SPEED_10M:
2048 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2049 HCLGE_CFG_SPEED_S, 6);
2050 break;
2051 case HCLGE_MAC_SPEED_100M:
2052 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2053 HCLGE_CFG_SPEED_S, 7);
2054 break;
2055 case HCLGE_MAC_SPEED_1G:
2056 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2057 HCLGE_CFG_SPEED_S, 0);
2058 break;
2059 case HCLGE_MAC_SPEED_10G:
2060 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2061 HCLGE_CFG_SPEED_S, 1);
2062 break;
2063 case HCLGE_MAC_SPEED_25G:
2064 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2065 HCLGE_CFG_SPEED_S, 2);
2066 break;
2067 case HCLGE_MAC_SPEED_40G:
2068 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2069 HCLGE_CFG_SPEED_S, 3);
2070 break;
2071 case HCLGE_MAC_SPEED_50G:
2072 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2073 HCLGE_CFG_SPEED_S, 4);
2074 break;
2075 case HCLGE_MAC_SPEED_100G:
2076 hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M,
2077 HCLGE_CFG_SPEED_S, 5);
2078 break;
2079 default:
d7629e74 2080 dev_err(&hdev->pdev->dev, "invalid speed (%d)\n", speed);
46a3df9f
S		 2081 return -EINVAL;
2082 }
2083
2084 hnae_set_bit(req->mac_change_fec_en, HCLGE_CFG_MAC_SPEED_CHANGE_EN_B,
2085 1);
2086
2087 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2088 if (ret) {
2089 dev_err(&hdev->pdev->dev,
2090 "mac speed/duplex config cmd failed %d.\n", ret);
2091 return ret;
2092 }
2093
2094 hclge_check_speed_dup(hdev, duplex, speed);
2095
2096 return 0;
2097}
2098
2099static int hclge_cfg_mac_speed_dup_h(struct hnae3_handle *handle, int speed,
2100 u8 duplex)
2101{
2102 struct hclge_vport *vport = hclge_get_vport(handle);
2103 struct hclge_dev *hdev = vport->back;
2104
2105 return hclge_cfg_mac_speed_dup(hdev, speed, duplex);
2106}
2107
2108static int hclge_query_mac_an_speed_dup(struct hclge_dev *hdev, int *speed,
2109 u8 *duplex)
2110{
d44f9b63 2111 struct hclge_query_an_speed_dup_cmd *req;
46a3df9f
S		 2112 struct hclge_desc desc;
2113 int speed_tmp;
2114 int ret;
2115
d44f9b63 2116 req = (struct hclge_query_an_speed_dup_cmd *)desc.data;
46a3df9f
S		 2117
2118 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_AN_RESULT, true);
2119 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2120 if (ret) {
2121 dev_err(&hdev->pdev->dev,
2122 "mac speed/autoneg/duplex query cmd failed %d\n",
2123 ret);
2124 return ret;
2125 }
2126
2127 *duplex = hnae_get_bit(req->an_syn_dup_speed, HCLGE_QUERY_DUPLEX_B);
2128 speed_tmp = hnae_get_field(req->an_syn_dup_speed, HCLGE_QUERY_SPEED_M,
2129 HCLGE_QUERY_SPEED_S);
2130
2131 ret = hclge_parse_speed(speed_tmp, speed);
2132 if (ret) {
2133 dev_err(&hdev->pdev->dev,
2134 "could not parse speed(=%d), %d\n", speed_tmp, ret);
2135 return -EIO;
2136 }
2137
2138 return 0;
2139}
2140
46a3df9f
S		 2141static int hclge_set_autoneg_en(struct hclge_dev *hdev, bool enable)
2142{
d44f9b63 2143 struct hclge_config_auto_neg_cmd *req;
46a3df9f 2144 struct hclge_desc desc;
a90bb9a5 2145 u32 flag = 0;
46a3df9f
S		 2146 int ret;
2147
2148 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_AN_MODE, false);
2149
d44f9b63 2150 req = (struct hclge_config_auto_neg_cmd *)desc.data;
a90bb9a5
YL		 2151 hnae_set_bit(flag, HCLGE_MAC_CFG_AN_EN_B, !!enable);
2152 req->cfg_an_cmd_flag = cpu_to_le32(flag);
46a3df9f
S		 2153
2154 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2155 if (ret) {
2156 dev_err(&hdev->pdev->dev, "auto neg set cmd failed %d.\n",
2157 ret);
2158 return ret;
2159 }
2160
2161 return 0;
2162}
2163
2164static int hclge_set_autoneg(struct hnae3_handle *handle, bool enable)
2165{
2166 struct hclge_vport *vport = hclge_get_vport(handle);
2167 struct hclge_dev *hdev = vport->back;
2168
2169 return hclge_set_autoneg_en(hdev, enable);
2170}
2171
2172static int hclge_get_autoneg(struct hnae3_handle *handle)
2173{
2174 struct hclge_vport *vport = hclge_get_vport(handle);
2175 struct hclge_dev *hdev = vport->back;
9ff804ee
FL		 2176 struct phy_device *phydev = hdev->hw.mac.phydev;
2177
2178 if (phydev)
2179 return phydev->autoneg;
46a3df9f
S		 2180
2181 return hdev->hw.mac.autoneg;
2182}
2183
6f712727
PL		 2184static int hclge_set_default_mac_vlan_mask(struct hclge_dev *hdev,
2185 bool mask_vlan,
2186 u8 *mac_mask)
2187{
2188 struct hclge_mac_vlan_mask_entry_cmd *req;
2189 struct hclge_desc desc;
2190 int status;
2191
2192 req = (struct hclge_mac_vlan_mask_entry_cmd *)desc.data;
2193 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MAC_VLAN_MASK_SET, false);
2194
2195 hnae_set_bit(req->vlan_mask, HCLGE_VLAN_MASK_EN_B,
2196 mask_vlan ? 1 : 0);
2197 ether_addr_copy(req->mac_mask, mac_mask);
2198
2199 status = hclge_cmd_send(&hdev->hw, &desc, 1);
2200 if (status)
2201 dev_err(&hdev->pdev->dev,
2202 "Config mac_vlan_mask failed for cmd_send, ret =%d\n",
2203 status);
2204
2205 return status;
2206}
2207
46a3df9f
S		 2208static int hclge_mac_init(struct hclge_dev *hdev)
2209{
2210 struct hclge_mac *mac = &hdev->hw.mac;
6f712727 2211 u8 mac_mask[ETH_ALEN] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
46a3df9f
S		 2212 int ret;
2213
2214 ret = hclge_cfg_mac_speed_dup(hdev, hdev->hw.mac.speed, HCLGE_MAC_FULL);
2215 if (ret) {
2216 dev_err(&hdev->pdev->dev,
2217 "Config mac speed dup fail ret=%d\n", ret);
2218 return ret;
2219 }
2220
2221 mac->link = 0;
2222
46a3df9f
S		 2223 /* Initialize the MTA table work mode */
2224 hdev->accept_mta_mc = true;
2225 hdev->enable_mta = true;
2226 hdev->mta_mac_sel_type = HCLGE_MAC_ADDR_47_36;
2227
2228 ret = hclge_set_mta_filter_mode(hdev,
2229 hdev->mta_mac_sel_type,
2230 hdev->enable_mta);
2231 if (ret) {
2232 dev_err(&hdev->pdev->dev, "set mta filter mode failed %d\n",
2233 ret);
2234 return ret;
2235 }
2236
6f712727
PL		 2237 ret = hclge_cfg_func_mta_filter(hdev, 0, hdev->accept_mta_mc);
2238 if (ret) {
2239 dev_err(&hdev->pdev->dev,
2240 "set mta filter mode fail ret=%d\n", ret);
2241 return ret;
2242 }
2243
2244 ret = hclge_set_default_mac_vlan_mask(hdev, true, mac_mask);
2245 if (ret)
2246 dev_err(&hdev->pdev->dev,
2247 "set default mac_vlan_mask fail ret=%d\n", ret);
2248
2249 return ret;
46a3df9f
S		 2250}
2251
22fd3468
SM		 2252static void hclge_mbx_task_schedule(struct hclge_dev *hdev)
2253{
2254 if (!test_and_set_bit(HCLGE_STATE_MBX_SERVICE_SCHED, &hdev->state))
2255 schedule_work(&hdev->mbx_service_task);
2256}
2257
ed4a1bb8
SM		 2258static void hclge_reset_task_schedule(struct hclge_dev *hdev)
2259{
2260 if (!test_and_set_bit(HCLGE_STATE_RST_SERVICE_SCHED, &hdev->state))
2261 schedule_work(&hdev->rst_service_task);
2262}
2263
46a3df9f
S		 2264static void hclge_task_schedule(struct hclge_dev *hdev)
2265{
2266 if (!test_bit(HCLGE_STATE_DOWN, &hdev->state) &&
2267 !test_bit(HCLGE_STATE_REMOVING, &hdev->state) &&
2268 !test_and_set_bit(HCLGE_STATE_SERVICE_SCHED, &hdev->state))
2269 (void)schedule_work(&hdev->service_task);
2270}
2271
2272static int hclge_get_mac_link_status(struct hclge_dev *hdev)
2273{
d44f9b63 2274 struct hclge_link_status_cmd *req;
46a3df9f
S		 2275 struct hclge_desc desc;
2276 int link_status;
2277 int ret;
2278
2279 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_LINK_STATUS, true);
2280 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2281 if (ret) {
2282 dev_err(&hdev->pdev->dev, "get link status cmd failed %d\n",
2283 ret);
2284 return ret;
2285 }
2286
d44f9b63 2287 req = (struct hclge_link_status_cmd *)desc.data;
46a3df9f
S		 2288 link_status = req->status & HCLGE_LINK_STATUS;
2289
2290 return !!link_status;
2291}
2292
2293static int hclge_get_mac_phy_link(struct hclge_dev *hdev)
2294{
2295 int mac_state;
2296 int link_stat;
2297
2298 mac_state = hclge_get_mac_link_status(hdev);
2299
2300 if (hdev->hw.mac.phydev) {
2301 if (!genphy_read_status(hdev->hw.mac.phydev))
2302 link_stat = mac_state &
2303 hdev->hw.mac.phydev->link;
2304 else
2305 link_stat = 0;
2306
2307 } else {
2308 link_stat = mac_state;
2309 }
2310
2311 return !!link_stat;
2312}
2313
2314static void hclge_update_link_status(struct hclge_dev *hdev)
2315{
2316 struct hnae3_client *client = hdev->nic_client;
2317 struct hnae3_handle *handle;
2318 int state;
2319 int i;
2320
2321 if (!client)
2322 return;
2323 state = hclge_get_mac_phy_link(hdev);
2324 if (state != hdev->hw.mac.link) {
2325 for (i = 0; i < hdev->num_vmdq_vport + 1; i++) {
2326 handle = &hdev->vport[i].nic;
2327 client->ops->link_status_change(handle, state);
2328 }
2329 hdev->hw.mac.link = state;
2330 }
2331}
2332
2333static int hclge_update_speed_duplex(struct hclge_dev *hdev)
2334{
2335 struct hclge_mac mac = hdev->hw.mac;
2336 u8 duplex;
2337 int speed;
2338 int ret;
2339
2340 /* get the speed and duplex as autoneg'result from mac cmd when phy
2341 * doesn't exit.
2342 */
c040366b 2343 if (mac.phydev || !mac.autoneg)
46a3df9f
S		 2344 return 0;
2345
2346 ret = hclge_query_mac_an_speed_dup(hdev, &speed, &duplex);
2347 if (ret) {
2348 dev_err(&hdev->pdev->dev,
2349 "mac autoneg/speed/duplex query failed %d\n", ret);
2350 return ret;
2351 }
2352
2353 if ((mac.speed != speed) || (mac.duplex != duplex)) {
2354 ret = hclge_cfg_mac_speed_dup(hdev, speed, duplex);
2355 if (ret) {
2356 dev_err(&hdev->pdev->dev,
2357 "mac speed/duplex config failed %d\n", ret);
2358 return ret;
2359 }
2360 }
2361
2362 return 0;
2363}
2364
2365static int hclge_update_speed_duplex_h(struct hnae3_handle *handle)
2366{
2367 struct hclge_vport *vport = hclge_get_vport(handle);
2368 struct hclge_dev *hdev = vport->back;
2369
2370 return hclge_update_speed_duplex(hdev);
2371}
2372
2373static int hclge_get_status(struct hnae3_handle *handle)
2374{
2375 struct hclge_vport *vport = hclge_get_vport(handle);
2376 struct hclge_dev *hdev = vport->back;
2377
2378 hclge_update_link_status(hdev);
2379
2380 return hdev->hw.mac.link;
2381}
2382
d039ef68 2383static void hclge_service_timer(struct timer_list *t)
46a3df9f 2384{
d039ef68 2385 struct hclge_dev *hdev = from_timer(hdev, t, service_timer);
46a3df9f 2386
d039ef68 2387 mod_timer(&hdev->service_timer, jiffies + HZ);
7a5d2a39 2388 hdev->hw_stats.stats_timer++;
46a3df9f
S		 2389 hclge_task_schedule(hdev);
2390}
2391
2392static void hclge_service_complete(struct hclge_dev *hdev)
2393{
2394 WARN_ON(!test_bit(HCLGE_STATE_SERVICE_SCHED, &hdev->state));
2395
2396 /* Flush memory before next watchdog */
2397 smp_mb__before_atomic();
2398 clear_bit(HCLGE_STATE_SERVICE_SCHED, &hdev->state);
2399}
2400
202f2014
SM		 2401static u32 hclge_check_event_cause(struct hclge_dev *hdev, u32 *clearval)
2402{
2403 u32 rst_src_reg;
22fd3468 2404 u32 cmdq_src_reg;
202f2014
SM		 2405
2406 /* fetch the events from their corresponding regs */
2407 rst_src_reg = hclge_read_dev(&hdev->hw, HCLGE_MISC_RESET_STS_REG);
22fd3468
SM		 2408 cmdq_src_reg = hclge_read_dev(&hdev->hw, HCLGE_VECTOR0_CMDQ_SRC_REG);
2409
2410 /* Assumption: If by any chance reset and mailbox events are reported
2411 * together then we will only process reset event in this go and will
2412 * defer the processing of the mailbox events. Since, we would have not
2413 * cleared RX CMDQ event this time we would receive again another
2414 * interrupt from H/W just for the mailbox.
2415 */
202f2014
SM		 2416
2417 /* check for vector0 reset event sources */
2418 if (BIT(HCLGE_VECTOR0_GLOBALRESET_INT_B) & rst_src_reg) {
2419 set_bit(HNAE3_GLOBAL_RESET, &hdev->reset_pending);
2420 *clearval = BIT(HCLGE_VECTOR0_GLOBALRESET_INT_B);
2421 return HCLGE_VECTOR0_EVENT_RST;
2422 }
2423
2424 if (BIT(HCLGE_VECTOR0_CORERESET_INT_B) & rst_src_reg) {
2425 set_bit(HNAE3_CORE_RESET, &hdev->reset_pending);
2426 *clearval = BIT(HCLGE_VECTOR0_CORERESET_INT_B);
2427 return HCLGE_VECTOR0_EVENT_RST;
2428 }
2429
2430 if (BIT(HCLGE_VECTOR0_IMPRESET_INT_B) & rst_src_reg) {
2431 set_bit(HNAE3_IMP_RESET, &hdev->reset_pending);
2432 *clearval = BIT(HCLGE_VECTOR0_IMPRESET_INT_B);
2433 return HCLGE_VECTOR0_EVENT_RST;
2434 }
2435
22fd3468
SM		 2436 /* check for vector0 mailbox(=CMDQ RX) event source */
2437 if (BIT(HCLGE_VECTOR0_RX_CMDQ_INT_B) & cmdq_src_reg) {
2438 cmdq_src_reg &= ~BIT(HCLGE_VECTOR0_RX_CMDQ_INT_B);
2439 *clearval = cmdq_src_reg;
2440 return HCLGE_VECTOR0_EVENT_MBX;
2441 }
202f2014
SM		 2442
2443 return HCLGE_VECTOR0_EVENT_OTHER;
2444}
2445
2446static void hclge_clear_event_cause(struct hclge_dev *hdev, u32 event_type,
2447 u32 regclr)
2448{
22fd3468
SM		 2449 switch (event_type) {
2450 case HCLGE_VECTOR0_EVENT_RST:
202f2014 2451 hclge_write_dev(&hdev->hw, HCLGE_MISC_RESET_STS_REG, regclr);
22fd3468
SM		 2452 break;
2453 case HCLGE_VECTOR0_EVENT_MBX:
2454 hclge_write_dev(&hdev->hw, HCLGE_VECTOR0_CMDQ_SRC_REG, regclr);
2455 break;
2456 }
202f2014
SM		 2457}
2458
466b0c00
L		 2459static void hclge_enable_vector(struct hclge_misc_vector *vector, bool enable)
2460{
2461 writel(enable ? 1 : 0, vector->addr);
2462}
2463
2464static irqreturn_t hclge_misc_irq_handle(int irq, void *data)
2465{
2466 struct hclge_dev *hdev = data;
202f2014
SM		 2467 u32 event_cause;
2468 u32 clearval;
466b0c00
L		 2469
2470 hclge_enable_vector(&hdev->misc_vector, false);
202f2014
SM		 2471 event_cause = hclge_check_event_cause(hdev, &clearval);
2472
22fd3468 2473 /* vector 0 interrupt is shared with reset and mailbox source events.*/
202f2014
SM		 2474 switch (event_cause) {
2475 case HCLGE_VECTOR0_EVENT_RST:
ed4a1bb8 2476 hclge_reset_task_schedule(hdev);
202f2014 2477 break;
22fd3468
SM		 2478 case HCLGE_VECTOR0_EVENT_MBX:
2479 /* If we are here then,
2480 * 1. Either we are not handling any mbx task and we are not
2481 * scheduled as well
2482 * OR
2483 * 2. We could be handling a mbx task but nothing more is
2484 * scheduled.
2485 * In both cases, we should schedule mbx task as there are more
2486 * mbx messages reported by this interrupt.
2487 */
2488 hclge_mbx_task_schedule(hdev);
2489
202f2014
SM		 2490 default:
2491 dev_dbg(&hdev->pdev->dev,
2492 "received unknown or unhandled event of vector0\n");
2493 break;
2494 }
2495
2496 /* we should clear the source of interrupt */
2497 hclge_clear_event_cause(hdev, event_cause, clearval);
2498 hclge_enable_vector(&hdev->misc_vector, true);
466b0c00
L		 2499
2500 return IRQ_HANDLED;
2501}
2502
2503static void hclge_free_vector(struct hclge_dev *hdev, int vector_id)
2504{
2505 hdev->vector_status[vector_id] = HCLGE_INVALID_VPORT;
2506 hdev->num_msi_left += 1;
2507 hdev->num_msi_used -= 1;
2508}
2509
2510static void hclge_get_misc_vector(struct hclge_dev *hdev)
2511{
2512 struct hclge_misc_vector *vector = &hdev->misc_vector;
2513
2514 vector->vector_irq = pci_irq_vector(hdev->pdev, 0);
2515
2516 vector->addr = hdev->hw.io_base + HCLGE_MISC_VECTOR_REG_BASE;
2517 hdev->vector_status[0] = 0;
2518
2519 hdev->num_msi_left -= 1;
2520 hdev->num_msi_used += 1;
2521}
2522
2523static int hclge_misc_irq_init(struct hclge_dev *hdev)
2524{
2525 int ret;
2526
2527 hclge_get_misc_vector(hdev);
2528
202f2014
SM		 2529 /* this would be explicitly freed in the end */
2530 ret = request_irq(hdev->misc_vector.vector_irq, hclge_misc_irq_handle,
2531 0, "hclge_misc", hdev);
466b0c00
L		 2532 if (ret) {
2533 hclge_free_vector(hdev, 0);
2534 dev_err(&hdev->pdev->dev, "request misc irq(%d) fail\n",
2535 hdev->misc_vector.vector_irq);
2536 }
2537
2538 return ret;
2539}
2540
202f2014
SM		 2541static void hclge_misc_irq_uninit(struct hclge_dev *hdev)
2542{
2543 free_irq(hdev->misc_vector.vector_irq, hdev);
2544 hclge_free_vector(hdev, 0);
2545}
2546
4ed340ab
L		 2547static int hclge_notify_client(struct hclge_dev *hdev,
2548 enum hnae3_reset_notify_type type)
2549{
2550 struct hnae3_client *client = hdev->nic_client;
2551 u16 i;
2552
2553 if (!client->ops->reset_notify)
2554 return -EOPNOTSUPP;
2555
2556 for (i = 0; i < hdev->num_vmdq_vport + 1; i++) {
2557 struct hnae3_handle *handle = &hdev->vport[i].nic;
2558 int ret;
2559
2560 ret = client->ops->reset_notify(handle, type);
2561 if (ret)
2562 return ret;
2563 }
2564
2565 return 0;
2566}
2567
2568static int hclge_reset_wait(struct hclge_dev *hdev)
2569{
2570#define HCLGE_RESET_WATI_MS 100
2571#define HCLGE_RESET_WAIT_CNT 5
2572 u32 val, reg, reg_bit;
2573 u32 cnt = 0;
2574
2575 switch (hdev->reset_type) {
2576 case HNAE3_GLOBAL_RESET:
2577 reg = HCLGE_GLOBAL_RESET_REG;
2578 reg_bit = HCLGE_GLOBAL_RESET_BIT;
2579 break;
2580 case HNAE3_CORE_RESET:
2581 reg = HCLGE_GLOBAL_RESET_REG;
2582 reg_bit = HCLGE_CORE_RESET_BIT;
2583 break;
2584 case HNAE3_FUNC_RESET:
2585 reg = HCLGE_FUN_RST_ING;
2586 reg_bit = HCLGE_FUN_RST_ING_B;
2587 break;
2588 default:
2589 dev_err(&hdev->pdev->dev,
2590 "Wait for unsupported reset type: %d\n",
2591 hdev->reset_type);
2592 return -EINVAL;
2593 }
2594
2595 val = hclge_read_dev(&hdev->hw, reg);
2596 while (hnae_get_bit(val, reg_bit) && cnt < HCLGE_RESET_WAIT_CNT) {
2597 msleep(HCLGE_RESET_WATI_MS);
2598 val = hclge_read_dev(&hdev->hw, reg);
2599 cnt++;
2600 }
2601
4ed340ab
L		 2602 if (cnt >= HCLGE_RESET_WAIT_CNT) {
2603 dev_warn(&hdev->pdev->dev,
2604 "Wait for reset timeout: %d\n", hdev->reset_type);
2605 return -EBUSY;
2606 }
2607
2608 return 0;
2609}
2610
2611static int hclge_func_reset_cmd(struct hclge_dev *hdev, int func_id)
2612{
2613 struct hclge_desc desc;
2614 struct hclge_reset_cmd *req = (struct hclge_reset_cmd *)desc.data;
2615 int ret;
2616
2617 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CFG_RST_TRIGGER, false);
2618 hnae_set_bit(req->mac_func_reset, HCLGE_CFG_RESET_MAC_B, 0);
2619 hnae_set_bit(req->mac_func_reset, HCLGE_CFG_RESET_FUNC_B, 1);
2620 req->fun_reset_vfid = func_id;
2621
2622 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2623 if (ret)
2624 dev_err(&hdev->pdev->dev,
2625 "send function reset cmd fail, status =%d\n", ret);
2626
2627 return ret;
2628}
2629
d5752031 2630static void hclge_do_reset(struct hclge_dev *hdev)
4ed340ab
L		 2631{
2632 struct pci_dev *pdev = hdev->pdev;
2633 u32 val;
2634
d5752031 2635 switch (hdev->reset_type) {
4ed340ab
L		 2636 case HNAE3_GLOBAL_RESET:
2637 val = hclge_read_dev(&hdev->hw, HCLGE_GLOBAL_RESET_REG);
2638 hnae_set_bit(val, HCLGE_GLOBAL_RESET_BIT, 1);
2639 hclge_write_dev(&hdev->hw, HCLGE_GLOBAL_RESET_REG, val);
2640 dev_info(&pdev->dev, "Global Reset requested\n");
2641 break;
2642 case HNAE3_CORE_RESET:
2643 val = hclge_read_dev(&hdev->hw, HCLGE_GLOBAL_RESET_REG);
2644 hnae_set_bit(val, HCLGE_CORE_RESET_BIT, 1);
2645 hclge_write_dev(&hdev->hw, HCLGE_GLOBAL_RESET_REG, val);
2646 dev_info(&pdev->dev, "Core Reset requested\n");
2647 break;
2648 case HNAE3_FUNC_RESET:
2649 dev_info(&pdev->dev, "PF Reset requested\n");
2650 hclge_func_reset_cmd(hdev, 0);
ed4a1bb8
SM		 2651 /* schedule again to check later */
2652 set_bit(HNAE3_FUNC_RESET, &hdev->reset_pending);
2653 hclge_reset_task_schedule(hdev);
4ed340ab
L		 2654 break;
2655 default:
2656 dev_warn(&pdev->dev,
d5752031 2657 "Unsupported reset type: %d\n", hdev->reset_type);
4ed340ab
L		 2658 break;
2659 }
2660}
2661
d5752031
SM		 2662static enum hnae3_reset_type hclge_get_reset_level(struct hclge_dev *hdev,
2663 unsigned long *addr)
2664{
2665 enum hnae3_reset_type rst_level = HNAE3_NONE_RESET;
2666
2667 /* return the highest priority reset level amongst all */
2668 if (test_bit(HNAE3_GLOBAL_RESET, addr))
2669 rst_level = HNAE3_GLOBAL_RESET;
2670 else if (test_bit(HNAE3_CORE_RESET, addr))
2671 rst_level = HNAE3_CORE_RESET;
2672 else if (test_bit(HNAE3_IMP_RESET, addr))
2673 rst_level = HNAE3_IMP_RESET;
2674 else if (test_bit(HNAE3_FUNC_RESET, addr))
2675 rst_level = HNAE3_FUNC_RESET;
2676
2677 /* now, clear all other resets */
2678 clear_bit(HNAE3_GLOBAL_RESET, addr);
2679 clear_bit(HNAE3_CORE_RESET, addr);
2680 clear_bit(HNAE3_IMP_RESET, addr);
2681 clear_bit(HNAE3_FUNC_RESET, addr);
2682
2683 return rst_level;
2684}
2685
2686static void hclge_reset(struct hclge_dev *hdev)
2687{
2688 /* perform reset of the stack & ae device for a client */
2689
2690 hclge_notify_client(hdev, HNAE3_DOWN_CLIENT);
2691
2692 if (!hclge_reset_wait(hdev)) {
2693 rtnl_lock();
2694 hclge_notify_client(hdev, HNAE3_UNINIT_CLIENT);
2695 hclge_reset_ae_dev(hdev->ae_dev);
2696 hclge_notify_client(hdev, HNAE3_INIT_CLIENT);
2697 rtnl_unlock();
2698 } else {
2699 /* schedule again to check pending resets later */
2700 set_bit(hdev->reset_type, &hdev->reset_pending);
2701 hclge_reset_task_schedule(hdev);
2702 }
2703
2704 hclge_notify_client(hdev, HNAE3_UP_CLIENT);
2705}
2706
4ed340ab
L		 2707static void hclge_reset_event(struct hnae3_handle *handle,
2708 enum hnae3_reset_type reset)
2709{
2710 struct hclge_vport *vport = hclge_get_vport(handle);
2711 struct hclge_dev *hdev = vport->back;
2712
2713 dev_info(&hdev->pdev->dev,
2714 "Receive reset event , reset_type is %d", reset);
2715
2716 switch (reset) {
2717 case HNAE3_FUNC_RESET:
2718 case HNAE3_CORE_RESET:
2719 case HNAE3_GLOBAL_RESET:
ed4a1bb8
SM		 2720 /* request reset & schedule reset task */
2721 set_bit(reset, &hdev->reset_request);
2722 hclge_reset_task_schedule(hdev);
4ed340ab
L		 2723 break;
2724 default:
2725 dev_warn(&hdev->pdev->dev, "Unsupported reset event:%d", reset);
2726 break;
2727 }
2728}
2729
2730static void hclge_reset_subtask(struct hclge_dev *hdev)
2731{
d5752031
SM		 2732 /* check if there is any ongoing reset in the hardware. This status can
2733 * be checked from reset_pending. If there is then, we need to wait for
2734 * hardware to complete reset.
2735 * a. If we are able to figure out in reasonable time that hardware
2736 * has fully resetted then, we can proceed with driver, client
2737 * reset.
2738 * b. else, we can come back later to check this status so re-sched
2739 * now.
2740 */
2741 hdev->reset_type = hclge_get_reset_level(hdev, &hdev->reset_pending);
2742 if (hdev->reset_type != HNAE3_NONE_RESET)
2743 hclge_reset(hdev);
4ed340ab 2744
d5752031
SM		 2745 /* check if we got any *new* reset requests to be honored */
2746 hdev->reset_type = hclge_get_reset_level(hdev, &hdev->reset_request);
2747 if (hdev->reset_type != HNAE3_NONE_RESET)
2748 hclge_do_reset(hdev);
4ed340ab 2749
4ed340ab
L		 2750 hdev->reset_type = HNAE3_NONE_RESET;
2751}
2752
ed4a1bb8 2753static void hclge_reset_service_task(struct work_struct *work)
466b0c00 2754{
ed4a1bb8
SM		 2755 struct hclge_dev *hdev =
2756 container_of(work, struct hclge_dev, rst_service_task);
2757
2758 if (test_and_set_bit(HCLGE_STATE_RST_HANDLING, &hdev->state))
2759 return;
2760
2761 clear_bit(HCLGE_STATE_RST_SERVICE_SCHED, &hdev->state);
2762
4ed340ab 2763 hclge_reset_subtask(hdev);
ed4a1bb8
SM		 2764
2765 clear_bit(HCLGE_STATE_RST_HANDLING, &hdev->state);
466b0c00
L		 2766}
2767
22fd3468
SM		 2768static void hclge_mailbox_service_task(struct work_struct *work)
2769{
2770 struct hclge_dev *hdev =
2771 container_of(work, struct hclge_dev, mbx_service_task);
2772
2773 if (test_and_set_bit(HCLGE_STATE_MBX_HANDLING, &hdev->state))
2774 return;
2775
2776 clear_bit(HCLGE_STATE_MBX_SERVICE_SCHED, &hdev->state);
2777
2778 hclge_mbx_handler(hdev);
2779
2780 clear_bit(HCLGE_STATE_MBX_HANDLING, &hdev->state);
2781}
2782
46a3df9f
S		 2783static void hclge_service_task(struct work_struct *work)
2784{
2785 struct hclge_dev *hdev =
2786 container_of(work, struct hclge_dev, service_task);
2787
7a5d2a39
JS		 2788 if (hdev->hw_stats.stats_timer >= HCLGE_STATS_TIMER_INTERVAL) {
2789 hclge_update_stats_for_all(hdev);
2790 hdev->hw_stats.stats_timer = 0;
2791 }
2792
46a3df9f
S		 2793 hclge_update_speed_duplex(hdev);
2794 hclge_update_link_status(hdev);
46a3df9f
S		 2795 hclge_service_complete(hdev);
2796}
2797
2798static void hclge_disable_sriov(struct hclge_dev *hdev)
2799{
2a32ca13
AB		 2800 /* If our VFs are assigned we cannot shut down SR-IOV
2801 * without causing issues, so just leave the hardware
2802 * available but disabled
2803 */
2804 if (pci_vfs_assigned(hdev->pdev)) {
2805 dev_warn(&hdev->pdev->dev,
2806 "disabling driver while VFs are assigned\n");
2807 return;
2808 }
46a3df9f 2809
2a32ca13 2810 pci_disable_sriov(hdev->pdev);
46a3df9f
S		 2811}
2812
2813struct hclge_vport *hclge_get_vport(struct hnae3_handle *handle)
2814{
2815 /* VF handle has no client */
2816 if (!handle->client)
2817 return container_of(handle, struct hclge_vport, nic);
2818 else if (handle->client->type == HNAE3_CLIENT_ROCE)
2819 return container_of(handle, struct hclge_vport, roce);
2820 else
2821 return container_of(handle, struct hclge_vport, nic);
2822}
2823
2824static int hclge_get_vector(struct hnae3_handle *handle, u16 vector_num,
2825 struct hnae3_vector_info *vector_info)
2826{
2827 struct hclge_vport *vport = hclge_get_vport(handle);
2828 struct hnae3_vector_info *vector = vector_info;
2829 struct hclge_dev *hdev = vport->back;
2830 int alloc = 0;
2831 int i, j;
2832
2833 vector_num = min(hdev->num_msi_left, vector_num);
2834
2835 for (j = 0; j < vector_num; j++) {
2836 for (i = 1; i < hdev->num_msi; i++) {
2837 if (hdev->vector_status[i] == HCLGE_INVALID_VPORT) {
2838 vector->vector = pci_irq_vector(hdev->pdev, i);
2839 vector->io_addr = hdev->hw.io_base +
2840 HCLGE_VECTOR_REG_BASE +
2841 (i - 1) * HCLGE_VECTOR_REG_OFFSET +
2842 vport->vport_id *
2843 HCLGE_VECTOR_VF_OFFSET;
2844 hdev->vector_status[i] = vport->vport_id;
887c3820 2845 hdev->vector_irq[i] = vector->vector;
46a3df9f
S		 2846
2847 vector++;
2848 alloc++;
2849
2850 break;
2851 }
2852 }
2853 }
2854 hdev->num_msi_left -= alloc;
2855 hdev->num_msi_used += alloc;
2856
2857 return alloc;
2858}
2859
2860static int hclge_get_vector_index(struct hclge_dev *hdev, int vector)
2861{
2862 int i;
2863
887c3820
SM		 2864 for (i = 0; i < hdev->num_msi; i++)
2865 if (vector == hdev->vector_irq[i])
2866 return i;
2867
46a3df9f
S		 2868 return -EINVAL;
2869}
2870
2871static u32 hclge_get_rss_key_size(struct hnae3_handle *handle)
2872{
2873 return HCLGE_RSS_KEY_SIZE;
2874}
2875
2876static u32 hclge_get_rss_indir_size(struct hnae3_handle *handle)
2877{
2878 return HCLGE_RSS_IND_TBL_SIZE;
2879}
2880
2881static int hclge_get_rss_algo(struct hclge_dev *hdev)
2882{
d44f9b63 2883 struct hclge_rss_config_cmd *req;
46a3df9f
S		 2884 struct hclge_desc desc;
2885 int rss_hash_algo;
2886 int ret;
2887
2888 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_GENERIC_CONFIG, true);
2889
2890 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2891 if (ret) {
2892 dev_err(&hdev->pdev->dev,
2893 "Get link status error, status =%d\n", ret);
2894 return ret;
2895 }
2896
d44f9b63 2897 req = (struct hclge_rss_config_cmd *)desc.data;
46a3df9f
S		 2898 rss_hash_algo = (req->hash_config & HCLGE_RSS_HASH_ALGO_MASK);
2899
2900 if (rss_hash_algo == HCLGE_RSS_HASH_ALGO_TOEPLITZ)
2901 return ETH_RSS_HASH_TOP;
2902
2903 return -EINVAL;
2904}
2905
2906static int hclge_set_rss_algo_key(struct hclge_dev *hdev,
2907 const u8 hfunc, const u8 *key)
2908{
d44f9b63 2909 struct hclge_rss_config_cmd *req;
46a3df9f
S		 2910 struct hclge_desc desc;
2911 int key_offset;
2912 int key_size;
2913 int ret;
2914
d44f9b63 2915 req = (struct hclge_rss_config_cmd *)desc.data;
46a3df9f
S		 2916
2917 for (key_offset = 0; key_offset < 3; key_offset++) {
2918 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_GENERIC_CONFIG,
2919 false);
2920
2921 req->hash_config |= (hfunc & HCLGE_RSS_HASH_ALGO_MASK);
2922 req->hash_config |= (key_offset << HCLGE_RSS_HASH_KEY_OFFSET_B);
2923
2924 if (key_offset == 2)
2925 key_size =
2926 HCLGE_RSS_KEY_SIZE - HCLGE_RSS_HASH_KEY_NUM * 2;
2927 else
2928 key_size = HCLGE_RSS_HASH_KEY_NUM;
2929
2930 memcpy(req->hash_key,
2931 key + key_offset * HCLGE_RSS_HASH_KEY_NUM, key_size);
2932
2933 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2934 if (ret) {
2935 dev_err(&hdev->pdev->dev,
2936 "Configure RSS config fail, status = %d\n",
2937 ret);
2938 return ret;
2939 }
2940 }
2941 return 0;
2942}
2943
2944static int hclge_set_rss_indir_table(struct hclge_dev *hdev, const u32 *indir)
2945{
d44f9b63 2946 struct hclge_rss_indirection_table_cmd *req;
46a3df9f
S		 2947 struct hclge_desc desc;
2948 int i, j;
2949 int ret;
2950
d44f9b63 2951 req = (struct hclge_rss_indirection_table_cmd *)desc.data;
46a3df9f
S		 2952
2953 for (i = 0; i < HCLGE_RSS_CFG_TBL_NUM; i++) {
2954 hclge_cmd_setup_basic_desc
2955 (&desc, HCLGE_OPC_RSS_INDIR_TABLE, false);
2956
a90bb9a5
YL		 2957 req->start_table_index =
2958 cpu_to_le16(i * HCLGE_RSS_CFG_TBL_SIZE);
2959 req->rss_set_bitmap = cpu_to_le16(HCLGE_RSS_SET_BITMAP_MSK);
46a3df9f
S		 2960
2961 for (j = 0; j < HCLGE_RSS_CFG_TBL_SIZE; j++)
2962 req->rss_result[j] =
2963 indir[i * HCLGE_RSS_CFG_TBL_SIZE + j];
2964
2965 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
2966 if (ret) {
2967 dev_err(&hdev->pdev->dev,
2968 "Configure rss indir table fail,status = %d\n",
2969 ret);
2970 return ret;
2971 }
2972 }
2973 return 0;
2974}
2975
2976static int hclge_set_rss_tc_mode(struct hclge_dev *hdev, u16 *tc_valid,
2977 u16 *tc_size, u16 *tc_offset)
2978{
d44f9b63 2979 struct hclge_rss_tc_mode_cmd *req;
46a3df9f
S		 2980 struct hclge_desc desc;
2981 int ret;
2982 int i;
2983
2984 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_TC_MODE, false);
d44f9b63 2985 req = (struct hclge_rss_tc_mode_cmd *)desc.data;
46a3df9f
S		 2986
2987 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
a90bb9a5
YL		 2988 u16 mode = 0;
2989
2990 hnae_set_bit(mode, HCLGE_RSS_TC_VALID_B, (tc_valid[i] & 0x1));
2991 hnae_set_field(mode, HCLGE_RSS_TC_SIZE_M,
46a3df9f 2992 HCLGE_RSS_TC_SIZE_S, tc_size[i]);
a90bb9a5 2993 hnae_set_field(mode, HCLGE_RSS_TC_OFFSET_M,
46a3df9f 2994 HCLGE_RSS_TC_OFFSET_S, tc_offset[i]);
a90bb9a5
YL		 2995
2996 req->rss_tc_mode[i] = cpu_to_le16(mode);
46a3df9f
S		 2997 }
2998
2999 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3000 if (ret) {
3001 dev_err(&hdev->pdev->dev,
3002 "Configure rss tc mode fail, status = %d\n", ret);
3003 return ret;
3004 }
3005
3006 return 0;
3007}
3008
3009static int hclge_set_rss_input_tuple(struct hclge_dev *hdev)
3010{
d44f9b63 3011 struct hclge_rss_input_tuple_cmd *req;
46a3df9f
S		 3012 struct hclge_desc desc;
3013 int ret;
3014
3015 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_INPUT_TUPLE, false);
3016
d44f9b63 3017 req = (struct hclge_rss_input_tuple_cmd *)desc.data;
46a3df9f
S		 3018 req->ipv4_tcp_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3019 req->ipv4_udp_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3020 req->ipv4_sctp_en = HCLGE_RSS_INPUT_TUPLE_SCTP;
3021 req->ipv4_fragment_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3022 req->ipv6_tcp_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3023 req->ipv6_udp_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3024 req->ipv6_sctp_en = HCLGE_RSS_INPUT_TUPLE_SCTP;
3025 req->ipv6_fragment_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3026 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3027 if (ret) {
3028 dev_err(&hdev->pdev->dev,
3029 "Configure rss input fail, status = %d\n", ret);
3030 return ret;
3031 }
3032
3033 return 0;
3034}
3035
3036static int hclge_get_rss(struct hnae3_handle *handle, u32 *indir,
3037 u8 *key, u8 *hfunc)
3038{
3039 struct hclge_vport *vport = hclge_get_vport(handle);
3040 struct hclge_dev *hdev = vport->back;
3041 int i;
3042
3043 /* Get hash algorithm */
3044 if (hfunc)
3045 *hfunc = hclge_get_rss_algo(hdev);
3046
3047 /* Get the RSS Key required by the user */
3048 if (key)
3049 memcpy(key, vport->rss_hash_key, HCLGE_RSS_KEY_SIZE);
3050
3051 /* Get indirect table */
3052 if (indir)
3053 for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++)
3054 indir[i] = vport->rss_indirection_tbl[i];
3055
3056 return 0;
3057}
3058
3059static int hclge_set_rss(struct hnae3_handle *handle, const u32 *indir,
3060 const u8 *key, const u8 hfunc)
3061{
3062 struct hclge_vport *vport = hclge_get_vport(handle);
3063 struct hclge_dev *hdev = vport->back;
3064 u8 hash_algo;
3065 int ret, i;
3066
3067 /* Set the RSS Hash Key if specififed by the user */
3068 if (key) {
3069 /* Update the shadow RSS key with user specified qids */
3070 memcpy(vport->rss_hash_key, key, HCLGE_RSS_KEY_SIZE);
3071
3072 if (hfunc == ETH_RSS_HASH_TOP ||
3073 hfunc == ETH_RSS_HASH_NO_CHANGE)
3074 hash_algo = HCLGE_RSS_HASH_ALGO_TOEPLITZ;
3075 else
3076 return -EINVAL;
3077 ret = hclge_set_rss_algo_key(hdev, hash_algo, key);
3078 if (ret)
3079 return ret;
3080 }
3081
3082 /* Update the shadow RSS table with user specified qids */
3083 for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++)
3084 vport->rss_indirection_tbl[i] = indir[i];
3085
3086 /* Update the hardware */
3087 ret = hclge_set_rss_indir_table(hdev, indir);
3088 return ret;
3089}
3090
f7db940a
L		 3091static u8 hclge_get_rss_hash_bits(struct ethtool_rxnfc *nfc)
3092{
3093 u8 hash_sets = nfc->data & RXH_L4_B_0_1 ? HCLGE_S_PORT_BIT : 0;
3094
3095 if (nfc->data & RXH_L4_B_2_3)
3096 hash_sets |= HCLGE_D_PORT_BIT;
3097 else
3098 hash_sets &= ~HCLGE_D_PORT_BIT;
3099
3100 if (nfc->data & RXH_IP_SRC)
3101 hash_sets |= HCLGE_S_IP_BIT;
3102 else
3103 hash_sets &= ~HCLGE_S_IP_BIT;
3104
3105 if (nfc->data & RXH_IP_DST)
3106 hash_sets |= HCLGE_D_IP_BIT;
3107 else
3108 hash_sets &= ~HCLGE_D_IP_BIT;
3109
3110 if (nfc->flow_type == SCTP_V4_FLOW || nfc->flow_type == SCTP_V6_FLOW)
3111 hash_sets |= HCLGE_V_TAG_BIT;
3112
3113 return hash_sets;
3114}
3115
3116static int hclge_set_rss_tuple(struct hnae3_handle *handle,
3117 struct ethtool_rxnfc *nfc)
3118{
3119 struct hclge_vport *vport = hclge_get_vport(handle);
3120 struct hclge_dev *hdev = vport->back;
3121 struct hclge_rss_input_tuple_cmd *req;
3122 struct hclge_desc desc;
3123 u8 tuple_sets;
3124 int ret;
3125
3126 if (nfc->data & ~(RXH_IP_SRC | RXH_IP_DST |
3127 RXH_L4_B_0_1 | RXH_L4_B_2_3))
3128 return -EINVAL;
3129
3130 req = (struct hclge_rss_input_tuple_cmd *)desc.data;
3131 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_INPUT_TUPLE, true);
3132 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3133 if (ret) {
3134 dev_err(&hdev->pdev->dev,
3135 "Read rss tuple fail, status = %d\n", ret);
3136 return ret;
3137 }
3138
3139 hclge_cmd_reuse_desc(&desc, false);
3140
3141 tuple_sets = hclge_get_rss_hash_bits(nfc);
3142 switch (nfc->flow_type) {
3143 case TCP_V4_FLOW:
3144 req->ipv4_tcp_en = tuple_sets;
3145 break;
3146 case TCP_V6_FLOW:
3147 req->ipv6_tcp_en = tuple_sets;
3148 break;
3149 case UDP_V4_FLOW:
3150 req->ipv4_udp_en = tuple_sets;
3151 break;
3152 case UDP_V6_FLOW:
3153 req->ipv6_udp_en = tuple_sets;
3154 break;
3155 case SCTP_V4_FLOW:
3156 req->ipv4_sctp_en = tuple_sets;
3157 break;
3158 case SCTP_V6_FLOW:
3159 if ((nfc->data & RXH_L4_B_0_1) ||
3160 (nfc->data & RXH_L4_B_2_3))
3161 return -EINVAL;
3162
3163 req->ipv6_sctp_en = tuple_sets;
3164 break;
3165 case IPV4_FLOW:
3166 req->ipv4_fragment_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3167 break;
3168 case IPV6_FLOW:
3169 req->ipv6_fragment_en = HCLGE_RSS_INPUT_TUPLE_OTHER;
3170 break;
3171 default:
3172 return -EINVAL;
3173 }
3174
3175 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3176 if (ret)
3177 dev_err(&hdev->pdev->dev,
3178 "Set rss tuple fail, status = %d\n", ret);
3179
3180 return ret;
3181}
3182
07d29954
L		 3183static int hclge_get_rss_tuple(struct hnae3_handle *handle,
3184 struct ethtool_rxnfc *nfc)
3185{
3186 struct hclge_vport *vport = hclge_get_vport(handle);
3187 struct hclge_dev *hdev = vport->back;
3188 struct hclge_rss_input_tuple_cmd *req;
3189 struct hclge_desc desc;
3190 u8 tuple_sets;
3191 int ret;
3192
3193 nfc->data = 0;
3194
3195 req = (struct hclge_rss_input_tuple_cmd *)desc.data;
3196 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_INPUT_TUPLE, true);
3197 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3198 if (ret) {
3199 dev_err(&hdev->pdev->dev,
3200 "Read rss tuple fail, status = %d\n", ret);
3201 return ret;
3202 }
3203
3204 switch (nfc->flow_type) {
3205 case TCP_V4_FLOW:
3206 tuple_sets = req->ipv4_tcp_en;
3207 break;
3208 case UDP_V4_FLOW:
3209 tuple_sets = req->ipv4_udp_en;
3210 break;
3211 case TCP_V6_FLOW:
3212 tuple_sets = req->ipv6_tcp_en;
3213 break;
3214 case UDP_V6_FLOW:
3215 tuple_sets = req->ipv6_udp_en;
3216 break;
3217 case SCTP_V4_FLOW:
3218 tuple_sets = req->ipv4_sctp_en;
3219 break;
3220 case SCTP_V6_FLOW:
3221 tuple_sets = req->ipv6_sctp_en;
3222 break;
3223 case IPV4_FLOW:
3224 case IPV6_FLOW:
3225 tuple_sets = HCLGE_S_IP_BIT | HCLGE_D_IP_BIT;
3226 break;
3227 default:
3228 return -EINVAL;
3229 }
3230
3231 if (!tuple_sets)
3232 return 0;
3233
3234 if (tuple_sets & HCLGE_D_PORT_BIT)
3235 nfc->data |= RXH_L4_B_2_3;
3236 if (tuple_sets & HCLGE_S_PORT_BIT)
3237 nfc->data |= RXH_L4_B_0_1;
3238 if (tuple_sets & HCLGE_D_IP_BIT)
3239 nfc->data |= RXH_IP_DST;
3240 if (tuple_sets & HCLGE_S_IP_BIT)
3241 nfc->data |= RXH_IP_SRC;
3242
3243 return 0;
3244}
3245
46a3df9f
S		 3246static int hclge_get_tc_size(struct hnae3_handle *handle)
3247{
3248 struct hclge_vport *vport = hclge_get_vport(handle);
3249 struct hclge_dev *hdev = vport->back;
3250
3251 return hdev->rss_size_max;
3252}
3253
77f255c1 3254int hclge_rss_init_hw(struct hclge_dev *hdev)
46a3df9f
S		 3255{
3256 const u8 hfunc = HCLGE_RSS_HASH_ALGO_TOEPLITZ;
3257 struct hclge_vport *vport = hdev->vport;
3258 u16 tc_offset[HCLGE_MAX_TC_NUM];
3259 u8 rss_key[HCLGE_RSS_KEY_SIZE];
3260 u16 tc_valid[HCLGE_MAX_TC_NUM];
3261 u16 tc_size[HCLGE_MAX_TC_NUM];
3262 u32 *rss_indir = NULL;
68ece54e 3263 u16 rss_size = 0, roundup_size;
46a3df9f
S		 3264 const u8 *key;
3265 int i, ret, j;
3266
3267 rss_indir = kcalloc(HCLGE_RSS_IND_TBL_SIZE, sizeof(u32), GFP_KERNEL);
3268 if (!rss_indir)
3269 return -ENOMEM;
3270
3271 /* Get default RSS key */
3272 netdev_rss_key_fill(rss_key, HCLGE_RSS_KEY_SIZE);
3273
3274 /* Initialize RSS indirect table for each vport */
3275 for (j = 0; j < hdev->num_vmdq_vport + 1; j++) {
3276 for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++) {
3277 vport[j].rss_indirection_tbl[i] =
68ece54e
YL		 3278 i % vport[j].alloc_rss_size;
3279
3280 /* vport 0 is for PF */
3281 if (j != 0)
3282 continue;
3283
3284 rss_size = vport[j].alloc_rss_size;
46a3df9f
S		 3285 rss_indir[i] = vport[j].rss_indirection_tbl[i];
3286 }
3287 }
3288 ret = hclge_set_rss_indir_table(hdev, rss_indir);
3289 if (ret)
3290 goto err;
3291
3292 key = rss_key;
3293 ret = hclge_set_rss_algo_key(hdev, hfunc, key);
3294 if (ret)
3295 goto err;
3296
3297 ret = hclge_set_rss_input_tuple(hdev);
3298 if (ret)
3299 goto err;
3300
68ece54e
YL		 3301 /* Each TC have the same queue size, and tc_size set to hardware is
3302 * the log2 of roundup power of two of rss_size, the acutal queue
3303 * size is limited by indirection table.
3304 */
3305 if (rss_size > HCLGE_RSS_TC_SIZE_7 || rss_size == 0) {
3306 dev_err(&hdev->pdev->dev,
3307 "Configure rss tc size failed, invalid TC_SIZE = %d\n",
3308 rss_size);
81359617
CJ		 3309 ret = -EINVAL;
3310 goto err;
68ece54e
YL		 3311 }
3312
3313 roundup_size = roundup_pow_of_two(rss_size);
3314 roundup_size = ilog2(roundup_size);
3315
46a3df9f 3316 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
68ece54e 3317 tc_valid[i] = 0;
46a3df9f 3318
68ece54e
YL		 3319 if (!(hdev->hw_tc_map & BIT(i)))
3320 continue;
3321
3322 tc_valid[i] = 1;
3323 tc_size[i] = roundup_size;
3324 tc_offset[i] = rss_size * i;
46a3df9f 3325 }
68ece54e 3326
46a3df9f
S		 3327 ret = hclge_set_rss_tc_mode(hdev, tc_valid, tc_size, tc_offset);
3328
3329err:
3330 kfree(rss_indir);
3331
3332 return ret;
3333}
3334
63d7e66f
SM		 3335int hclge_bind_ring_with_vector(struct hclge_vport *vport,
3336 int vector_id, bool en,
3337 struct hnae3_ring_chain_node *ring_chain)
46a3df9f
S		 3338{
3339 struct hclge_dev *hdev = vport->back;
46a3df9f
S		 3340 struct hnae3_ring_chain_node *node;
3341 struct hclge_desc desc;
63d7e66f
SM		 3342 struct hclge_ctrl_vector_chain_cmd *req
3343 = (struct hclge_ctrl_vector_chain_cmd *)desc.data;
3344 enum hclge_cmd_status status;
3345 enum hclge_opcode_type op;
3346 u16 tqp_type_and_id;
46a3df9f
S		 3347 int i;
3348
63d7e66f
SM		 3349 op = en ? HCLGE_OPC_ADD_RING_TO_VECTOR : HCLGE_OPC_DEL_RING_TO_VECTOR;
3350 hclge_cmd_setup_basic_desc(&desc, op, false);
46a3df9f
S		 3351 req->int_vector_id = vector_id;
3352
3353 i = 0;
3354 for (node = ring_chain; node; node = node->next) {
63d7e66f
SM		 3355 tqp_type_and_id = le16_to_cpu(req->tqp_type_and_id[i]);
3356 hnae_set_field(tqp_type_and_id, HCLGE_INT_TYPE_M,
3357 HCLGE_INT_TYPE_S,
46a3df9f 3358 hnae_get_bit(node->flag, HNAE3_RING_TYPE_B));
63d7e66f
SM		 3359 hnae_set_field(tqp_type_and_id, HCLGE_TQP_ID_M,
3360 HCLGE_TQP_ID_S, node->tqp_index);
3361 req->tqp_type_and_id[i] = cpu_to_le16(tqp_type_and_id);
46a3df9f
S		 3362 if (++i >= HCLGE_VECTOR_ELEMENTS_PER_CMD) {
3363 req->int_cause_num = HCLGE_VECTOR_ELEMENTS_PER_CMD;
63d7e66f 3364 req->vfid = vport->vport_id;
46a3df9f 3365
63d7e66f
SM		 3366 status = hclge_cmd_send(&hdev->hw, &desc, 1);
3367 if (status) {
46a3df9f
S		 3368 dev_err(&hdev->pdev->dev,
3369 "Map TQP fail, status is %d.\n",
63d7e66f
SM		 3370 status);
3371 return -EIO;
46a3df9f
S		 3372 }
3373 i = 0;
3374
3375 hclge_cmd_setup_basic_desc(&desc,
63d7e66f 3376 op,
46a3df9f
S		 3377 false);
3378 req->int_vector_id = vector_id;
3379 }
3380 }
3381
3382 if (i > 0) {
3383 req->int_cause_num = i;
63d7e66f
SM		 3384 req->vfid = vport->vport_id;
3385 status = hclge_cmd_send(&hdev->hw, &desc, 1);
3386 if (status) {
46a3df9f 3387 dev_err(&hdev->pdev->dev,
63d7e66f
SM		 3388 "Map TQP fail, status is %d.\n", status);
3389 return -EIO;
46a3df9f
S		 3390 }
3391 }
3392
3393 return 0;
3394}
3395
63d7e66f
SM		 3396static int hclge_map_ring_to_vector(struct hnae3_handle *handle,
3397 int vector,
3398 struct hnae3_ring_chain_node *ring_chain)
46a3df9f
S		 3399{
3400 struct hclge_vport *vport = hclge_get_vport(handle);
3401 struct hclge_dev *hdev = vport->back;
3402 int vector_id;
3403
3404 vector_id = hclge_get_vector_index(hdev, vector);
3405 if (vector_id < 0) {
3406 dev_err(&hdev->pdev->dev,
63d7e66f 3407 "Get vector index fail. vector_id =%d\n", vector_id);
46a3df9f
S		 3408 return vector_id;
3409 }
3410
63d7e66f 3411 return hclge_bind_ring_with_vector(vport, vector_id, true, ring_chain);
46a3df9f
S		 3412}
3413
63d7e66f
SM		 3414static int hclge_unmap_ring_frm_vector(struct hnae3_handle *handle,
3415 int vector,
3416 struct hnae3_ring_chain_node *ring_chain)
46a3df9f
S		 3417{
3418 struct hclge_vport *vport = hclge_get_vport(handle);
3419 struct hclge_dev *hdev = vport->back;
63d7e66f 3420 int vector_id, ret;
46a3df9f
S		 3421
3422 vector_id = hclge_get_vector_index(hdev, vector);
3423 if (vector_id < 0) {
3424 dev_err(&handle->pdev->dev,
3425 "Get vector index fail. ret =%d\n", vector_id);
3426 return vector_id;
3427 }
3428
63d7e66f
SM		 3429 ret = hclge_bind_ring_with_vector(vport, vector_id, false, ring_chain);
3430 if (ret) {
3431 dev_err(&handle->pdev->dev,
3432 "Unmap ring from vector fail. vectorid=%d, ret =%d\n",
3433 vector_id,
3434 ret);
3435 return ret;
46a3df9f
S		 3436 }
3437
63d7e66f
SM		 3438 /* Free this MSIX or MSI vector */
3439 hclge_free_vector(hdev, vector_id);
46a3df9f
S		 3440
3441 return 0;
3442}
3443
3444int hclge_cmd_set_promisc_mode(struct hclge_dev *hdev,
3445 struct hclge_promisc_param *param)
3446{
d44f9b63 3447 struct hclge_promisc_cfg_cmd *req;
46a3df9f
S		 3448 struct hclge_desc desc;
3449 int ret;
3450
3451 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CFG_PROMISC_MODE, false);
3452
d44f9b63 3453 req = (struct hclge_promisc_cfg_cmd *)desc.data;
46a3df9f
S		 3454 req->vf_id = param->vf_id;
3455 req->flag = (param->enable << HCLGE_PROMISC_EN_B);
3456
3457 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3458 if (ret) {
3459 dev_err(&hdev->pdev->dev,
3460 "Set promisc mode fail, status is %d.\n", ret);
3461 return ret;
3462 }
3463 return 0;
3464}
3465
3466void hclge_promisc_param_init(struct hclge_promisc_param *param, bool en_uc,
3467 bool en_mc, bool en_bc, int vport_id)
3468{
3469 if (!param)
3470 return;
3471
3472 memset(param, 0, sizeof(struct hclge_promisc_param));
3473 if (en_uc)
3474 param->enable = HCLGE_PROMISC_EN_UC;
3475 if (en_mc)
3476 param->enable |= HCLGE_PROMISC_EN_MC;
3477 if (en_bc)
3478 param->enable |= HCLGE_PROMISC_EN_BC;
3479 param->vf_id = vport_id;
3480}
3481
3482static void hclge_set_promisc_mode(struct hnae3_handle *handle, u32 en)
3483{
3484 struct hclge_vport *vport = hclge_get_vport(handle);
3485 struct hclge_dev *hdev = vport->back;
3486 struct hclge_promisc_param param;
3487
3488 hclge_promisc_param_init(&param, en, en, true, vport->vport_id);
3489 hclge_cmd_set_promisc_mode(hdev, &param);
3490}
3491
3492static void hclge_cfg_mac_mode(struct hclge_dev *hdev, bool enable)
3493{
3494 struct hclge_desc desc;
d44f9b63
YL		 3495 struct hclge_config_mac_mode_cmd *req =
3496 (struct hclge_config_mac_mode_cmd *)desc.data;
a90bb9a5 3497 u32 loop_en = 0;
46a3df9f
S		 3498 int ret;
3499
3500 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_MAC_MODE, false);
a90bb9a5
YL		 3501 hnae_set_bit(loop_en, HCLGE_MAC_TX_EN_B, enable);
3502 hnae_set_bit(loop_en, HCLGE_MAC_RX_EN_B, enable);
3503 hnae_set_bit(loop_en, HCLGE_MAC_PAD_TX_B, enable);
3504 hnae_set_bit(loop_en, HCLGE_MAC_PAD_RX_B, enable);
3505 hnae_set_bit(loop_en, HCLGE_MAC_1588_TX_B, 0);
3506 hnae_set_bit(loop_en, HCLGE_MAC_1588_RX_B, 0);
3507 hnae_set_bit(loop_en, HCLGE_MAC_APP_LP_B, 0);
3508 hnae_set_bit(loop_en, HCLGE_MAC_LINE_LP_B, 0);
3509 hnae_set_bit(loop_en, HCLGE_MAC_FCS_TX_B, enable);
3510 hnae_set_bit(loop_en, HCLGE_MAC_RX_FCS_B, enable);
3511 hnae_set_bit(loop_en, HCLGE_MAC_RX_FCS_STRIP_B, enable);
3512 hnae_set_bit(loop_en, HCLGE_MAC_TX_OVERSIZE_TRUNCATE_B, enable);
3513 hnae_set_bit(loop_en, HCLGE_MAC_RX_OVERSIZE_TRUNCATE_B, enable);
3514 hnae_set_bit(loop_en, HCLGE_MAC_TX_UNDER_MIN_ERR_B, enable);
3515 req->txrx_pad_fcs_loop_en = cpu_to_le32(loop_en);
46a3df9f
S		 3516
3517 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3518 if (ret)
3519 dev_err(&hdev->pdev->dev,
3520 "mac enable fail, ret =%d.\n", ret);
3521}
3522
c39c4d98
YL		 3523static int hclge_set_loopback(struct hnae3_handle *handle,
3524 enum hnae3_loop loop_mode, bool en)
3525{
3526 struct hclge_vport *vport = hclge_get_vport(handle);
3527 struct hclge_config_mac_mode_cmd *req;
3528 struct hclge_dev *hdev = vport->back;
3529 struct hclge_desc desc;
3530 u32 loop_en;
3531 int ret;
3532
3533 switch (loop_mode) {
3534 case HNAE3_MAC_INTER_LOOP_MAC:
3535 req = (struct hclge_config_mac_mode_cmd *)&desc.data[0];
3536 /* 1 Read out the MAC mode config at first */
3537 hclge_cmd_setup_basic_desc(&desc,
3538 HCLGE_OPC_CONFIG_MAC_MODE,
3539 true);
3540 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3541 if (ret) {
3542 dev_err(&hdev->pdev->dev,
3543 "mac loopback get fail, ret =%d.\n",
3544 ret);
3545 return ret;
3546 }
3547
3548 /* 2 Then setup the loopback flag */
3549 loop_en = le32_to_cpu(req->txrx_pad_fcs_loop_en);
3550 if (en)
3551 hnae_set_bit(loop_en, HCLGE_MAC_APP_LP_B, 1);
3552 else
3553 hnae_set_bit(loop_en, HCLGE_MAC_APP_LP_B, 0);
3554
3555 req->txrx_pad_fcs_loop_en = cpu_to_le32(loop_en);
3556
3557 /* 3 Config mac work mode with loopback flag
3558 * and its original configure parameters
3559 */
3560 hclge_cmd_reuse_desc(&desc, false);
3561 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3562 if (ret)
3563 dev_err(&hdev->pdev->dev,
3564 "mac loopback set fail, ret =%d.\n", ret);
3565 break;
3566 default:
3567 ret = -ENOTSUPP;
3568 dev_err(&hdev->pdev->dev,
3569 "loop_mode %d is not supported\n", loop_mode);
3570 break;
3571 }
3572
3573 return ret;
3574}
3575
46a3df9f
S		 3576static int hclge_tqp_enable(struct hclge_dev *hdev, int tqp_id,
3577 int stream_id, bool enable)
3578{
3579 struct hclge_desc desc;
d44f9b63
YL		 3580 struct hclge_cfg_com_tqp_queue_cmd *req =
3581 (struct hclge_cfg_com_tqp_queue_cmd *)desc.data;
46a3df9f
S		 3582 int ret;
3583
3584 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CFG_COM_TQP_QUEUE, false);
3585 req->tqp_id = cpu_to_le16(tqp_id & HCLGE_RING_ID_MASK);
3586 req->stream_id = cpu_to_le16(stream_id);
3587 req->enable |= enable << HCLGE_TQP_ENABLE_B;
3588
3589 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3590 if (ret)
3591 dev_err(&hdev->pdev->dev,
3592 "Tqp enable fail, status =%d.\n", ret);
3593 return ret;
3594}
3595
3596static void hclge_reset_tqp_stats(struct hnae3_handle *handle)
3597{
3598 struct hclge_vport *vport = hclge_get_vport(handle);
3599 struct hnae3_queue *queue;
3600 struct hclge_tqp *tqp;
3601 int i;
3602
3603 for (i = 0; i < vport->alloc_tqps; i++) {
3604 queue = handle->kinfo.tqp[i];
3605 tqp = container_of(queue, struct hclge_tqp, q);
3606 memset(&tqp->tqp_stats, 0, sizeof(tqp->tqp_stats));
3607 }
3608}
3609
3610static int hclge_ae_start(struct hnae3_handle *handle)
3611{
3612 struct hclge_vport *vport = hclge_get_vport(handle);
3613 struct hclge_dev *hdev = vport->back;
3614 int i, queue_id, ret;
3615
3616 for (i = 0; i < vport->alloc_tqps; i++) {
3617 /* todo clear interrupt */
3618 /* ring enable */
3619 queue_id = hclge_get_queue_id(handle->kinfo.tqp[i]);
3620 if (queue_id < 0) {
3621 dev_warn(&hdev->pdev->dev,
3622 "Get invalid queue id, ignore it\n");
3623 continue;
3624 }
3625
3626 hclge_tqp_enable(hdev, queue_id, 0, true);
3627 }
3628 /* mac enable */
3629 hclge_cfg_mac_mode(hdev, true);
3630 clear_bit(HCLGE_STATE_DOWN, &hdev->state);
d039ef68 3631 mod_timer(&hdev->service_timer, jiffies + HZ);
46a3df9f
S		 3632
3633 ret = hclge_mac_start_phy(hdev);
3634 if (ret)
3635 return ret;
3636
3637 /* reset tqp stats */
3638 hclge_reset_tqp_stats(handle);
3639
3640 return 0;
3641}
3642
3643static void hclge_ae_stop(struct hnae3_handle *handle)
3644{
3645 struct hclge_vport *vport = hclge_get_vport(handle);
3646 struct hclge_dev *hdev = vport->back;
3647 int i, queue_id;
3648
3649 for (i = 0; i < vport->alloc_tqps; i++) {
3650 /* Ring disable */
3651 queue_id = hclge_get_queue_id(handle->kinfo.tqp[i]);
3652 if (queue_id < 0) {
3653 dev_warn(&hdev->pdev->dev,
3654 "Get invalid queue id, ignore it\n");
3655 continue;
3656 }
3657
3658 hclge_tqp_enable(hdev, queue_id, 0, false);
3659 }
3660 /* Mac disable */
3661 hclge_cfg_mac_mode(hdev, false);
3662
3663 hclge_mac_stop_phy(hdev);
3664
3665 /* reset tqp stats */
3666 hclge_reset_tqp_stats(handle);
3667}
3668
3669static int hclge_get_mac_vlan_cmd_status(struct hclge_vport *vport,
3670 u16 cmdq_resp, u8 resp_code,
3671 enum hclge_mac_vlan_tbl_opcode op)
3672{
3673 struct hclge_dev *hdev = vport->back;
3674 int return_status = -EIO;
3675
3676 if (cmdq_resp) {
3677 dev_err(&hdev->pdev->dev,
3678 "cmdq execute failed for get_mac_vlan_cmd_status,status=%d.\n",
3679 cmdq_resp);
3680 return -EIO;
3681 }
3682
3683 if (op == HCLGE_MAC_VLAN_ADD) {
3684 if ((!resp_code) || (resp_code == 1)) {
3685 return_status = 0;
3686 } else if (resp_code == 2) {
3687 return_status = -EIO;
3688 dev_err(&hdev->pdev->dev,
3689 "add mac addr failed for uc_overflow.\n");
3690 } else if (resp_code == 3) {
3691 return_status = -EIO;
3692 dev_err(&hdev->pdev->dev,
3693 "add mac addr failed for mc_overflow.\n");
3694 } else {
3695 dev_err(&hdev->pdev->dev,
3696 "add mac addr failed for undefined, code=%d.\n",
3697 resp_code);
3698 }
3699 } else if (op == HCLGE_MAC_VLAN_REMOVE) {
3700 if (!resp_code) {
3701 return_status = 0;
3702 } else if (resp_code == 1) {
3703 return_status = -EIO;
3704 dev_dbg(&hdev->pdev->dev,
3705 "remove mac addr failed for miss.\n");
3706 } else {
3707 dev_err(&hdev->pdev->dev,
3708 "remove mac addr failed for undefined, code=%d.\n",
3709 resp_code);
3710 }
3711 } else if (op == HCLGE_MAC_VLAN_LKUP) {
3712 if (!resp_code) {
3713 return_status = 0;
3714 } else if (resp_code == 1) {
3715 return_status = -EIO;
3716 dev_dbg(&hdev->pdev->dev,
3717 "lookup mac addr failed for miss.\n");
3718 } else {
3719 dev_err(&hdev->pdev->dev,
3720 "lookup mac addr failed for undefined, code=%d.\n",
3721 resp_code);
3722 }
3723 } else {
3724 return_status = -EIO;
3725 dev_err(&hdev->pdev->dev,
3726 "unknown opcode for get_mac_vlan_cmd_status,opcode=%d.\n",
3727 op);
3728 }
3729
3730 return return_status;
3731}
3732
3733static int hclge_update_desc_vfid(struct hclge_desc *desc, int vfid, bool clr)
3734{
3735 int word_num;
3736 int bit_num;
3737
3738 if (vfid > 255 || vfid < 0)
3739 return -EIO;
3740
3741 if (vfid >= 0 && vfid <= 191) {
3742 word_num = vfid / 32;
3743 bit_num = vfid % 32;
3744 if (clr)
a90bb9a5 3745 desc[1].data[word_num] &= cpu_to_le32(~(1 << bit_num));
46a3df9f 3746 else
a90bb9a5 3747 desc[1].data[word_num] |= cpu_to_le32(1 << bit_num);
46a3df9f
S		 3748 } else {
3749 word_num = (vfid - 192) / 32;
3750 bit_num = vfid % 32;
3751 if (clr)
a90bb9a5 3752 desc[2].data[word_num] &= cpu_to_le32(~(1 << bit_num));
46a3df9f 3753 else
a90bb9a5 3754 desc[2].data[word_num] |= cpu_to_le32(1 << bit_num);
46a3df9f
S		 3755 }
3756
3757 return 0;
3758}
3759
3760static bool hclge_is_all_function_id_zero(struct hclge_desc *desc)
3761{
3762#define HCLGE_DESC_NUMBER 3
3763#define HCLGE_FUNC_NUMBER_PER_DESC 6
3764 int i, j;
3765
3766 for (i = 0; i < HCLGE_DESC_NUMBER; i++)
3767 for (j = 0; j < HCLGE_FUNC_NUMBER_PER_DESC; j++)
3768 if (desc[i].data[j])
3769 return false;
3770
3771 return true;
3772}
3773
d44f9b63 3774static void hclge_prepare_mac_addr(struct hclge_mac_vlan_tbl_entry_cmd *new_req,
46a3df9f
S		 3775 const u8 *addr)
3776{
3777 const unsigned char *mac_addr = addr;
3778 u32 high_val = mac_addr[2] << 16 | (mac_addr[3] << 24) |
3779 (mac_addr[0]) | (mac_addr[1] << 8);
3780 u32 low_val = mac_addr[4] | (mac_addr[5] << 8);
3781
3782 new_req->mac_addr_hi32 = cpu_to_le32(high_val);
3783 new_req->mac_addr_lo16 = cpu_to_le16(low_val & 0xffff);
3784}
3785
1db9b1bf
YL		 3786static u16 hclge_get_mac_addr_to_mta_index(struct hclge_vport *vport,
3787 const u8 *addr)
46a3df9f
S		 3788{
3789 u16 high_val = addr[1] | (addr[0] << 8);
3790 struct hclge_dev *hdev = vport->back;
3791 u32 rsh = 4 - hdev->mta_mac_sel_type;
3792 u16 ret_val = (high_val >> rsh) & 0xfff;
3793
3794 return ret_val;
3795}
3796
3797static int hclge_set_mta_filter_mode(struct hclge_dev *hdev,
3798 enum hclge_mta_dmac_sel_type mta_mac_sel,
3799 bool enable)
3800{
d44f9b63 3801 struct hclge_mta_filter_mode_cmd *req;
46a3df9f
S		 3802 struct hclge_desc desc;
3803 int ret;
3804
d44f9b63 3805 req = (struct hclge_mta_filter_mode_cmd *)desc.data;
46a3df9f
S		 3806 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MTA_MAC_MODE_CFG, false);
3807
3808 hnae_set_bit(req->dmac_sel_en, HCLGE_CFG_MTA_MAC_EN_B,
3809 enable);
3810 hnae_set_field(req->dmac_sel_en, HCLGE_CFG_MTA_MAC_SEL_M,
3811 HCLGE_CFG_MTA_MAC_SEL_S, mta_mac_sel);
3812
3813 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3814 if (ret) {
3815 dev_err(&hdev->pdev->dev,
3816 "Config mat filter mode failed for cmd_send, ret =%d.\n",
3817 ret);
3818 return ret;
3819 }
3820
3821 return 0;
3822}
3823
3824int hclge_cfg_func_mta_filter(struct hclge_dev *hdev,
3825 u8 func_id,
3826 bool enable)
3827{
d44f9b63 3828 struct hclge_cfg_func_mta_filter_cmd *req;
46a3df9f
S		 3829 struct hclge_desc desc;
3830 int ret;
3831
d44f9b63 3832 req = (struct hclge_cfg_func_mta_filter_cmd *)desc.data;
46a3df9f
S		 3833 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MTA_MAC_FUNC_CFG, false);
3834
3835 hnae_set_bit(req->accept, HCLGE_CFG_FUNC_MTA_ACCEPT_B,
3836 enable);
3837 req->function_id = func_id;
3838
3839 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3840 if (ret) {
3841 dev_err(&hdev->pdev->dev,
3842 "Config func_id enable failed for cmd_send, ret =%d.\n",
3843 ret);
3844 return ret;
3845 }
3846
3847 return 0;
3848}
3849
3850static int hclge_set_mta_table_item(struct hclge_vport *vport,
3851 u16 idx,
3852 bool enable)
3853{
3854 struct hclge_dev *hdev = vport->back;
d44f9b63 3855 struct hclge_cfg_func_mta_item_cmd *req;
46a3df9f 3856 struct hclge_desc desc;
a90bb9a5 3857 u16 item_idx = 0;
46a3df9f
S		 3858 int ret;
3859
d44f9b63 3860 req = (struct hclge_cfg_func_mta_item_cmd *)desc.data;
46a3df9f
S		 3861 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MTA_TBL_ITEM_CFG, false);
3862 hnae_set_bit(req->accept, HCLGE_CFG_MTA_ITEM_ACCEPT_B, enable);
3863
a90bb9a5 3864 hnae_set_field(item_idx, HCLGE_CFG_MTA_ITEM_IDX_M,
46a3df9f 3865 HCLGE_CFG_MTA_ITEM_IDX_S, idx);
a90bb9a5 3866 req->item_idx = cpu_to_le16(item_idx);
46a3df9f
S		 3867
3868 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3869 if (ret) {
3870 dev_err(&hdev->pdev->dev,
3871 "Config mta table item failed for cmd_send, ret =%d.\n",
3872 ret);
3873 return ret;
3874 }
3875
3876 return 0;
3877}
3878
3879static int hclge_remove_mac_vlan_tbl(struct hclge_vport *vport,
d44f9b63 3880 struct hclge_mac_vlan_tbl_entry_cmd *req)
46a3df9f
S		 3881{
3882 struct hclge_dev *hdev = vport->back;
3883 struct hclge_desc desc;
3884 u8 resp_code;
a90bb9a5 3885 u16 retval;
46a3df9f
S		 3886 int ret;
3887
3888 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MAC_VLAN_REMOVE, false);
3889
d44f9b63 3890 memcpy(desc.data, req, sizeof(struct hclge_mac_vlan_tbl_entry_cmd));
46a3df9f
S		 3891
3892 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
3893 if (ret) {
3894 dev_err(&hdev->pdev->dev,
3895 "del mac addr failed for cmd_send, ret =%d.\n",
3896 ret);
3897 return ret;
3898 }
a90bb9a5
YL		 3899 resp_code = (le32_to_cpu(desc.data[0]) >> 8) & 0xff;
3900 retval = le16_to_cpu(desc.retval);
46a3df9f 3901
a90bb9a5 3902 return hclge_get_mac_vlan_cmd_status(vport, retval, resp_code,
46a3df9f
S		 3903 HCLGE_MAC_VLAN_REMOVE);
3904}
3905
3906static int hclge_lookup_mac_vlan_tbl(struct hclge_vport *vport,
d44f9b63 3907 struct hclge_mac_vlan_tbl_entry_cmd *req,
46a3df9f
S		 3908 struct hclge_desc *desc,
3909 bool is_mc)
3910{
3911 struct hclge_dev *hdev = vport->back;
3912 u8 resp_code;
a90bb9a5 3913 u16 retval;
46a3df9f
S		 3914 int ret;
3915
3916 hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_MAC_VLAN_ADD, true);
3917 if (is_mc) {
3918 desc[0].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
3919 memcpy(desc[0].data,
3920 req,
d44f9b63 3921 sizeof(struct hclge_mac_vlan_tbl_entry_cmd));
46a3df9f
S		 3922 hclge_cmd_setup_basic_desc(&desc[1],
3923 HCLGE_OPC_MAC_VLAN_ADD,
3924 true);
3925 desc[1].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
3926 hclge_cmd_setup_basic_desc(&desc[2],
3927 HCLGE_OPC_MAC_VLAN_ADD,
3928 true);
3929 ret = hclge_cmd_send(&hdev->hw, desc, 3);
3930 } else {
3931 memcpy(desc[0].data,
3932 req,
d44f9b63 3933 sizeof(struct hclge_mac_vlan_tbl_entry_cmd));
46a3df9f
S		 3934 ret = hclge_cmd_send(&hdev->hw, desc, 1);
3935 }
3936 if (ret) {
3937 dev_err(&hdev->pdev->dev,
3938 "lookup mac addr failed for cmd_send, ret =%d.\n",
3939 ret);
3940 return ret;
3941 }
a90bb9a5
YL		 3942 resp_code = (le32_to_cpu(desc[0].data[0]) >> 8) & 0xff;
3943 retval = le16_to_cpu(desc[0].retval);
46a3df9f 3944
a90bb9a5 3945 return hclge_get_mac_vlan_cmd_status(vport, retval, resp_code,
46a3df9f
S		 3946 HCLGE_MAC_VLAN_LKUP);
3947}
3948
3949static int hclge_add_mac_vlan_tbl(struct hclge_vport *vport,
d44f9b63 3950 struct hclge_mac_vlan_tbl_entry_cmd *req,
46a3df9f
S		 3951 struct hclge_desc *mc_desc)
3952{
3953 struct hclge_dev *hdev = vport->back;
3954 int cfg_status;
3955 u8 resp_code;
a90bb9a5 3956 u16 retval;
46a3df9f
S		 3957 int ret;
3958
3959 if (!mc_desc) {
3960 struct hclge_desc desc;
3961
3962 hclge_cmd_setup_basic_desc(&desc,
3963 HCLGE_OPC_MAC_VLAN_ADD,
3964 false);
d44f9b63
YL		 3965 memcpy(desc.data, req,
3966 sizeof(struct hclge_mac_vlan_tbl_entry_cmd));
46a3df9f 3967 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
a90bb9a5
YL		 3968 resp_code = (le32_to_cpu(desc.data[0]) >> 8) & 0xff;
3969 retval = le16_to_cpu(desc.retval);
3970
3971 cfg_status = hclge_get_mac_vlan_cmd_status(vport, retval,
46a3df9f
S		 3972 resp_code,
3973 HCLGE_MAC_VLAN_ADD);
3974 } else {
c3b6f755 3975 hclge_cmd_reuse_desc(&mc_desc[0], false);
46a3df9f 3976 mc_desc[0].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
c3b6f755 3977 hclge_cmd_reuse_desc(&mc_desc[1], false);
46a3df9f 3978 mc_desc[1].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
c3b6f755 3979 hclge_cmd_reuse_desc(&mc_desc[2], false);
46a3df9f
S		 3980 mc_desc[2].flag &= cpu_to_le16(~HCLGE_CMD_FLAG_NEXT);
3981 memcpy(mc_desc[0].data, req,
d44f9b63 3982 sizeof(struct hclge_mac_vlan_tbl_entry_cmd));
46a3df9f 3983 ret = hclge_cmd_send(&hdev->hw, mc_desc, 3);
a90bb9a5
YL		 3984 resp_code = (le32_to_cpu(mc_desc[0].data[0]) >> 8) & 0xff;
3985 retval = le16_to_cpu(mc_desc[0].retval);
3986
3987 cfg_status = hclge_get_mac_vlan_cmd_status(vport, retval,
46a3df9f
S		 3988 resp_code,
3989 HCLGE_MAC_VLAN_ADD);
3990 }
3991
3992 if (ret) {
3993 dev_err(&hdev->pdev->dev,
3994 "add mac addr failed for cmd_send, ret =%d.\n",
3995 ret);
3996 return ret;
3997 }
3998
3999 return cfg_status;
4000}
4001
4002static int hclge_add_uc_addr(struct hnae3_handle *handle,
4003 const unsigned char *addr)
4004{
4005 struct hclge_vport *vport = hclge_get_vport(handle);
4006
4007 return hclge_add_uc_addr_common(vport, addr);
4008}
4009
4010int hclge_add_uc_addr_common(struct hclge_vport *vport,
4011 const unsigned char *addr)
4012{
4013 struct hclge_dev *hdev = vport->back;
d44f9b63 4014 struct hclge_mac_vlan_tbl_entry_cmd req;
46a3df9f 4015 enum hclge_cmd_status status;
a90bb9a5 4016 u16 egress_port = 0;
46a3df9f
S		 4017
4018 /* mac addr check */
4019 if (is_zero_ether_addr(addr) ||
4020 is_broadcast_ether_addr(addr) ||
4021 is_multicast_ether_addr(addr)) {
4022 dev_err(&hdev->pdev->dev,
4023 "Set_uc mac err! invalid mac:%pM. is_zero:%d,is_br=%d,is_mul=%d\n",
4024 addr,
4025 is_zero_ether_addr(addr),
4026 is_broadcast_ether_addr(addr),
4027 is_multicast_ether_addr(addr));
4028 return -EINVAL;
4029 }
4030
4031 memset(&req, 0, sizeof(req));
4032 hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1);
4033 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
4034 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT1_EN_B, 0);
4035 hnae_set_bit(req.mc_mac_en, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
a90bb9a5
YL		 4036
4037 hnae_set_bit(egress_port, HCLGE_MAC_EPORT_SW_EN_B, 0);
4038 hnae_set_bit(egress_port, HCLGE_MAC_EPORT_TYPE_B, 0);
4039 hnae_set_field(egress_port, HCLGE_MAC_EPORT_VFID_M,
46a3df9f 4040 HCLGE_MAC_EPORT_VFID_S, vport->vport_id);
a90bb9a5 4041 hnae_set_field(egress_port, HCLGE_MAC_EPORT_PFID_M,
46a3df9f 4042 HCLGE_MAC_EPORT_PFID_S, 0);
a90bb9a5
YL		 4043
4044 req.egress_port = cpu_to_le16(egress_port);
46a3df9f
S		 4045
4046 hclge_prepare_mac_addr(&req, addr);
4047
4048 status = hclge_add_mac_vlan_tbl(vport, &req, NULL);
4049
4050 return status;
4051}
4052
4053static int hclge_rm_uc_addr(struct hnae3_handle *handle,
4054 const unsigned char *addr)
4055{
4056 struct hclge_vport *vport = hclge_get_vport(handle);
4057
4058 return hclge_rm_uc_addr_common(vport, addr);
4059}
4060
4061int hclge_rm_uc_addr_common(struct hclge_vport *vport,
4062 const unsigned char *addr)
4063{
4064 struct hclge_dev *hdev = vport->back;
d44f9b63 4065 struct hclge_mac_vlan_tbl_entry_cmd req;
46a3df9f
S		 4066 enum hclge_cmd_status status;
4067
4068 /* mac addr check */
4069 if (is_zero_ether_addr(addr) ||
4070 is_broadcast_ether_addr(addr) ||
4071 is_multicast_ether_addr(addr)) {
4072 dev_dbg(&hdev->pdev->dev,
4073 "Remove mac err! invalid mac:%pM.\n",
4074 addr);
4075 return -EINVAL;
4076 }
4077
4078 memset(&req, 0, sizeof(req));
4079 hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1);
4080 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
4081 hclge_prepare_mac_addr(&req, addr);
4082 status = hclge_remove_mac_vlan_tbl(vport, &req);
4083
4084 return status;
4085}
4086
4087static int hclge_add_mc_addr(struct hnae3_handle *handle,
4088 const unsigned char *addr)
4089{
4090 struct hclge_vport *vport = hclge_get_vport(handle);
4091
4092 return hclge_add_mc_addr_common(vport, addr);
4093}
4094
4095int hclge_add_mc_addr_common(struct hclge_vport *vport,
4096 const unsigned char *addr)
4097{
4098 struct hclge_dev *hdev = vport->back;
d44f9b63 4099 struct hclge_mac_vlan_tbl_entry_cmd req;
46a3df9f
S		 4100 struct hclge_desc desc[3];
4101 u16 tbl_idx;
4102 int status;
4103
4104 /* mac addr check */
4105 if (!is_multicast_ether_addr(addr)) {
4106 dev_err(&hdev->pdev->dev,
4107 "Add mc mac err! invalid mac:%pM.\n",
4108 addr);
4109 return -EINVAL;
4110 }
4111 memset(&req, 0, sizeof(req));
4112 hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1);
4113 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
4114 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT1_EN_B, 1);
4115 hnae_set_bit(req.mc_mac_en, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
4116 hclge_prepare_mac_addr(&req, addr);
4117 status = hclge_lookup_mac_vlan_tbl(vport, &req, desc, true);
4118 if (!status) {
4119 /* This mac addr exist, update VFID for it */
4120 hclge_update_desc_vfid(desc, vport->vport_id, false);
4121 status = hclge_add_mac_vlan_tbl(vport, &req, desc);
4122 } else {
4123 /* This mac addr do not exist, add new entry for it */
4124 memset(desc[0].data, 0, sizeof(desc[0].data));
4125 memset(desc[1].data, 0, sizeof(desc[0].data));
4126 memset(desc[2].data, 0, sizeof(desc[0].data));
4127 hclge_update_desc_vfid(desc, vport->vport_id, false);
4128 status = hclge_add_mac_vlan_tbl(vport, &req, desc);
4129 }
4130
4131 /* Set MTA table for this MAC address */
4132 tbl_idx = hclge_get_mac_addr_to_mta_index(vport, addr);
4133 status = hclge_set_mta_table_item(vport, tbl_idx, true);
4134
4135 return status;
4136}
4137
4138static int hclge_rm_mc_addr(struct hnae3_handle *handle,
4139 const unsigned char *addr)
4140{
4141 struct hclge_vport *vport = hclge_get_vport(handle);
4142
4143 return hclge_rm_mc_addr_common(vport, addr);
4144}
4145
4146int hclge_rm_mc_addr_common(struct hclge_vport *vport,
4147 const unsigned char *addr)
4148{
4149 struct hclge_dev *hdev = vport->back;
d44f9b63 4150 struct hclge_mac_vlan_tbl_entry_cmd req;
46a3df9f
S		 4151 enum hclge_cmd_status status;
4152 struct hclge_desc desc[3];
4153 u16 tbl_idx;
4154
4155 /* mac addr check */
4156 if (!is_multicast_ether_addr(addr)) {
4157 dev_dbg(&hdev->pdev->dev,
4158 "Remove mc mac err! invalid mac:%pM.\n",
4159 addr);
4160 return -EINVAL;
4161 }
4162
4163 memset(&req, 0, sizeof(req));
4164 hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1);
4165 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
4166 hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT1_EN_B, 1);
4167 hnae_set_bit(req.mc_mac_en, HCLGE_MAC_VLAN_BIT0_EN_B, 0);
4168 hclge_prepare_mac_addr(&req, addr);
4169 status = hclge_lookup_mac_vlan_tbl(vport, &req, desc, true);
4170 if (!status) {
4171 /* This mac addr exist, remove this handle's VFID for it */
4172 hclge_update_desc_vfid(desc, vport->vport_id, true);
4173
4174 if (hclge_is_all_function_id_zero(desc))
4175 /* All the vfid is zero, so need to delete this entry */
4176 status = hclge_remove_mac_vlan_tbl(vport, &req);
4177 else
4178 /* Not all the vfid is zero, update the vfid */
4179 status = hclge_add_mac_vlan_tbl(vport, &req, desc);
4180
4181 } else {
4182 /* This mac addr do not exist, can't delete it */
4183 dev_err(&hdev->pdev->dev,
d7629e74 4184 "Rm multicast mac addr failed, ret = %d.\n",
46a3df9f
S		 4185 status);
4186 return -EIO;
4187 }
4188
4189 /* Set MTB table for this MAC address */
4190 tbl_idx = hclge_get_mac_addr_to_mta_index(vport, addr);
4191 status = hclge_set_mta_table_item(vport, tbl_idx, false);
4192
4193 return status;
4194}
4195
4196static void hclge_get_mac_addr(struct hnae3_handle *handle, u8 *p)
4197{
4198 struct hclge_vport *vport = hclge_get_vport(handle);
4199 struct hclge_dev *hdev = vport->back;
4200
4201 ether_addr_copy(p, hdev->hw.mac.mac_addr);
4202}
4203
4204static int hclge_set_mac_addr(struct hnae3_handle *handle, void *p)
4205{
4206 const unsigned char *new_addr = (const unsigned char *)p;
4207 struct hclge_vport *vport = hclge_get_vport(handle);
4208 struct hclge_dev *hdev = vport->back;
4209
4210 /* mac addr check */
4211 if (is_zero_ether_addr(new_addr) ||
4212 is_broadcast_ether_addr(new_addr) ||
4213 is_multicast_ether_addr(new_addr)) {
4214 dev_err(&hdev->pdev->dev,
4215 "Change uc mac err! invalid mac:%p.\n",
4216 new_addr);
4217 return -EINVAL;
4218 }
4219
4220 hclge_rm_uc_addr(handle, hdev->hw.mac.mac_addr);
4221
4222 if (!hclge_add_uc_addr(handle, new_addr)) {
4223 ether_addr_copy(hdev->hw.mac.mac_addr, new_addr);
4224 return 0;
4225 }
4226
4227 return -EIO;
4228}
4229
4230static int hclge_set_vlan_filter_ctrl(struct hclge_dev *hdev, u8 vlan_type,
4231 bool filter_en)
4232{
d44f9b63 4233 struct hclge_vlan_filter_ctrl_cmd *req;
46a3df9f
S		 4234 struct hclge_desc desc;
4235 int ret;
4236
4237 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_VLAN_FILTER_CTRL, false);
4238
d44f9b63 4239 req = (struct hclge_vlan_filter_ctrl_cmd *)desc.data;
46a3df9f
S		 4240 req->vlan_type = vlan_type;
4241 req->vlan_fe = filter_en;
4242
4243 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
4244 if (ret) {
4245 dev_err(&hdev->pdev->dev, "set vlan filter fail, ret =%d.\n",
4246 ret);
4247 return ret;
4248 }
4249
4250 return 0;
4251}
4252
d818396d
JS		 4253#define HCLGE_FILTER_TYPE_VF 0
4254#define HCLGE_FILTER_TYPE_PORT 1
4255
4256static void hclge_enable_vlan_filter(struct hnae3_handle *handle, bool enable)
4257{
4258 struct hclge_vport *vport = hclge_get_vport(handle);
4259 struct hclge_dev *hdev = vport->back;
4260
4261 hclge_set_vlan_filter_ctrl(hdev, HCLGE_FILTER_TYPE_VF, enable);
4262}
4263
46a3df9f
S		 4264int hclge_set_vf_vlan_common(struct hclge_dev *hdev, int vfid,
4265 bool is_kill, u16 vlan, u8 qos, __be16 proto)
4266{
4267#define HCLGE_MAX_VF_BYTES 16
d44f9b63
YL		 4268 struct hclge_vlan_filter_vf_cfg_cmd *req0;
4269 struct hclge_vlan_filter_vf_cfg_cmd *req1;
46a3df9f
S		 4270 struct hclge_desc desc[2];
4271 u8 vf_byte_val;
4272 u8 vf_byte_off;
4273 int ret;
4274
4275 hclge_cmd_setup_basic_desc(&desc[0],
4276 HCLGE_OPC_VLAN_FILTER_VF_CFG, false);
4277 hclge_cmd_setup_basic_desc(&desc[1],
4278 HCLGE_OPC_VLAN_FILTER_VF_CFG, false);
4279
4280 desc[0].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT);
4281
4282 vf_byte_off = vfid / 8;
4283 vf_byte_val = 1 << (vfid % 8);
4284
d44f9b63
YL		 4285 req0 = (struct hclge_vlan_filter_vf_cfg_cmd *)desc[0].data;
4286 req1 = (struct hclge_vlan_filter_vf_cfg_cmd *)desc[1].data;
46a3df9f 4287
a90bb9a5 4288 req0->vlan_id = cpu_to_le16(vlan);
46a3df9f
S		 4289 req0->vlan_cfg = is_kill;
4290
4291 if (vf_byte_off < HCLGE_MAX_VF_BYTES)
4292 req0->vf_bitmap[vf_byte_off] = vf_byte_val;
4293 else
4294 req1->vf_bitmap[vf_byte_off - HCLGE_MAX_VF_BYTES] = vf_byte_val;
4295
4296 ret = hclge_cmd_send(&hdev->hw, desc, 2);
4297 if (ret) {
4298 dev_err(&hdev->pdev->dev,
4299 "Send vf vlan command fail, ret =%d.\n",
4300 ret);
4301 return ret;
4302 }
4303
4304 if (!is_kill) {
4305 if (!req0->resp_code || req0->resp_code == 1)
4306 return 0;
4307
4308 dev_err(&hdev->pdev->dev,
4309 "Add vf vlan filter fail, ret =%d.\n",
4310 req0->resp_code);
4311 } else {
4312 if (!req0->resp_code)
4313 return 0;
4314
4315 dev_err(&hdev->pdev->dev,
4316 "Kill vf vlan filter fail, ret =%d.\n",
4317 req0->resp_code);
4318 }
4319
4320 return -EIO;
4321}
4322
4323static int hclge_set_port_vlan_filter(struct hnae3_handle *handle,
4324 __be16 proto, u16 vlan_id,
4325 bool is_kill)
4326{
4327 struct hclge_vport *vport = hclge_get_vport(handle);
4328 struct hclge_dev *hdev = vport->back;
d44f9b63 4329 struct hclge_vlan_filter_pf_cfg_cmd *req;
46a3df9f
S		 4330 struct hclge_desc desc;
4331 u8 vlan_offset_byte_val;
4332 u8 vlan_offset_byte;
4333 u8 vlan_offset_160;
4334 int ret;
4335
4336 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_VLAN_FILTER_PF_CFG, false);
4337
4338 vlan_offset_160 = vlan_id / 160;
4339 vlan_offset_byte = (vlan_id % 160) / 8;
4340 vlan_offset_byte_val = 1 << (vlan_id % 8);
4341
d44f9b63 4342 req = (struct hclge_vlan_filter_pf_cfg_cmd *)desc.data;
46a3df9f
S		 4343 req->vlan_offset = vlan_offset_160;
4344 req->vlan_cfg = is_kill;
4345 req->vlan_offset_bitmap[vlan_offset_byte] = vlan_offset_byte_val;
4346
4347 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
4348 if (ret) {
4349 dev_err(&hdev->pdev->dev,
4350 "port vlan command, send fail, ret =%d.\n",
4351 ret);
4352 return ret;
4353 }
4354
4355 ret = hclge_set_vf_vlan_common(hdev, 0, is_kill, vlan_id, 0, proto);
4356 if (ret) {
4357 dev_err(&hdev->pdev->dev,
4358 "Set pf vlan filter config fail, ret =%d.\n",
4359 ret);
4360 return -EIO;
4361 }
4362
4363 return 0;
4364}
4365
4366static int hclge_set_vf_vlan_filter(struct hnae3_handle *handle, int vfid,
4367 u16 vlan, u8 qos, __be16 proto)
4368{
4369 struct hclge_vport *vport = hclge_get_vport(handle);
4370 struct hclge_dev *hdev = vport->back;
4371
4372 if ((vfid >= hdev->num_alloc_vfs) || (vlan > 4095) || (qos > 7))
4373 return -EINVAL;
4374 if (proto != htons(ETH_P_8021Q))
4375 return -EPROTONOSUPPORT;
4376
4377 return hclge_set_vf_vlan_common(hdev, vfid, false, vlan, qos, proto);
4378}
4379
e62f2a6b
PL		 4380static int hclge_set_vlan_tx_offload_cfg(struct hclge_vport *vport)
4381{
4382 struct hclge_tx_vtag_cfg *vcfg = &vport->txvlan_cfg;
4383 struct hclge_vport_vtag_tx_cfg_cmd *req;
4384 struct hclge_dev *hdev = vport->back;
4385 struct hclge_desc desc;
4386 int status;
4387
4388 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_VLAN_PORT_TX_CFG, false);
4389
4390 req = (struct hclge_vport_vtag_tx_cfg_cmd *)desc.data;
4391 req->def_vlan_tag1 = cpu_to_le16(vcfg->default_tag1);
4392 req->def_vlan_tag2 = cpu_to_le16(vcfg->default_tag2);
4393 hnae_set_bit(req->vport_vlan_cfg, HCLGE_ACCEPT_TAG_B,
4394 vcfg->accept_tag ? 1 : 0);
4395 hnae_set_bit(req->vport_vlan_cfg, HCLGE_ACCEPT_UNTAG_B,
4396 vcfg->accept_untag ? 1 : 0);
4397 hnae_set_bit(req->vport_vlan_cfg, HCLGE_PORT_INS_TAG1_EN_B,
4398 vcfg->insert_tag1_en ? 1 : 0);
4399 hnae_set_bit(req->vport_vlan_cfg, HCLGE_PORT_INS_TAG2_EN_B,
4400 vcfg->insert_tag2_en ? 1 : 0);
4401 hnae_set_bit(req->vport_vlan_cfg, HCLGE_CFG_NIC_ROCE_SEL_B, 0);
4402
4403 req->vf_offset = vport->vport_id / HCLGE_VF_NUM_PER_CMD;
4404 req->vf_bitmap[req->vf_offset] =
4405 1 << (vport->vport_id % HCLGE_VF_NUM_PER_BYTE);
4406
4407 status = hclge_cmd_send(&hdev->hw, &desc, 1);
4408 if (status)
4409 dev_err(&hdev->pdev->dev,
4410 "Send port txvlan cfg command fail, ret =%d\n",
4411 status);
4412
4413 return status;
4414}
4415
4416static int hclge_set_vlan_rx_offload_cfg(struct hclge_vport *vport)
4417{
4418 struct hclge_rx_vtag_cfg *vcfg = &vport->rxvlan_cfg;
4419 struct hclge_vport_vtag_rx_cfg_cmd *req;
4420 struct hclge_dev *hdev = vport->back;
4421 struct hclge_desc desc;
4422 int status;
4423
4424 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_VLAN_PORT_RX_CFG, false);
4425
4426 req = (struct hclge_vport_vtag_rx_cfg_cmd *)desc.data;
4427 hnae_set_bit(req->vport_vlan_cfg, HCLGE_REM_TAG1_EN_B,
4428 vcfg->strip_tag1_en ? 1 : 0);
4429 hnae_set_bit(req->vport_vlan_cfg, HCLGE_REM_TAG2_EN_B,
4430 vcfg->strip_tag2_en ? 1 : 0);
4431 hnae_set_bit(req->vport_vlan_cfg, HCLGE_SHOW_TAG1_EN_B,
4432 vcfg->vlan1_vlan_prionly ? 1 : 0);
4433 hnae_set_bit(req->vport_vlan_cfg, HCLGE_SHOW_TAG2_EN_B,
4434 vcfg->vlan2_vlan_prionly ? 1 : 0);
4435
4436 req->vf_offset = vport->vport_id / HCLGE_VF_NUM_PER_CMD;
4437 req->vf_bitmap[req->vf_offset] =
4438 1 << (vport->vport_id % HCLGE_VF_NUM_PER_BYTE);
4439
4440 status = hclge_cmd_send(&hdev->hw, &desc, 1);
4441 if (status)
4442 dev_err(&hdev->pdev->dev,
4443 "Send port rxvlan cfg command fail, ret =%d\n",
4444 status);
4445
4446 return status;
4447}
4448
4449static int hclge_set_vlan_protocol_type(struct hclge_dev *hdev)
4450{
4451 struct hclge_rx_vlan_type_cfg_cmd *rx_req;
4452 struct hclge_tx_vlan_type_cfg_cmd *tx_req;
4453 struct hclge_desc desc;
4454 int status;
4455
4456 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MAC_VLAN_TYPE_ID, false);
4457 rx_req = (struct hclge_rx_vlan_type_cfg_cmd *)desc.data;
4458 rx_req->ot_fst_vlan_type =
4459 cpu_to_le16(hdev->vlan_type_cfg.rx_ot_fst_vlan_type);
4460 rx_req->ot_sec_vlan_type =
4461 cpu_to_le16(hdev->vlan_type_cfg.rx_ot_sec_vlan_type);
4462 rx_req->in_fst_vlan_type =
4463 cpu_to_le16(hdev->vlan_type_cfg.rx_in_fst_vlan_type);
4464 rx_req->in_sec_vlan_type =
4465 cpu_to_le16(hdev->vlan_type_cfg.rx_in_sec_vlan_type);
4466
4467 status = hclge_cmd_send(&hdev->hw, &desc, 1);
4468 if (status) {
4469 dev_err(&hdev->pdev->dev,
4470 "Send rxvlan protocol type command fail, ret =%d\n",
4471 status);
4472 return status;
4473 }
4474
4475 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MAC_VLAN_INSERT, false);
4476
4477 tx_req = (struct hclge_tx_vlan_type_cfg_cmd *)&desc.data;
4478 tx_req->ot_vlan_type = cpu_to_le16(hdev->vlan_type_cfg.tx_ot_vlan_type);
4479 tx_req->in_vlan_type = cpu_to_le16(hdev->vlan_type_cfg.tx_in_vlan_type);
4480
4481 status = hclge_cmd_send(&hdev->hw, &desc, 1);
4482 if (status)
4483 dev_err(&hdev->pdev->dev,
4484 "Send txvlan protocol type command fail, ret =%d\n",
4485 status);
4486
4487 return status;
4488}
4489
46a3df9f
S		 4490static int hclge_init_vlan_config(struct hclge_dev *hdev)
4491{
e62f2a6b
PL		 4492#define HCLGE_DEF_VLAN_TYPE 0x8100
4493
5e43aef8 4494 struct hnae3_handle *handle;
e62f2a6b 4495 struct hclge_vport *vport;
46a3df9f 4496 int ret;
e62f2a6b
PL		 4497 int i;
4498
4499 ret = hclge_set_vlan_filter_ctrl(hdev, HCLGE_FILTER_TYPE_VF, true);
4500 if (ret)
4501 return ret;
46a3df9f 4502
e62f2a6b 4503 ret = hclge_set_vlan_filter_ctrl(hdev, HCLGE_FILTER_TYPE_PORT, true);
46a3df9f
S		 4504 if (ret)
4505 return ret;
4506
e62f2a6b
PL		 4507 hdev->vlan_type_cfg.rx_in_fst_vlan_type = HCLGE_DEF_VLAN_TYPE;
4508 hdev->vlan_type_cfg.rx_in_sec_vlan_type = HCLGE_DEF_VLAN_TYPE;
4509 hdev->vlan_type_cfg.rx_ot_fst_vlan_type = HCLGE_DEF_VLAN_TYPE;
4510 hdev->vlan_type_cfg.rx_ot_sec_vlan_type = HCLGE_DEF_VLAN_TYPE;
4511 hdev->vlan_type_cfg.tx_ot_vlan_type = HCLGE_DEF_VLAN_TYPE;
4512 hdev->vlan_type_cfg.tx_in_vlan_type = HCLGE_DEF_VLAN_TYPE;
4513
4514 ret = hclge_set_vlan_protocol_type(hdev);
5e43aef8
L		 4515 if (ret)
4516 return ret;
46a3df9f 4517
e62f2a6b
PL		 4518 for (i = 0; i < hdev->num_alloc_vport; i++) {
4519 vport = &hdev->vport[i];
4520 vport->txvlan_cfg.accept_tag = true;
4521 vport->txvlan_cfg.accept_untag = true;
4522 vport->txvlan_cfg.insert_tag1_en = false;
4523 vport->txvlan_cfg.insert_tag2_en = false;
4524 vport->txvlan_cfg.default_tag1 = 0;
4525 vport->txvlan_cfg.default_tag2 = 0;
4526
4527 ret = hclge_set_vlan_tx_offload_cfg(vport);
4528 if (ret)
4529 return ret;
4530
4531 vport->rxvlan_cfg.strip_tag1_en = false;
4532 vport->rxvlan_cfg.strip_tag2_en = true;
4533 vport->rxvlan_cfg.vlan1_vlan_prionly = false;
4534 vport->rxvlan_cfg.vlan2_vlan_prionly = false;
4535
4536 ret = hclge_set_vlan_rx_offload_cfg(vport);
4537 if (ret)
4538 return ret;
4539 }
4540
5e43aef8
L		 4541 handle = &hdev->vport[0].nic;
4542 return hclge_set_port_vlan_filter(handle, htons(ETH_P_8021Q), 0, false);
46a3df9f
S		 4543}
4544
5f9a7732
PL		 4545static int hclge_en_hw_strip_rxvtag(struct hnae3_handle *handle, bool enable)
4546{
4547 struct hclge_vport *vport = hclge_get_vport(handle);
4548
4549 vport->rxvlan_cfg.strip_tag1_en = false;
4550 vport->rxvlan_cfg.strip_tag2_en = enable;
4551 vport->rxvlan_cfg.vlan1_vlan_prionly = false;
4552 vport->rxvlan_cfg.vlan2_vlan_prionly = false;
4553
4554 return hclge_set_vlan_rx_offload_cfg(vport);
4555}
4556
46a3df9f
S		 4557static int hclge_set_mtu(struct hnae3_handle *handle, int new_mtu)
4558{
4559 struct hclge_vport *vport = hclge_get_vport(handle);
d44f9b63 4560 struct hclge_config_max_frm_size_cmd *req;
46a3df9f
S		 4561 struct hclge_dev *hdev = vport->back;
4562 struct hclge_desc desc;
4563 int ret;
4564
4565 if ((new_mtu < HCLGE_MAC_MIN_MTU) || (new_mtu > HCLGE_MAC_MAX_MTU))
4566 return -EINVAL;
4567
4568 hdev->mps = new_mtu;
4569 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_MAX_FRM_SIZE, false);
4570
d44f9b63 4571 req = (struct hclge_config_max_frm_size_cmd *)desc.data;
46a3df9f
S		 4572 req->max_frm_size = cpu_to_le16(new_mtu);
4573
4574 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
4575 if (ret) {
4576 dev_err(&hdev->pdev->dev, "set mtu fail, ret =%d.\n", ret);
4577 return ret;
4578 }
4579
4580 return 0;
4581}
4582
4583static int hclge_send_reset_tqp_cmd(struct hclge_dev *hdev, u16 queue_id,
4584 bool enable)
4585{
d44f9b63 4586 struct hclge_reset_tqp_queue_cmd *req;
46a3df9f
S		 4587 struct hclge_desc desc;
4588 int ret;
4589
4590 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RESET_TQP_QUEUE, false);
4591
d44f9b63 4592 req = (struct hclge_reset_tqp_queue_cmd *)desc.data;
46a3df9f
S		 4593 req->tqp_id = cpu_to_le16(queue_id & HCLGE_RING_ID_MASK);
4594 hnae_set_bit(req->reset_req, HCLGE_TQP_RESET_B, enable);
4595
4596 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
4597 if (ret) {
4598 dev_err(&hdev->pdev->dev,
4599 "Send tqp reset cmd error, status =%d\n", ret);
4600 return ret;
4601 }
4602
4603 return 0;
4604}
4605
4606static int hclge_get_reset_status(struct hclge_dev *hdev, u16 queue_id)
4607{
d44f9b63 4608 struct hclge_reset_tqp_queue_cmd *req;
46a3df9f
S		 4609 struct hclge_desc desc;
4610 int ret;
4611
4612 hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RESET_TQP_QUEUE, true);
4613
d44f9b63 4614 req = (struct hclge_reset_tqp_queue_cmd *)desc.data;
46a3df9f
S		 4615 req->tqp_id = cpu_to_le16(queue_id & HCLGE_RING_ID_MASK);
4616
4617 ret = hclge_cmd_send(&hdev->hw, &desc, 1);
4618 if (ret) {
4619 dev_err(&hdev->pdev->dev,
4620 "Get reset status error, status =%d\n", ret);
4621 return ret;
4622 }
4623
4624 return hnae_get_bit(req->ready_to_reset, HCLGE_TQP_RESET_B);
4625}
4626
63d7e66f 4627void hclge_reset_tqp(struct hnae3_handle *handle, u16 queue_id)
46a3df9f
S		 4628{
4629 struct hclge_vport *vport = hclge_get_vport(handle);
4630 struct hclge_dev *hdev = vport->back;
4631 int reset_try_times = 0;
4632 int reset_status;
4633 int ret;
4634
4635 ret = hclge_tqp_enable(hdev, queue_id, 0, false);
4636 if (ret) {
4637 dev_warn(&hdev->pdev->dev, "Disable tqp fail, ret = %d\n", ret);
4638 return;
4639 }
4640
4641 ret = hclge_send_reset_tqp_cmd(hdev, queue_id, true);
4642 if (ret) {
4643 dev_warn(&hdev->pdev->dev,
4644 "Send reset tqp cmd fail, ret = %d\n", ret);
4645 return;
4646 }
4647
4648 reset_try_times = 0;
4649 while (reset_try_times++ < HCLGE_TQP_RESET_TRY_TIMES) {
4650 /* Wait for tqp hw reset */
4651 msleep(20);
4652 reset_status = hclge_get_reset_status(hdev, queue_id);
4653 if (reset_status)
4654 break;
4655 }
4656
4657 if (reset_try_times >= HCLGE_TQP_RESET_TRY_TIMES) {
4658 dev_warn(&hdev->pdev->dev, "Reset TQP fail\n");
4659 return;
4660 }
4661
4662 ret = hclge_send_reset_tqp_cmd(hdev, queue_id, false);
4663 if (ret) {
4664 dev_warn(&hdev->pdev->dev,
4665 "Deassert the soft reset fail, ret = %d\n", ret);
4666 return;
4667 }
4668}
4669
4670static u32 hclge_get_fw_version(struct hnae3_handle *handle)
4671{
4672 struct hclge_vport *vport = hclge_get_vport(handle);
4673 struct hclge_dev *hdev = vport->back;
4674
4675 return hdev->fw_version;
4676}
4677
a2cfbadb
PL		 4678static void hclge_get_flowctrl_adv(struct hnae3_handle *handle,
4679 u32 *flowctrl_adv)
4680{
4681 struct hclge_vport *vport = hclge_get_vport(handle);
4682 struct hclge_dev *hdev = vport->back;
4683 struct phy_device *phydev = hdev->hw.mac.phydev;
4684
4685 if (!phydev)
4686 return;
4687
4688 *flowctrl_adv |= (phydev->advertising & ADVERTISED_Pause) |
4689 (phydev->advertising & ADVERTISED_Asym_Pause);
4690}
4691
09ea401e
PL		 4692static void hclge_set_flowctrl_adv(struct hclge_dev *hdev, u32 rx_en, u32 tx_en)
4693{
4694 struct phy_device *phydev = hdev->hw.mac.phydev;
4695
4696 if (!phydev)
4697 return;
4698
4699 phydev->advertising &= ~(ADVERTISED_Pause | ADVERTISED_Asym_Pause);
4700
4701 if (rx_en)
4702 phydev->advertising |= ADVERTISED_Pause | ADVERTISED_Asym_Pause;
4703
4704 if (tx_en)
4705 phydev->advertising ^= ADVERTISED_Asym_Pause;
4706}
4707
4708static int hclge_cfg_pauseparam(struct hclge_dev *hdev, u32 rx_en, u32 tx_en)
4709{
09ea401e
PL		 4710 int ret;
4711
4712 if (rx_en && tx_en)
7a28a82a 4713 hdev->fc_mode_last_time = HCLGE_FC_FULL;
09ea401e 4714 else if (rx_en && !tx_en)
7a28a82a 4715 hdev->fc_mode_last_time = HCLGE_FC_RX_PAUSE;
09ea401e 4716 else if (!rx_en && tx_en)
7a28a82a 4717 hdev->fc_mode_last_time = HCLGE_FC_TX_PAUSE;
09ea401e 4718 else
7a28a82a 4719 hdev->fc_mode_last_time = HCLGE_FC_NONE;
09ea401e 4720
7a28a82a 4721 if (hdev->tm_info.fc_mode == HCLGE_FC_PFC)
09ea401e 4722 return 0;
09ea401e
PL		 4723
4724 ret = hclge_mac_pause_en_cfg(hdev, tx_en, rx_en);
4725 if (ret) {
4726 dev_err(&hdev->pdev->dev, "configure pauseparam error, ret = %d.\n",
4727 ret);
4728 return ret;
4729 }
4730
7a28a82a 4731 hdev->tm_info.fc_mode = hdev->fc_mode_last_time;
09ea401e
PL		 4732
4733 return 0;
4734}
4735
6282f2ea
PL		 4736int hclge_cfg_flowctrl(struct hclge_dev *hdev)
4737{
4738 struct phy_device *phydev = hdev->hw.mac.phydev;
4739 u16 remote_advertising = 0;
4740 u16 local_advertising = 0;
4741 u32 rx_pause, tx_pause;
4742 u8 flowctl;
4743
4744 if (!phydev->link || !phydev->autoneg)
4745 return 0;
4746
4747 if (phydev->advertising & ADVERTISED_Pause)
4748 local_advertising = ADVERTISE_PAUSE_CAP;
4749
4750 if (phydev->advertising & ADVERTISED_Asym_Pause)
4751 local_advertising |= ADVERTISE_PAUSE_ASYM;
4752
4753 if (phydev->pause)
4754 remote_advertising = LPA_PAUSE_CAP;
4755
4756 if (phydev->asym_pause)
4757 remote_advertising |= LPA_PAUSE_ASYM;
4758
4759 flowctl = mii_resolve_flowctrl_fdx(local_advertising,
4760 remote_advertising);
4761 tx_pause = flowctl & FLOW_CTRL_TX;
4762 rx_pause = flowctl & FLOW_CTRL_RX;
4763
4764 if (phydev->duplex == HCLGE_MAC_HALF) {
4765 tx_pause = 0;
4766 rx_pause = 0;
4767 }
4768
4769 return hclge_cfg_pauseparam(hdev, rx_pause, tx_pause);
4770}
4771
46a3df9f
S		 4772static void hclge_get_pauseparam(struct hnae3_handle *handle, u32 *auto_neg,
4773 u32 *rx_en, u32 *tx_en)
4774{
4775 struct hclge_vport *vport = hclge_get_vport(handle);
4776 struct hclge_dev *hdev = vport->back;
4777
4778 *auto_neg = hclge_get_autoneg(handle);
4779
4780 if (hdev->tm_info.fc_mode == HCLGE_FC_PFC) {
4781 *rx_en = 0;
4782 *tx_en = 0;
4783 return;
4784 }
4785
4786 if (hdev->tm_info.fc_mode == HCLGE_FC_RX_PAUSE) {
4787 *rx_en = 1;
4788 *tx_en = 0;
4789 } else if (hdev->tm_info.fc_mode == HCLGE_FC_TX_PAUSE) {
4790 *tx_en = 1;
4791 *rx_en = 0;
4792 } else if (hdev->tm_info.fc_mode == HCLGE_FC_FULL) {
4793 *rx_en = 1;
4794 *tx_en = 1;
4795 } else {
4796 *rx_en = 0;
4797 *tx_en = 0;
4798 }
4799}
4800
09ea401e
PL		 4801static int hclge_set_pauseparam(struct hnae3_handle *handle, u32 auto_neg,
4802 u32 rx_en, u32 tx_en)
4803{
4804 struct hclge_vport *vport = hclge_get_vport(handle);
4805 struct hclge_dev *hdev = vport->back;
4806 struct phy_device *phydev = hdev->hw.mac.phydev;
4807 u32 fc_autoneg;
4808
4809 /* Only support flow control negotiation for netdev with
4810 * phy attached for now.
4811 */
4812 if (!phydev)
4813 return -EOPNOTSUPP;
4814
4815 fc_autoneg = hclge_get_autoneg(handle);
4816 if (auto_neg != fc_autoneg) {
4817 dev_info(&hdev->pdev->dev,
4818 "To change autoneg please use: ethtool -s <dev> autoneg <on|off>\n");
4819 return -EOPNOTSUPP;
4820 }
4821
4822 if (hdev->tm_info.fc_mode == HCLGE_FC_PFC) {
4823 dev_info(&hdev->pdev->dev,
4824 "Priority flow control enabled. Cannot set link flow control.\n");
4825 return -EOPNOTSUPP;
4826 }
4827
4828 hclge_set_flowctrl_adv(hdev, rx_en, tx_en);
4829
4830 if (!fc_autoneg)
4831 return hclge_cfg_pauseparam(hdev, rx_en, tx_en);
4832
4833 return phy_start_aneg(phydev);
4834}
4835
46a3df9f
S		 4836static void hclge_get_ksettings_an_result(struct hnae3_handle *handle,
4837 u8 *auto_neg, u32 *speed, u8 *duplex)
4838{
4839 struct hclge_vport *vport = hclge_get_vport(handle);
4840 struct hclge_dev *hdev = vport->back;
4841
4842 if (speed)
4843 *speed = hdev->hw.mac.speed;
4844 if (duplex)
4845 *duplex = hdev->hw.mac.duplex;
4846 if (auto_neg)
4847 *auto_neg = hdev->hw.mac.autoneg;
4848}
4849
4850static void hclge_get_media_type(struct hnae3_handle *handle, u8 *media_type)
4851{
4852 struct hclge_vport *vport = hclge_get_vport(handle);
4853 struct hclge_dev *hdev = vport->back;
4854
4855 if (media_type)
4856 *media_type = hdev->hw.mac.media_type;
4857}
4858
4859static void hclge_get_mdix_mode(struct hnae3_handle *handle,
4860 u8 *tp_mdix_ctrl, u8 *tp_mdix)
4861{
4862 struct hclge_vport *vport = hclge_get_vport(handle);
4863 struct hclge_dev *hdev = vport->back;
4864 struct phy_device *phydev = hdev->hw.mac.phydev;
4865 int mdix_ctrl, mdix, retval, is_resolved;
4866
4867 if (!phydev) {
4868 *tp_mdix_ctrl = ETH_TP_MDI_INVALID;
4869 *tp_mdix = ETH_TP_MDI_INVALID;
4870 return;
4871 }
4872
4873 phy_write(phydev, HCLGE_PHY_PAGE_REG, HCLGE_PHY_PAGE_MDIX);
4874
4875 retval = phy_read(phydev, HCLGE_PHY_CSC_REG);
4876 mdix_ctrl = hnae_get_field(retval, HCLGE_PHY_MDIX_CTRL_M,
4877 HCLGE_PHY_MDIX_CTRL_S);
4878
4879 retval = phy_read(phydev, HCLGE_PHY_CSS_REG);
4880 mdix = hnae_get_bit(retval, HCLGE_PHY_MDIX_STATUS_B);
4881 is_resolved = hnae_get_bit(retval, HCLGE_PHY_SPEED_DUP_RESOLVE_B);
4882
4883 phy_write(phydev, HCLGE_PHY_PAGE_REG, HCLGE_PHY_PAGE_COPPER);
4884
4885 switch (mdix_ctrl) {
4886 case 0x0:
4887 *tp_mdix_ctrl = ETH_TP_MDI;
4888 break;
4889 case 0x1:
4890 *tp_mdix_ctrl = ETH_TP_MDI_X;
4891 break;
4892 case 0x3:
4893 *tp_mdix_ctrl = ETH_TP_MDI_AUTO;
4894 break;
4895 default:
4896 *tp_mdix_ctrl = ETH_TP_MDI_INVALID;
4897 break;
4898 }
4899
4900 if (!is_resolved)
4901 *tp_mdix = ETH_TP_MDI_INVALID;
4902 else if (mdix)
4903 *tp_mdix = ETH_TP_MDI_X;
4904 else
4905 *tp_mdix = ETH_TP_MDI;
4906}
4907
4908static int hclge_init_client_instance(struct hnae3_client *client,
4909 struct hnae3_ae_dev *ae_dev)
4910{
4911 struct hclge_dev *hdev = ae_dev->priv;
4912 struct hclge_vport *vport;
4913 int i, ret;
4914
4915 for (i = 0; i < hdev->num_vmdq_vport + 1; i++) {
4916 vport = &hdev->vport[i];
4917
4918 switch (client->type) {
4919 case HNAE3_CLIENT_KNIC:
4920
4921 hdev->nic_client = client;
4922 vport->nic.client = client;
4923 ret = client->ops->init_instance(&vport->nic);
4924 if (ret)
4925 goto err;
4926
4927 if (hdev->roce_client &&
e92a0843 4928 hnae3_dev_roce_supported(hdev)) {
46a3df9f
S		 4929 struct hnae3_client *rc = hdev->roce_client;
4930
4931 ret = hclge_init_roce_base_info(vport);
4932 if (ret)
4933 goto err;
4934
4935 ret = rc->ops->init_instance(&vport->roce);
4936 if (ret)
4937 goto err;
4938 }
4939
4940 break;
4941 case HNAE3_CLIENT_UNIC:
4942 hdev->nic_client = client;
4943 vport->nic.client = client;
4944
4945 ret = client->ops->init_instance(&vport->nic);
4946 if (ret)
4947 goto err;
4948
4949 break;
4950 case HNAE3_CLIENT_ROCE:
e92a0843 4951 if (hnae3_dev_roce_supported(hdev)) {
46a3df9f
S		 4952 hdev->roce_client = client;
4953 vport->roce.client = client;
4954 }
4955
3a46f34d 4956 if (hdev->roce_client && hdev->nic_client) {
46a3df9f
S		 4957 ret = hclge_init_roce_base_info(vport);
4958 if (ret)
4959 goto err;
4960
4961 ret = client->ops->init_instance(&vport->roce);
4962 if (ret)
4963 goto err;
4964 }
4965 }
4966 }
4967
4968 return 0;
4969err:
4970 return ret;
4971}
4972
4973static void hclge_uninit_client_instance(struct hnae3_client *client,
4974 struct hnae3_ae_dev *ae_dev)
4975{
4976 struct hclge_dev *hdev = ae_dev->priv;
4977 struct hclge_vport *vport;
4978 int i;
4979
4980 for (i = 0; i < hdev->num_vmdq_vport + 1; i++) {
4981 vport = &hdev->vport[i];
a17dcf3f 4982 if (hdev->roce_client) {
46a3df9f
S		 4983 hdev->roce_client->ops->uninit_instance(&vport->roce,
4984 0);
a17dcf3f
L		 4985 hdev->roce_client = NULL;
4986 vport->roce.client = NULL;
4987 }
46a3df9f
S		 4988 if (client->type == HNAE3_CLIENT_ROCE)
4989 return;
a17dcf3f 4990 if (client->ops->uninit_instance) {
46a3df9f 4991 client->ops->uninit_instance(&vport->nic, 0);
a17dcf3f
L		 4992 hdev->nic_client = NULL;
4993 vport->nic.client = NULL;
4994 }
46a3df9f
S		 4995 }
4996}
4997
4998static int hclge_pci_init(struct hclge_dev *hdev)
4999{
5000 struct pci_dev *pdev = hdev->pdev;
5001 struct hclge_hw *hw;
5002 int ret;
5003
5004 ret = pci_enable_device(pdev);
5005 if (ret) {
5006 dev_err(&pdev->dev, "failed to enable PCI device\n");
5007 goto err_no_drvdata;
5008 }
5009
5010 ret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
5011 if (ret) {
5012 ret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
5013 if (ret) {
5014 dev_err(&pdev->dev,
5015 "can't set consistent PCI DMA");
5016 goto err_disable_device;
5017 }
5018 dev_warn(&pdev->dev, "set DMA mask to 32 bits\n");
5019 }
5020
5021 ret = pci_request_regions(pdev, HCLGE_DRIVER_NAME);
5022 if (ret) {
5023 dev_err(&pdev->dev, "PCI request regions failed %d\n", ret);
5024 goto err_disable_device;
5025 }
5026
5027 pci_set_master(pdev);
5028 hw = &hdev->hw;
5029 hw->back = hdev;
5030 hw->io_base = pcim_iomap(pdev, 2, 0);
5031 if (!hw->io_base) {
5032 dev_err(&pdev->dev, "Can't map configuration register space\n");
5033 ret = -ENOMEM;
5034 goto err_clr_master;
5035 }
5036
709eb41a
L		 5037 hdev->num_req_vfs = pci_sriov_get_totalvfs(pdev);
5038
46a3df9f
S		 5039 return 0;
5040err_clr_master:
5041 pci_clear_master(pdev);
5042 pci_release_regions(pdev);
5043err_disable_device:
5044 pci_disable_device(pdev);
5045err_no_drvdata:
5046 pci_set_drvdata(pdev, NULL);
5047
5048 return ret;
5049}
5050
5051static void hclge_pci_uninit(struct hclge_dev *hdev)
5052{
5053 struct pci_dev *pdev = hdev->pdev;
5054
887c3820 5055 pci_free_irq_vectors(pdev);
46a3df9f
S		 5056 pci_clear_master(pdev);
5057 pci_release_mem_regions(pdev);
5058 pci_disable_device(pdev);
5059}
5060
5061static int hclge_init_ae_dev(struct hnae3_ae_dev *ae_dev)
5062{
5063 struct pci_dev *pdev = ae_dev->pdev;
46a3df9f
S		 5064 struct hclge_dev *hdev;
5065 int ret;
5066
5067 hdev = devm_kzalloc(&pdev->dev, sizeof(*hdev), GFP_KERNEL);
5068 if (!hdev) {
5069 ret = -ENOMEM;
5070 goto err_hclge_dev;
5071 }
5072
46a3df9f
S		 5073 hdev->pdev = pdev;
5074 hdev->ae_dev = ae_dev;
4ed340ab 5075 hdev->reset_type = HNAE3_NONE_RESET;
ed4a1bb8 5076 hdev->reset_request = 0;
202f2014 5077 hdev->reset_pending = 0;
46a3df9f
S		 5078 ae_dev->priv = hdev;
5079
46a3df9f
S		 5080 ret = hclge_pci_init(hdev);
5081 if (ret) {
5082 dev_err(&pdev->dev, "PCI init failed\n");
5083 goto err_pci_init;
5084 }
5085
3efb960f
L		 5086 /* Firmware command queue initialize */
5087 ret = hclge_cmd_queue_init(hdev);
5088 if (ret) {
5089 dev_err(&pdev->dev, "Cmd queue init failed, ret = %d.\n", ret);
5090 return ret;
5091 }
5092
5093 /* Firmware command initialize */
46a3df9f
S		 5094 ret = hclge_cmd_init(hdev);
5095 if (ret)
5096 goto err_cmd_init;
5097
5098 ret = hclge_get_cap(hdev);
5099 if (ret) {
e00e2197
CIK		 5100 dev_err(&pdev->dev, "get hw capability error, ret = %d.\n",
5101 ret);
46a3df9f
S		 5102 return ret;
5103 }
5104
5105 ret = hclge_configure(hdev);
5106 if (ret) {
5107 dev_err(&pdev->dev, "Configure dev error, ret = %d.\n", ret);
5108 return ret;
5109 }
5110
887c3820 5111 ret = hclge_init_msi(hdev);
46a3df9f 5112 if (ret) {
887c3820 5113 dev_err(&pdev->dev, "Init MSI/MSI-X error, ret = %d.\n", ret);
46a3df9f
S		 5114 return ret;
5115 }
5116
466b0c00
L		 5117 ret = hclge_misc_irq_init(hdev);
5118 if (ret) {
5119 dev_err(&pdev->dev,
5120 "Misc IRQ(vector0) init error, ret = %d.\n",
5121 ret);
5122 return ret;
5123 }
5124
46a3df9f
S		 5125 ret = hclge_alloc_tqps(hdev);
5126 if (ret) {
5127 dev_err(&pdev->dev, "Allocate TQPs error, ret = %d.\n", ret);
5128 return ret;
5129 }
5130
5131 ret = hclge_alloc_vport(hdev);
5132 if (ret) {
5133 dev_err(&pdev->dev, "Allocate vport error, ret = %d.\n", ret);
5134 return ret;
5135 }
5136
7df7dad6
L		 5137 ret = hclge_map_tqp(hdev);
5138 if (ret) {
5139 dev_err(&pdev->dev, "Map tqp error, ret = %d.\n", ret);
5140 return ret;
5141 }
5142
cf9cca2d 5143 ret = hclge_mac_mdio_config(hdev);
5144 if (ret) {
5145 dev_warn(&hdev->pdev->dev,
5146 "mdio config fail ret=%d\n", ret);
5147 return ret;
5148 }
5149
46a3df9f
S		 5150 ret = hclge_mac_init(hdev);
5151 if (ret) {
5152 dev_err(&pdev->dev, "Mac init error, ret = %d\n", ret);
5153 return ret;
5154 }
5155 ret = hclge_buffer_alloc(hdev);
5156 if (ret) {
5157 dev_err(&pdev->dev, "Buffer allocate fail, ret =%d\n", ret);
5158 return ret;
5159 }
5160
5161 ret = hclge_config_tso(hdev, HCLGE_TSO_MSS_MIN, HCLGE_TSO_MSS_MAX);
5162 if (ret) {
5163 dev_err(&pdev->dev, "Enable tso fail, ret =%d\n", ret);
5164 return ret;
5165 }
5166
46a3df9f
S		 5167 ret = hclge_init_vlan_config(hdev);
5168 if (ret) {
5169 dev_err(&pdev->dev, "VLAN init fail, ret =%d\n", ret);
5170 return ret;
5171 }
5172
5173 ret = hclge_tm_schd_init(hdev);
5174 if (ret) {
5175 dev_err(&pdev->dev, "tm schd init fail, ret =%d\n", ret);
5176 return ret;
68ece54e
YL		 5177 }
5178
5179 ret = hclge_rss_init_hw(hdev);
5180 if (ret) {
5181 dev_err(&pdev->dev, "Rss init fail, ret =%d\n", ret);
5182 return ret;
46a3df9f
S		 5183 }
5184
cacde272
YL		 5185 hclge_dcb_ops_set(hdev);
5186
d039ef68 5187 timer_setup(&hdev->service_timer, hclge_service_timer, 0);
46a3df9f 5188 INIT_WORK(&hdev->service_task, hclge_service_task);
ed4a1bb8 5189 INIT_WORK(&hdev->rst_service_task, hclge_reset_service_task);
22fd3468 5190 INIT_WORK(&hdev->mbx_service_task, hclge_mailbox_service_task);
46a3df9f 5191
466b0c00
L		 5192 /* Enable MISC vector(vector0) */
5193 hclge_enable_vector(&hdev->misc_vector, true);
5194
46a3df9f
S		 5195 set_bit(HCLGE_STATE_SERVICE_INITED, &hdev->state);
5196 set_bit(HCLGE_STATE_DOWN, &hdev->state);
ed4a1bb8
SM		 5197 clear_bit(HCLGE_STATE_RST_SERVICE_SCHED, &hdev->state);
5198 clear_bit(HCLGE_STATE_RST_HANDLING, &hdev->state);
22fd3468
SM		 5199 clear_bit(HCLGE_STATE_MBX_SERVICE_SCHED, &hdev->state);
5200 clear_bit(HCLGE_STATE_MBX_HANDLING, &hdev->state);
46a3df9f
S		 5201
5202 pr_info("%s driver initialization finished.\n", HCLGE_DRIVER_NAME);
5203 return 0;
5204
5205err_cmd_init:
5206 pci_release_regions(pdev);
5207err_pci_init:
5208 pci_set_drvdata(pdev, NULL);
5209err_hclge_dev:
5210 return ret;
5211}
5212
c6dc5213 5213static void hclge_stats_clear(struct hclge_dev *hdev)
5214{
5215 memset(&hdev->hw_stats, 0, sizeof(hdev->hw_stats));
5216}
5217
4ed340ab
L		 5218static int hclge_reset_ae_dev(struct hnae3_ae_dev *ae_dev)
5219{
5220 struct hclge_dev *hdev = ae_dev->priv;
5221 struct pci_dev *pdev = ae_dev->pdev;
5222 int ret;
5223
5224 set_bit(HCLGE_STATE_DOWN, &hdev->state);
5225
c6dc5213 5226 hclge_stats_clear(hdev);
5227
4ed340ab
L		 5228 ret = hclge_cmd_init(hdev);
5229 if (ret) {
5230 dev_err(&pdev->dev, "Cmd queue init failed\n");
5231 return ret;
5232 }
5233
5234 ret = hclge_get_cap(hdev);
5235 if (ret) {
5236 dev_err(&pdev->dev, "get hw capability error, ret = %d.\n",
5237 ret);
5238 return ret;
5239 }
5240
5241 ret = hclge_configure(hdev);
5242 if (ret) {
5243 dev_err(&pdev->dev, "Configure dev error, ret = %d.\n", ret);
5244 return ret;
5245 }
5246
5247 ret = hclge_map_tqp(hdev);
5248 if (ret) {
5249 dev_err(&pdev->dev, "Map tqp error, ret = %d.\n", ret);
5250 return ret;
5251 }
5252
5253 ret = hclge_mac_init(hdev);
5254 if (ret) {
5255 dev_err(&pdev->dev, "Mac init error, ret = %d\n", ret);
5256 return ret;
5257 }
5258
5259 ret = hclge_buffer_alloc(hdev);
5260 if (ret) {
5261 dev_err(&pdev->dev, "Buffer allocate fail, ret =%d\n", ret);
5262 return ret;
5263 }
5264
5265 ret = hclge_config_tso(hdev, HCLGE_TSO_MSS_MIN, HCLGE_TSO_MSS_MAX);
5266 if (ret) {
5267 dev_err(&pdev->dev, "Enable tso fail, ret =%d\n", ret);
5268 return ret;
5269 }
5270
5271 ret = hclge_init_vlan_config(hdev);
5272 if (ret) {
5273 dev_err(&pdev->dev, "VLAN init fail, ret =%d\n", ret);
5274 return ret;
5275 }
5276
5277 ret = hclge_tm_schd_init(hdev);
5278 if (ret) {
5279 dev_err(&pdev->dev, "tm schd init fail, ret =%d\n", ret);
5280 return ret;
5281 }
5282
5283 ret = hclge_rss_init_hw(hdev);
5284 if (ret) {
5285 dev_err(&pdev->dev, "Rss init fail, ret =%d\n", ret);
5286 return ret;
5287 }
5288
5289 /* Enable MISC vector(vector0) */
5290 hclge_enable_vector(&hdev->misc_vector, true);
5291
5292 dev_info(&pdev->dev, "Reset done, %s driver initialization finished.\n",
5293 HCLGE_DRIVER_NAME);
5294
5295 return 0;
5296}
5297
46a3df9f
S		 5298static void hclge_uninit_ae_dev(struct hnae3_ae_dev *ae_dev)
5299{
5300 struct hclge_dev *hdev = ae_dev->priv;
5301 struct hclge_mac *mac = &hdev->hw.mac;
5302
5303 set_bit(HCLGE_STATE_DOWN, &hdev->state);
5304
2a32ca13
AB		 5305 if (IS_ENABLED(CONFIG_PCI_IOV))
5306 hclge_disable_sriov(hdev);
46a3df9f 5307
d039ef68 5308 if (hdev->service_timer.function)
46a3df9f
S		 5309 del_timer_sync(&hdev->service_timer);
5310 if (hdev->service_task.func)
5311 cancel_work_sync(&hdev->service_task);
ed4a1bb8
SM		 5312 if (hdev->rst_service_task.func)
5313 cancel_work_sync(&hdev->rst_service_task);
22fd3468
SM		 5314 if (hdev->mbx_service_task.func)
5315 cancel_work_sync(&hdev->mbx_service_task);
46a3df9f
S		 5316
5317 if (mac->phydev)
5318 mdiobus_unregister(mac->mdio_bus);
5319
466b0c00
L		 5320 /* Disable MISC vector(vector0) */
5321 hclge_enable_vector(&hdev->misc_vector, false);
46a3df9f 5322 hclge_destroy_cmd_queue(&hdev->hw);
202f2014 5323 hclge_misc_irq_uninit(hdev);
46a3df9f
S		 5324 hclge_pci_uninit(hdev);
5325 ae_dev->priv = NULL;
5326}
5327
4f645a90
PL		 5328static u32 hclge_get_max_channels(struct hnae3_handle *handle)
5329{
5330 struct hnae3_knic_private_info *kinfo = &handle->kinfo;
5331 struct hclge_vport *vport = hclge_get_vport(handle);
5332 struct hclge_dev *hdev = vport->back;
5333
5334 return min_t(u32, hdev->rss_size_max * kinfo->num_tc, hdev->num_tqps);
5335}
5336
5337static void hclge_get_channels(struct hnae3_handle *handle,
5338 struct ethtool_channels *ch)
5339{
5340 struct hclge_vport *vport = hclge_get_vport(handle);
5341
5342 ch->max_combined = hclge_get_max_channels(handle);
5343 ch->other_count = 1;
5344 ch->max_other = 1;
5345 ch->combined_count = vport->alloc_tqps;
5346}
5347
f1f779ce
PL		 5348static void hclge_get_tqps_and_rss_info(struct hnae3_handle *handle,
5349 u16 *free_tqps, u16 *max_rss_size)
5350{
5351 struct hclge_vport *vport = hclge_get_vport(handle);
5352 struct hclge_dev *hdev = vport->back;
5353 u16 temp_tqps = 0;
5354 int i;
5355
5356 for (i = 0; i < hdev->num_tqps; i++) {
5357 if (!hdev->htqp[i].alloced)
5358 temp_tqps++;
5359 }
5360 *free_tqps = temp_tqps;
5361 *max_rss_size = hdev->rss_size_max;
5362}
5363
5364static void hclge_release_tqp(struct hclge_vport *vport)
5365{
5366 struct hnae3_knic_private_info *kinfo = &vport->nic.kinfo;
5367 struct hclge_dev *hdev = vport->back;
5368 int i;
5369
5370 for (i = 0; i < kinfo->num_tqps; i++) {
5371 struct hclge_tqp *tqp =
5372 container_of(kinfo->tqp[i], struct hclge_tqp, q);
5373
5374 tqp->q.handle = NULL;
5375 tqp->q.tqp_index = 0;
5376 tqp->alloced = false;
5377 }
5378
5379 devm_kfree(&hdev->pdev->dev, kinfo->tqp);
5380 kinfo->tqp = NULL;
5381}
5382
5383static int hclge_set_channels(struct hnae3_handle *handle, u32 new_tqps_num)
5384{
5385 struct hclge_vport *vport = hclge_get_vport(handle);
5386 struct hnae3_knic_private_info *kinfo = &vport->nic.kinfo;
5387 struct hclge_dev *hdev = vport->back;
5388 int cur_rss_size = kinfo->rss_size;
5389 int cur_tqps = kinfo->num_tqps;
5390 u16 tc_offset[HCLGE_MAX_TC_NUM];
5391 u16 tc_valid[HCLGE_MAX_TC_NUM];
5392 u16 tc_size[HCLGE_MAX_TC_NUM];
5393 u16 roundup_size;
5394 u32 *rss_indir;
5395 int ret, i;
5396
5397 hclge_release_tqp(vport);
5398
5399 ret = hclge_knic_setup(vport, new_tqps_num);
5400 if (ret) {
5401 dev_err(&hdev->pdev->dev, "setup nic fail, ret =%d\n", ret);
5402 return ret;
5403 }
5404
5405 ret = hclge_map_tqp_to_vport(hdev, vport);
5406 if (ret) {
5407 dev_err(&hdev->pdev->dev, "map vport tqp fail, ret =%d\n", ret);
5408 return ret;
5409 }
5410
5411 ret = hclge_tm_schd_init(hdev);
5412 if (ret) {
5413 dev_err(&hdev->pdev->dev, "tm schd init fail, ret =%d\n", ret);
5414 return ret;
5415 }
5416
5417 roundup_size = roundup_pow_of_two(kinfo->rss_size);
5418 roundup_size = ilog2(roundup_size);
5419 /* Set the RSS TC mode according to the new RSS size */
5420 for (i = 0; i < HCLGE_MAX_TC_NUM; i++) {
5421 tc_valid[i] = 0;
5422
5423 if (!(hdev->hw_tc_map & BIT(i)))
5424 continue;
5425
5426 tc_valid[i] = 1;
5427 tc_size[i] = roundup_size;
5428 tc_offset[i] = kinfo->rss_size * i;
5429 }
5430 ret = hclge_set_rss_tc_mode(hdev, tc_valid, tc_size, tc_offset);
5431 if (ret)
5432 return ret;
5433
5434 /* Reinitializes the rss indirect table according to the new RSS size */
5435 rss_indir = kcalloc(HCLGE_RSS_IND_TBL_SIZE, sizeof(u32), GFP_KERNEL);
5436 if (!rss_indir)
5437 return -ENOMEM;
5438
5439 for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++)
5440 rss_indir[i] = i % kinfo->rss_size;
5441
5442 ret = hclge_set_rss(handle, rss_indir, NULL, 0);
5443 if (ret)
5444 dev_err(&hdev->pdev->dev, "set rss indir table fail, ret=%d\n",
5445 ret);
5446
5447 kfree(rss_indir);
5448
5449 if (!ret)
5450 dev_info(&hdev->pdev->dev,
5451 "Channels changed, rss_size from %d to %d, tqps from %d to %d",
5452 cur_rss_size, kinfo->rss_size,
5453 cur_tqps, kinfo->rss_size * kinfo->num_tc);
5454
5455 return ret;
5456}
5457
46a3df9f
S		 5458static const struct hnae3_ae_ops hclge_ops = {
5459 .init_ae_dev = hclge_init_ae_dev,
5460 .uninit_ae_dev = hclge_uninit_ae_dev,
5461 .init_client_instance = hclge_init_client_instance,
5462 .uninit_client_instance = hclge_uninit_client_instance,
63d7e66f
SM		 5463 .map_ring_to_vector = hclge_map_ring_to_vector,
5464 .unmap_ring_from_vector = hclge_unmap_ring_frm_vector,
46a3df9f
S		 5465 .get_vector = hclge_get_vector,
5466 .set_promisc_mode = hclge_set_promisc_mode,
c39c4d98 5467 .set_loopback = hclge_set_loopback,
46a3df9f
S		 5468 .start = hclge_ae_start,
5469 .stop = hclge_ae_stop,
5470 .get_status = hclge_get_status,
5471 .get_ksettings_an_result = hclge_get_ksettings_an_result,
5472 .update_speed_duplex_h = hclge_update_speed_duplex_h,
5473 .cfg_mac_speed_dup_h = hclge_cfg_mac_speed_dup_h,
5474 .get_media_type = hclge_get_media_type,
5475 .get_rss_key_size = hclge_get_rss_key_size,
5476 .get_rss_indir_size = hclge_get_rss_indir_size,
5477 .get_rss = hclge_get_rss,
5478 .set_rss = hclge_set_rss,
f7db940a 5479 .set_rss_tuple = hclge_set_rss_tuple,
07d29954 5480 .get_rss_tuple = hclge_get_rss_tuple,
46a3df9f
S		 5481 .get_tc_size = hclge_get_tc_size,
5482 .get_mac_addr = hclge_get_mac_addr,
5483 .set_mac_addr = hclge_set_mac_addr,
5484 .add_uc_addr = hclge_add_uc_addr,
5485 .rm_uc_addr = hclge_rm_uc_addr,
5486 .add_mc_addr = hclge_add_mc_addr,
5487 .rm_mc_addr = hclge_rm_mc_addr,
5488 .set_autoneg = hclge_set_autoneg,
5489 .get_autoneg = hclge_get_autoneg,
5490 .get_pauseparam = hclge_get_pauseparam,
09ea401e 5491 .set_pauseparam = hclge_set_pauseparam,
46a3df9f
S		 5492 .set_mtu = hclge_set_mtu,
5493 .reset_queue = hclge_reset_tqp,
5494 .get_stats = hclge_get_stats,
5495 .update_stats = hclge_update_stats,
5496 .get_strings = hclge_get_strings,
5497 .get_sset_count = hclge_get_sset_count,
5498 .get_fw_version = hclge_get_fw_version,
5499 .get_mdix_mode = hclge_get_mdix_mode,
d818396d 5500 .enable_vlan_filter = hclge_enable_vlan_filter,
46a3df9f
S		 5501 .set_vlan_filter = hclge_set_port_vlan_filter,
5502 .set_vf_vlan_filter = hclge_set_vf_vlan_filter,
5f9a7732 5503 .enable_hw_strip_rxvtag = hclge_en_hw_strip_rxvtag,
4ed340ab 5504 .reset_event = hclge_reset_event,
f1f779ce
PL		 5505 .get_tqps_and_rss_info = hclge_get_tqps_and_rss_info,
5506 .set_channels = hclge_set_channels,
4f645a90 5507 .get_channels = hclge_get_channels,
a2cfbadb 5508 .get_flowctrl_adv = hclge_get_flowctrl_adv,
46a3df9f
S		 5509};
5510
5511static struct hnae3_ae_algo ae_algo = {
5512 .ops = &hclge_ops,
5513 .name = HCLGE_NAME,
5514 .pdev_id_table = ae_algo_pci_tbl,
5515};
5516
5517static int hclge_init(void)
5518{
5519 pr_info("%s is initializing\n", HCLGE_NAME);
5520
5521 return hnae3_register_ae_algo(&ae_algo);
5522}
5523
5524static void hclge_exit(void)
5525{
5526 hnae3_unregister_ae_algo(&ae_algo);
5527}
5528module_init(hclge_init);
5529module_exit(hclge_exit);
5530
5531MODULE_LICENSE("GPL");
5532MODULE_AUTHOR("Huawei Tech. Co., Ltd.");
5533MODULE_DESCRIPTION("HCLGE Driver");
5534MODULE_VERSION(HCLGE_MOD_VERSION);
ubuntu-bionic-kernel mirror