]>
Commit | Line | Data |
---|---|---|
46a3df9f S |
1 | /* |
2 | * Copyright (c) 2016-2017 Hisilicon Limited. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | */ | |
9 | ||
10 | #include <linux/acpi.h> | |
11 | #include <linux/device.h> | |
12 | #include <linux/etherdevice.h> | |
13 | #include <linux/init.h> | |
14 | #include <linux/interrupt.h> | |
15 | #include <linux/kernel.h> | |
16 | #include <linux/module.h> | |
17 | #include <linux/netdevice.h> | |
18 | #include <linux/pci.h> | |
19 | #include <linux/platform_device.h> | |
20 | ||
21 | #include "hclge_cmd.h" | |
cacde272 | 22 | #include "hclge_dcb.h" |
46a3df9f S |
23 | #include "hclge_main.h" |
24 | #include "hclge_mdio.h" | |
25 | #include "hclge_tm.h" | |
26 | #include "hnae3.h" | |
27 | ||
28 | #define HCLGE_NAME "hclge" | |
29 | #define HCLGE_STATS_READ(p, offset) (*((u64 *)((u8 *)(p) + (offset)))) | |
30 | #define HCLGE_MAC_STATS_FIELD_OFF(f) (offsetof(struct hclge_mac_stats, f)) | |
31 | #define HCLGE_64BIT_STATS_FIELD_OFF(f) (offsetof(struct hclge_64_bit_stats, f)) | |
32 | #define HCLGE_32BIT_STATS_FIELD_OFF(f) (offsetof(struct hclge_32_bit_stats, f)) | |
33 | ||
46a3df9f S |
34 | static int hclge_set_mta_filter_mode(struct hclge_dev *hdev, |
35 | enum hclge_mta_dmac_sel_type mta_mac_sel, | |
36 | bool enable); | |
37 | static int hclge_init_vlan_config(struct hclge_dev *hdev); | |
38 | ||
39 | static struct hnae3_ae_algo ae_algo; | |
40 | ||
41 | static const struct pci_device_id ae_algo_pci_tbl[] = { | |
42 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_GE), 0}, | |
43 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE), 0}, | |
44 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE_RDMA), 0}, | |
45 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE_RDMA_MACSEC), 0}, | |
46 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_50GE_RDMA), 0}, | |
47 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_50GE_RDMA_MACSEC), 0}, | |
48 | {PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_100G_RDMA_MACSEC), 0}, | |
e92a0843 | 49 | /* required last entry */ |
46a3df9f S |
50 | {0, } |
51 | }; | |
52 | ||
53 | static const char hns3_nic_test_strs[][ETH_GSTRING_LEN] = { | |
54 | "Mac Loopback test", | |
55 | "Serdes Loopback test", | |
56 | "Phy Loopback test" | |
57 | }; | |
58 | ||
59 | static const struct hclge_comm_stats_str g_all_64bit_stats_string[] = { | |
60 | {"igu_rx_oversize_pkt", | |
61 | HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_oversize_pkt)}, | |
62 | {"igu_rx_undersize_pkt", | |
63 | HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_undersize_pkt)}, | |
64 | {"igu_rx_out_all_pkt", | |
65 | HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_out_all_pkt)}, | |
66 | {"igu_rx_uni_pkt", | |
67 | HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_uni_pkt)}, | |
68 | {"igu_rx_multi_pkt", | |
69 | HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_multi_pkt)}, | |
70 | {"igu_rx_broad_pkt", | |
71 | HCLGE_64BIT_STATS_FIELD_OFF(igu_rx_broad_pkt)}, | |
72 | {"egu_tx_out_all_pkt", | |
73 | HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_out_all_pkt)}, | |
74 | {"egu_tx_uni_pkt", | |
75 | HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_uni_pkt)}, | |
76 | {"egu_tx_multi_pkt", | |
77 | HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_multi_pkt)}, | |
78 | {"egu_tx_broad_pkt", | |
79 | HCLGE_64BIT_STATS_FIELD_OFF(egu_tx_broad_pkt)}, | |
80 | {"ssu_ppp_mac_key_num", | |
81 | HCLGE_64BIT_STATS_FIELD_OFF(ssu_ppp_mac_key_num)}, | |
82 | {"ssu_ppp_host_key_num", | |
83 | HCLGE_64BIT_STATS_FIELD_OFF(ssu_ppp_host_key_num)}, | |
84 | {"ppp_ssu_mac_rlt_num", | |
85 | HCLGE_64BIT_STATS_FIELD_OFF(ppp_ssu_mac_rlt_num)}, | |
86 | {"ppp_ssu_host_rlt_num", | |
87 | HCLGE_64BIT_STATS_FIELD_OFF(ppp_ssu_host_rlt_num)}, | |
88 | {"ssu_tx_in_num", | |
89 | HCLGE_64BIT_STATS_FIELD_OFF(ssu_tx_in_num)}, | |
90 | {"ssu_tx_out_num", | |
91 | HCLGE_64BIT_STATS_FIELD_OFF(ssu_tx_out_num)}, | |
92 | {"ssu_rx_in_num", | |
93 | HCLGE_64BIT_STATS_FIELD_OFF(ssu_rx_in_num)}, | |
94 | {"ssu_rx_out_num", | |
95 | HCLGE_64BIT_STATS_FIELD_OFF(ssu_rx_out_num)} | |
96 | }; | |
97 | ||
98 | static const struct hclge_comm_stats_str g_all_32bit_stats_string[] = { | |
99 | {"igu_rx_err_pkt", | |
100 | HCLGE_32BIT_STATS_FIELD_OFF(igu_rx_err_pkt)}, | |
101 | {"igu_rx_no_eof_pkt", | |
102 | HCLGE_32BIT_STATS_FIELD_OFF(igu_rx_no_eof_pkt)}, | |
103 | {"igu_rx_no_sof_pkt", | |
104 | HCLGE_32BIT_STATS_FIELD_OFF(igu_rx_no_sof_pkt)}, | |
105 | {"egu_tx_1588_pkt", | |
106 | HCLGE_32BIT_STATS_FIELD_OFF(egu_tx_1588_pkt)}, | |
107 | {"ssu_full_drop_num", | |
108 | HCLGE_32BIT_STATS_FIELD_OFF(ssu_full_drop_num)}, | |
109 | {"ssu_part_drop_num", | |
110 | HCLGE_32BIT_STATS_FIELD_OFF(ssu_part_drop_num)}, | |
111 | {"ppp_key_drop_num", | |
112 | HCLGE_32BIT_STATS_FIELD_OFF(ppp_key_drop_num)}, | |
113 | {"ppp_rlt_drop_num", | |
114 | HCLGE_32BIT_STATS_FIELD_OFF(ppp_rlt_drop_num)}, | |
115 | {"ssu_key_drop_num", | |
116 | HCLGE_32BIT_STATS_FIELD_OFF(ssu_key_drop_num)}, | |
117 | {"pkt_curr_buf_cnt", | |
118 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_cnt)}, | |
119 | {"qcn_fb_rcv_cnt", | |
120 | HCLGE_32BIT_STATS_FIELD_OFF(qcn_fb_rcv_cnt)}, | |
121 | {"qcn_fb_drop_cnt", | |
122 | HCLGE_32BIT_STATS_FIELD_OFF(qcn_fb_drop_cnt)}, | |
123 | {"qcn_fb_invaild_cnt", | |
124 | HCLGE_32BIT_STATS_FIELD_OFF(qcn_fb_invaild_cnt)}, | |
125 | {"rx_packet_tc0_in_cnt", | |
126 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc0_in_cnt)}, | |
127 | {"rx_packet_tc1_in_cnt", | |
128 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc1_in_cnt)}, | |
129 | {"rx_packet_tc2_in_cnt", | |
130 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc2_in_cnt)}, | |
131 | {"rx_packet_tc3_in_cnt", | |
132 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc3_in_cnt)}, | |
133 | {"rx_packet_tc4_in_cnt", | |
134 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc4_in_cnt)}, | |
135 | {"rx_packet_tc5_in_cnt", | |
136 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc5_in_cnt)}, | |
137 | {"rx_packet_tc6_in_cnt", | |
138 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc6_in_cnt)}, | |
139 | {"rx_packet_tc7_in_cnt", | |
140 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc7_in_cnt)}, | |
141 | {"rx_packet_tc0_out_cnt", | |
142 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc0_out_cnt)}, | |
143 | {"rx_packet_tc1_out_cnt", | |
144 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc1_out_cnt)}, | |
145 | {"rx_packet_tc2_out_cnt", | |
146 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc2_out_cnt)}, | |
147 | {"rx_packet_tc3_out_cnt", | |
148 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc3_out_cnt)}, | |
149 | {"rx_packet_tc4_out_cnt", | |
150 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc4_out_cnt)}, | |
151 | {"rx_packet_tc5_out_cnt", | |
152 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc5_out_cnt)}, | |
153 | {"rx_packet_tc6_out_cnt", | |
154 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc6_out_cnt)}, | |
155 | {"rx_packet_tc7_out_cnt", | |
156 | HCLGE_32BIT_STATS_FIELD_OFF(rx_packet_tc7_out_cnt)}, | |
157 | {"tx_packet_tc0_in_cnt", | |
158 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc0_in_cnt)}, | |
159 | {"tx_packet_tc1_in_cnt", | |
160 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc1_in_cnt)}, | |
161 | {"tx_packet_tc2_in_cnt", | |
162 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc2_in_cnt)}, | |
163 | {"tx_packet_tc3_in_cnt", | |
164 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc3_in_cnt)}, | |
165 | {"tx_packet_tc4_in_cnt", | |
166 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc4_in_cnt)}, | |
167 | {"tx_packet_tc5_in_cnt", | |
168 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc5_in_cnt)}, | |
169 | {"tx_packet_tc6_in_cnt", | |
170 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc6_in_cnt)}, | |
171 | {"tx_packet_tc7_in_cnt", | |
172 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc7_in_cnt)}, | |
173 | {"tx_packet_tc0_out_cnt", | |
174 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc0_out_cnt)}, | |
175 | {"tx_packet_tc1_out_cnt", | |
176 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc1_out_cnt)}, | |
177 | {"tx_packet_tc2_out_cnt", | |
178 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc2_out_cnt)}, | |
179 | {"tx_packet_tc3_out_cnt", | |
180 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc3_out_cnt)}, | |
181 | {"tx_packet_tc4_out_cnt", | |
182 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc4_out_cnt)}, | |
183 | {"tx_packet_tc5_out_cnt", | |
184 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc5_out_cnt)}, | |
185 | {"tx_packet_tc6_out_cnt", | |
186 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc6_out_cnt)}, | |
187 | {"tx_packet_tc7_out_cnt", | |
188 | HCLGE_32BIT_STATS_FIELD_OFF(tx_packet_tc7_out_cnt)}, | |
189 | {"pkt_curr_buf_tc0_cnt", | |
190 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc0_cnt)}, | |
191 | {"pkt_curr_buf_tc1_cnt", | |
192 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc1_cnt)}, | |
193 | {"pkt_curr_buf_tc2_cnt", | |
194 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc2_cnt)}, | |
195 | {"pkt_curr_buf_tc3_cnt", | |
196 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc3_cnt)}, | |
197 | {"pkt_curr_buf_tc4_cnt", | |
198 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc4_cnt)}, | |
199 | {"pkt_curr_buf_tc5_cnt", | |
200 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc5_cnt)}, | |
201 | {"pkt_curr_buf_tc6_cnt", | |
202 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc6_cnt)}, | |
203 | {"pkt_curr_buf_tc7_cnt", | |
204 | HCLGE_32BIT_STATS_FIELD_OFF(pkt_curr_buf_tc7_cnt)}, | |
205 | {"mb_uncopy_num", | |
206 | HCLGE_32BIT_STATS_FIELD_OFF(mb_uncopy_num)}, | |
207 | {"lo_pri_unicast_rlt_drop_num", | |
208 | HCLGE_32BIT_STATS_FIELD_OFF(lo_pri_unicast_rlt_drop_num)}, | |
209 | {"hi_pri_multicast_rlt_drop_num", | |
210 | HCLGE_32BIT_STATS_FIELD_OFF(hi_pri_multicast_rlt_drop_num)}, | |
211 | {"lo_pri_multicast_rlt_drop_num", | |
212 | HCLGE_32BIT_STATS_FIELD_OFF(lo_pri_multicast_rlt_drop_num)}, | |
213 | {"rx_oq_drop_pkt_cnt", | |
214 | HCLGE_32BIT_STATS_FIELD_OFF(rx_oq_drop_pkt_cnt)}, | |
215 | {"tx_oq_drop_pkt_cnt", | |
216 | HCLGE_32BIT_STATS_FIELD_OFF(tx_oq_drop_pkt_cnt)}, | |
217 | {"nic_l2_err_drop_pkt_cnt", | |
218 | HCLGE_32BIT_STATS_FIELD_OFF(nic_l2_err_drop_pkt_cnt)}, | |
219 | {"roc_l2_err_drop_pkt_cnt", | |
220 | HCLGE_32BIT_STATS_FIELD_OFF(roc_l2_err_drop_pkt_cnt)} | |
221 | }; | |
222 | ||
223 | static const struct hclge_comm_stats_str g_mac_stats_string[] = { | |
224 | {"mac_tx_mac_pause_num", | |
225 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_mac_pause_num)}, | |
226 | {"mac_rx_mac_pause_num", | |
227 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_mac_pause_num)}, | |
228 | {"mac_tx_pfc_pri0_pkt_num", | |
229 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri0_pkt_num)}, | |
230 | {"mac_tx_pfc_pri1_pkt_num", | |
231 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri1_pkt_num)}, | |
232 | {"mac_tx_pfc_pri2_pkt_num", | |
233 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri2_pkt_num)}, | |
234 | {"mac_tx_pfc_pri3_pkt_num", | |
235 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri3_pkt_num)}, | |
236 | {"mac_tx_pfc_pri4_pkt_num", | |
237 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri4_pkt_num)}, | |
238 | {"mac_tx_pfc_pri5_pkt_num", | |
239 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri5_pkt_num)}, | |
240 | {"mac_tx_pfc_pri6_pkt_num", | |
241 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri6_pkt_num)}, | |
242 | {"mac_tx_pfc_pri7_pkt_num", | |
243 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_pfc_pri7_pkt_num)}, | |
244 | {"mac_rx_pfc_pri0_pkt_num", | |
245 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri0_pkt_num)}, | |
246 | {"mac_rx_pfc_pri1_pkt_num", | |
247 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri1_pkt_num)}, | |
248 | {"mac_rx_pfc_pri2_pkt_num", | |
249 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri2_pkt_num)}, | |
250 | {"mac_rx_pfc_pri3_pkt_num", | |
251 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri3_pkt_num)}, | |
252 | {"mac_rx_pfc_pri4_pkt_num", | |
253 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri4_pkt_num)}, | |
254 | {"mac_rx_pfc_pri5_pkt_num", | |
255 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri5_pkt_num)}, | |
256 | {"mac_rx_pfc_pri6_pkt_num", | |
257 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri6_pkt_num)}, | |
258 | {"mac_rx_pfc_pri7_pkt_num", | |
259 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_pfc_pri7_pkt_num)}, | |
260 | {"mac_tx_total_pkt_num", | |
261 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_total_pkt_num)}, | |
262 | {"mac_tx_total_oct_num", | |
263 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_total_oct_num)}, | |
264 | {"mac_tx_good_pkt_num", | |
265 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_good_pkt_num)}, | |
266 | {"mac_tx_bad_pkt_num", | |
267 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_bad_pkt_num)}, | |
268 | {"mac_tx_good_oct_num", | |
269 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_good_oct_num)}, | |
270 | {"mac_tx_bad_oct_num", | |
271 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_bad_oct_num)}, | |
272 | {"mac_tx_uni_pkt_num", | |
273 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_uni_pkt_num)}, | |
274 | {"mac_tx_multi_pkt_num", | |
275 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_multi_pkt_num)}, | |
276 | {"mac_tx_broad_pkt_num", | |
277 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_broad_pkt_num)}, | |
278 | {"mac_tx_undersize_pkt_num", | |
279 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_undersize_pkt_num)}, | |
280 | {"mac_tx_overrsize_pkt_num", | |
281 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_overrsize_pkt_num)}, | |
282 | {"mac_tx_64_oct_pkt_num", | |
283 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_64_oct_pkt_num)}, | |
284 | {"mac_tx_65_127_oct_pkt_num", | |
285 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_65_127_oct_pkt_num)}, | |
286 | {"mac_tx_128_255_oct_pkt_num", | |
287 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_128_255_oct_pkt_num)}, | |
288 | {"mac_tx_256_511_oct_pkt_num", | |
289 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_256_511_oct_pkt_num)}, | |
290 | {"mac_tx_512_1023_oct_pkt_num", | |
291 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_512_1023_oct_pkt_num)}, | |
292 | {"mac_tx_1024_1518_oct_pkt_num", | |
293 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_1024_1518_oct_pkt_num)}, | |
294 | {"mac_tx_1519_max_oct_pkt_num", | |
295 | HCLGE_MAC_STATS_FIELD_OFF(mac_tx_1519_max_oct_pkt_num)}, | |
296 | {"mac_rx_total_pkt_num", | |
297 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_total_pkt_num)}, | |
298 | {"mac_rx_total_oct_num", | |
299 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_total_oct_num)}, | |
300 | {"mac_rx_good_pkt_num", | |
301 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_good_pkt_num)}, | |
302 | {"mac_rx_bad_pkt_num", | |
303 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_bad_pkt_num)}, | |
304 | {"mac_rx_good_oct_num", | |
305 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_good_oct_num)}, | |
306 | {"mac_rx_bad_oct_num", | |
307 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_bad_oct_num)}, | |
308 | {"mac_rx_uni_pkt_num", | |
309 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_uni_pkt_num)}, | |
310 | {"mac_rx_multi_pkt_num", | |
311 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_multi_pkt_num)}, | |
312 | {"mac_rx_broad_pkt_num", | |
313 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_broad_pkt_num)}, | |
314 | {"mac_rx_undersize_pkt_num", | |
315 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_undersize_pkt_num)}, | |
316 | {"mac_rx_overrsize_pkt_num", | |
317 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_overrsize_pkt_num)}, | |
318 | {"mac_rx_64_oct_pkt_num", | |
319 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_64_oct_pkt_num)}, | |
320 | {"mac_rx_65_127_oct_pkt_num", | |
321 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_65_127_oct_pkt_num)}, | |
322 | {"mac_rx_128_255_oct_pkt_num", | |
323 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_128_255_oct_pkt_num)}, | |
324 | {"mac_rx_256_511_oct_pkt_num", | |
325 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_256_511_oct_pkt_num)}, | |
326 | {"mac_rx_512_1023_oct_pkt_num", | |
327 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_512_1023_oct_pkt_num)}, | |
328 | {"mac_rx_1024_1518_oct_pkt_num", | |
329 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_1024_1518_oct_pkt_num)}, | |
330 | {"mac_rx_1519_max_oct_pkt_num", | |
331 | HCLGE_MAC_STATS_FIELD_OFF(mac_rx_1519_max_oct_pkt_num)}, | |
332 | ||
333 | {"mac_trans_fragment_pkt_num", | |
334 | HCLGE_MAC_STATS_FIELD_OFF(mac_trans_fragment_pkt_num)}, | |
335 | {"mac_trans_undermin_pkt_num", | |
336 | HCLGE_MAC_STATS_FIELD_OFF(mac_trans_undermin_pkt_num)}, | |
337 | {"mac_trans_jabber_pkt_num", | |
338 | HCLGE_MAC_STATS_FIELD_OFF(mac_trans_jabber_pkt_num)}, | |
339 | {"mac_trans_err_all_pkt_num", | |
340 | HCLGE_MAC_STATS_FIELD_OFF(mac_trans_err_all_pkt_num)}, | |
341 | {"mac_trans_from_app_good_pkt_num", | |
342 | HCLGE_MAC_STATS_FIELD_OFF(mac_trans_from_app_good_pkt_num)}, | |
343 | {"mac_trans_from_app_bad_pkt_num", | |
344 | HCLGE_MAC_STATS_FIELD_OFF(mac_trans_from_app_bad_pkt_num)}, | |
345 | {"mac_rcv_fragment_pkt_num", | |
346 | HCLGE_MAC_STATS_FIELD_OFF(mac_rcv_fragment_pkt_num)}, | |
347 | {"mac_rcv_undermin_pkt_num", | |
348 | HCLGE_MAC_STATS_FIELD_OFF(mac_rcv_undermin_pkt_num)}, | |
349 | {"mac_rcv_jabber_pkt_num", | |
350 | HCLGE_MAC_STATS_FIELD_OFF(mac_rcv_jabber_pkt_num)}, | |
351 | {"mac_rcv_fcs_err_pkt_num", | |
352 | HCLGE_MAC_STATS_FIELD_OFF(mac_rcv_fcs_err_pkt_num)}, | |
353 | {"mac_rcv_send_app_good_pkt_num", | |
354 | HCLGE_MAC_STATS_FIELD_OFF(mac_rcv_send_app_good_pkt_num)}, | |
355 | {"mac_rcv_send_app_bad_pkt_num", | |
356 | HCLGE_MAC_STATS_FIELD_OFF(mac_rcv_send_app_bad_pkt_num)} | |
357 | }; | |
358 | ||
359 | static int hclge_64_bit_update_stats(struct hclge_dev *hdev) | |
360 | { | |
361 | #define HCLGE_64_BIT_CMD_NUM 5 | |
362 | #define HCLGE_64_BIT_RTN_DATANUM 4 | |
363 | u64 *data = (u64 *)(&hdev->hw_stats.all_64_bit_stats); | |
364 | struct hclge_desc desc[HCLGE_64_BIT_CMD_NUM]; | |
a90bb9a5 | 365 | __le64 *desc_data; |
46a3df9f S |
366 | int i, k, n; |
367 | int ret; | |
368 | ||
369 | hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_STATS_64_BIT, true); | |
370 | ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_64_BIT_CMD_NUM); | |
371 | if (ret) { | |
372 | dev_err(&hdev->pdev->dev, | |
373 | "Get 64 bit pkt stats fail, status = %d.\n", ret); | |
374 | return ret; | |
375 | } | |
376 | ||
377 | for (i = 0; i < HCLGE_64_BIT_CMD_NUM; i++) { | |
378 | if (unlikely(i == 0)) { | |
a90bb9a5 | 379 | desc_data = (__le64 *)(&desc[i].data[0]); |
46a3df9f S |
380 | n = HCLGE_64_BIT_RTN_DATANUM - 1; |
381 | } else { | |
a90bb9a5 | 382 | desc_data = (__le64 *)(&desc[i]); |
46a3df9f S |
383 | n = HCLGE_64_BIT_RTN_DATANUM; |
384 | } | |
385 | for (k = 0; k < n; k++) { | |
a90bb9a5 | 386 | *data++ += le64_to_cpu(*desc_data); |
46a3df9f S |
387 | desc_data++; |
388 | } | |
389 | } | |
390 | ||
391 | return 0; | |
392 | } | |
393 | ||
394 | static void hclge_reset_partial_32bit_counter(struct hclge_32_bit_stats *stats) | |
395 | { | |
396 | stats->pkt_curr_buf_cnt = 0; | |
397 | stats->pkt_curr_buf_tc0_cnt = 0; | |
398 | stats->pkt_curr_buf_tc1_cnt = 0; | |
399 | stats->pkt_curr_buf_tc2_cnt = 0; | |
400 | stats->pkt_curr_buf_tc3_cnt = 0; | |
401 | stats->pkt_curr_buf_tc4_cnt = 0; | |
402 | stats->pkt_curr_buf_tc5_cnt = 0; | |
403 | stats->pkt_curr_buf_tc6_cnt = 0; | |
404 | stats->pkt_curr_buf_tc7_cnt = 0; | |
405 | } | |
406 | ||
407 | static int hclge_32_bit_update_stats(struct hclge_dev *hdev) | |
408 | { | |
409 | #define HCLGE_32_BIT_CMD_NUM 8 | |
410 | #define HCLGE_32_BIT_RTN_DATANUM 8 | |
411 | ||
412 | struct hclge_desc desc[HCLGE_32_BIT_CMD_NUM]; | |
413 | struct hclge_32_bit_stats *all_32_bit_stats; | |
a90bb9a5 | 414 | __le32 *desc_data; |
46a3df9f S |
415 | int i, k, n; |
416 | u64 *data; | |
417 | int ret; | |
418 | ||
419 | all_32_bit_stats = &hdev->hw_stats.all_32_bit_stats; | |
420 | data = (u64 *)(&all_32_bit_stats->egu_tx_1588_pkt); | |
421 | ||
422 | hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_STATS_32_BIT, true); | |
423 | ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_32_BIT_CMD_NUM); | |
424 | if (ret) { | |
425 | dev_err(&hdev->pdev->dev, | |
426 | "Get 32 bit pkt stats fail, status = %d.\n", ret); | |
427 | ||
428 | return ret; | |
429 | } | |
430 | ||
431 | hclge_reset_partial_32bit_counter(all_32_bit_stats); | |
432 | for (i = 0; i < HCLGE_32_BIT_CMD_NUM; i++) { | |
433 | if (unlikely(i == 0)) { | |
a90bb9a5 YL |
434 | __le16 *desc_data_16bit; |
435 | ||
46a3df9f | 436 | all_32_bit_stats->igu_rx_err_pkt += |
a90bb9a5 YL |
437 | le32_to_cpu(desc[i].data[0]); |
438 | ||
439 | desc_data_16bit = (__le16 *)&desc[i].data[1]; | |
46a3df9f | 440 | all_32_bit_stats->igu_rx_no_eof_pkt += |
a90bb9a5 YL |
441 | le16_to_cpu(*desc_data_16bit); |
442 | ||
443 | desc_data_16bit++; | |
46a3df9f | 444 | all_32_bit_stats->igu_rx_no_sof_pkt += |
a90bb9a5 | 445 | le16_to_cpu(*desc_data_16bit); |
46a3df9f | 446 | |
a90bb9a5 | 447 | desc_data = &desc[i].data[2]; |
46a3df9f S |
448 | n = HCLGE_32_BIT_RTN_DATANUM - 4; |
449 | } else { | |
a90bb9a5 | 450 | desc_data = (__le32 *)&desc[i]; |
46a3df9f S |
451 | n = HCLGE_32_BIT_RTN_DATANUM; |
452 | } | |
453 | for (k = 0; k < n; k++) { | |
a90bb9a5 | 454 | *data++ += le32_to_cpu(*desc_data); |
46a3df9f S |
455 | desc_data++; |
456 | } | |
457 | } | |
458 | ||
459 | return 0; | |
460 | } | |
461 | ||
462 | static int hclge_mac_update_stats(struct hclge_dev *hdev) | |
463 | { | |
464 | #define HCLGE_MAC_CMD_NUM 17 | |
465 | #define HCLGE_RTN_DATA_NUM 4 | |
466 | ||
467 | u64 *data = (u64 *)(&hdev->hw_stats.mac_stats); | |
468 | struct hclge_desc desc[HCLGE_MAC_CMD_NUM]; | |
a90bb9a5 | 469 | __le64 *desc_data; |
46a3df9f S |
470 | int i, k, n; |
471 | int ret; | |
472 | ||
473 | hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_STATS_MAC, true); | |
474 | ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_MAC_CMD_NUM); | |
475 | if (ret) { | |
476 | dev_err(&hdev->pdev->dev, | |
477 | "Get MAC pkt stats fail, status = %d.\n", ret); | |
478 | ||
479 | return ret; | |
480 | } | |
481 | ||
482 | for (i = 0; i < HCLGE_MAC_CMD_NUM; i++) { | |
483 | if (unlikely(i == 0)) { | |
a90bb9a5 | 484 | desc_data = (__le64 *)(&desc[i].data[0]); |
46a3df9f S |
485 | n = HCLGE_RTN_DATA_NUM - 2; |
486 | } else { | |
a90bb9a5 | 487 | desc_data = (__le64 *)(&desc[i]); |
46a3df9f S |
488 | n = HCLGE_RTN_DATA_NUM; |
489 | } | |
490 | for (k = 0; k < n; k++) { | |
a90bb9a5 | 491 | *data++ += le64_to_cpu(*desc_data); |
46a3df9f S |
492 | desc_data++; |
493 | } | |
494 | } | |
495 | ||
496 | return 0; | |
497 | } | |
498 | ||
499 | static int hclge_tqps_update_stats(struct hnae3_handle *handle) | |
500 | { | |
501 | struct hnae3_knic_private_info *kinfo = &handle->kinfo; | |
502 | struct hclge_vport *vport = hclge_get_vport(handle); | |
503 | struct hclge_dev *hdev = vport->back; | |
504 | struct hnae3_queue *queue; | |
505 | struct hclge_desc desc[1]; | |
506 | struct hclge_tqp *tqp; | |
507 | int ret, i; | |
508 | ||
509 | for (i = 0; i < kinfo->num_tqps; i++) { | |
510 | queue = handle->kinfo.tqp[i]; | |
511 | tqp = container_of(queue, struct hclge_tqp, q); | |
512 | /* command : HCLGE_OPC_QUERY_IGU_STAT */ | |
513 | hclge_cmd_setup_basic_desc(&desc[0], | |
514 | HCLGE_OPC_QUERY_RX_STATUS, | |
515 | true); | |
516 | ||
a90bb9a5 | 517 | desc[0].data[0] = cpu_to_le32((tqp->index & 0x1ff)); |
46a3df9f S |
518 | ret = hclge_cmd_send(&hdev->hw, desc, 1); |
519 | if (ret) { | |
520 | dev_err(&hdev->pdev->dev, | |
521 | "Query tqp stat fail, status = %d,queue = %d\n", | |
522 | ret, i); | |
523 | return ret; | |
524 | } | |
525 | tqp->tqp_stats.rcb_rx_ring_pktnum_rcd += | |
a90bb9a5 | 526 | le32_to_cpu(desc[0].data[4]); |
46a3df9f S |
527 | } |
528 | ||
529 | for (i = 0; i < kinfo->num_tqps; i++) { | |
530 | queue = handle->kinfo.tqp[i]; | |
531 | tqp = container_of(queue, struct hclge_tqp, q); | |
532 | /* command : HCLGE_OPC_QUERY_IGU_STAT */ | |
533 | hclge_cmd_setup_basic_desc(&desc[0], | |
534 | HCLGE_OPC_QUERY_TX_STATUS, | |
535 | true); | |
536 | ||
a90bb9a5 | 537 | desc[0].data[0] = cpu_to_le32((tqp->index & 0x1ff)); |
46a3df9f S |
538 | ret = hclge_cmd_send(&hdev->hw, desc, 1); |
539 | if (ret) { | |
540 | dev_err(&hdev->pdev->dev, | |
541 | "Query tqp stat fail, status = %d,queue = %d\n", | |
542 | ret, i); | |
543 | return ret; | |
544 | } | |
545 | tqp->tqp_stats.rcb_tx_ring_pktnum_rcd += | |
a90bb9a5 | 546 | le32_to_cpu(desc[0].data[4]); |
46a3df9f S |
547 | } |
548 | ||
549 | return 0; | |
550 | } | |
551 | ||
552 | static u64 *hclge_tqps_get_stats(struct hnae3_handle *handle, u64 *data) | |
553 | { | |
554 | struct hnae3_knic_private_info *kinfo = &handle->kinfo; | |
555 | struct hclge_tqp *tqp; | |
556 | u64 *buff = data; | |
557 | int i; | |
558 | ||
559 | for (i = 0; i < kinfo->num_tqps; i++) { | |
560 | tqp = container_of(kinfo->tqp[i], struct hclge_tqp, q); | |
a90bb9a5 | 561 | *buff++ = tqp->tqp_stats.rcb_tx_ring_pktnum_rcd; |
46a3df9f S |
562 | } |
563 | ||
564 | for (i = 0; i < kinfo->num_tqps; i++) { | |
565 | tqp = container_of(kinfo->tqp[i], struct hclge_tqp, q); | |
a90bb9a5 | 566 | *buff++ = tqp->tqp_stats.rcb_rx_ring_pktnum_rcd; |
46a3df9f S |
567 | } |
568 | ||
569 | return buff; | |
570 | } | |
571 | ||
572 | static int hclge_tqps_get_sset_count(struct hnae3_handle *handle, int stringset) | |
573 | { | |
574 | struct hnae3_knic_private_info *kinfo = &handle->kinfo; | |
575 | ||
576 | return kinfo->num_tqps * (2); | |
577 | } | |
578 | ||
579 | static u8 *hclge_tqps_get_strings(struct hnae3_handle *handle, u8 *data) | |
580 | { | |
581 | struct hnae3_knic_private_info *kinfo = &handle->kinfo; | |
582 | u8 *buff = data; | |
583 | int i = 0; | |
584 | ||
585 | for (i = 0; i < kinfo->num_tqps; i++) { | |
586 | struct hclge_tqp *tqp = container_of(handle->kinfo.tqp[i], | |
587 | struct hclge_tqp, q); | |
588 | snprintf(buff, ETH_GSTRING_LEN, "rcb_q%d_tx_pktnum_rcd", | |
589 | tqp->index); | |
590 | buff = buff + ETH_GSTRING_LEN; | |
591 | } | |
592 | ||
593 | for (i = 0; i < kinfo->num_tqps; i++) { | |
594 | struct hclge_tqp *tqp = container_of(kinfo->tqp[i], | |
595 | struct hclge_tqp, q); | |
596 | snprintf(buff, ETH_GSTRING_LEN, "rcb_q%d_rx_pktnum_rcd", | |
597 | tqp->index); | |
598 | buff = buff + ETH_GSTRING_LEN; | |
599 | } | |
600 | ||
601 | return buff; | |
602 | } | |
603 | ||
604 | static u64 *hclge_comm_get_stats(void *comm_stats, | |
605 | const struct hclge_comm_stats_str strs[], | |
606 | int size, u64 *data) | |
607 | { | |
608 | u64 *buf = data; | |
609 | u32 i; | |
610 | ||
611 | for (i = 0; i < size; i++) | |
612 | buf[i] = HCLGE_STATS_READ(comm_stats, strs[i].offset); | |
613 | ||
614 | return buf + size; | |
615 | } | |
616 | ||
617 | static u8 *hclge_comm_get_strings(u32 stringset, | |
618 | const struct hclge_comm_stats_str strs[], | |
619 | int size, u8 *data) | |
620 | { | |
621 | char *buff = (char *)data; | |
622 | u32 i; | |
623 | ||
624 | if (stringset != ETH_SS_STATS) | |
625 | return buff; | |
626 | ||
627 | for (i = 0; i < size; i++) { | |
628 | snprintf(buff, ETH_GSTRING_LEN, | |
629 | strs[i].desc); | |
630 | buff = buff + ETH_GSTRING_LEN; | |
631 | } | |
632 | ||
633 | return (u8 *)buff; | |
634 | } | |
635 | ||
636 | static void hclge_update_netstat(struct hclge_hw_stats *hw_stats, | |
637 | struct net_device_stats *net_stats) | |
638 | { | |
639 | net_stats->tx_dropped = 0; | |
640 | net_stats->rx_dropped = hw_stats->all_32_bit_stats.ssu_full_drop_num; | |
641 | net_stats->rx_dropped += hw_stats->all_32_bit_stats.ppp_key_drop_num; | |
642 | net_stats->rx_dropped += hw_stats->all_32_bit_stats.ssu_key_drop_num; | |
643 | ||
644 | net_stats->rx_errors = hw_stats->mac_stats.mac_rx_overrsize_pkt_num; | |
645 | net_stats->rx_errors += hw_stats->mac_stats.mac_rx_undersize_pkt_num; | |
646 | net_stats->rx_errors += hw_stats->all_32_bit_stats.igu_rx_err_pkt; | |
647 | net_stats->rx_errors += hw_stats->all_32_bit_stats.igu_rx_no_eof_pkt; | |
648 | net_stats->rx_errors += hw_stats->all_32_bit_stats.igu_rx_no_sof_pkt; | |
649 | net_stats->rx_errors += hw_stats->mac_stats.mac_rcv_fcs_err_pkt_num; | |
650 | ||
651 | net_stats->multicast = hw_stats->mac_stats.mac_tx_multi_pkt_num; | |
652 | net_stats->multicast += hw_stats->mac_stats.mac_rx_multi_pkt_num; | |
653 | ||
654 | net_stats->rx_crc_errors = hw_stats->mac_stats.mac_rcv_fcs_err_pkt_num; | |
655 | net_stats->rx_length_errors = | |
656 | hw_stats->mac_stats.mac_rx_undersize_pkt_num; | |
657 | net_stats->rx_length_errors += | |
658 | hw_stats->mac_stats.mac_rx_overrsize_pkt_num; | |
659 | net_stats->rx_over_errors = | |
660 | hw_stats->mac_stats.mac_rx_overrsize_pkt_num; | |
661 | } | |
662 | ||
663 | static void hclge_update_stats_for_all(struct hclge_dev *hdev) | |
664 | { | |
665 | struct hnae3_handle *handle; | |
666 | int status; | |
667 | ||
668 | handle = &hdev->vport[0].nic; | |
669 | if (handle->client) { | |
670 | status = hclge_tqps_update_stats(handle); | |
671 | if (status) { | |
672 | dev_err(&hdev->pdev->dev, | |
673 | "Update TQPS stats fail, status = %d.\n", | |
674 | status); | |
675 | } | |
676 | } | |
677 | ||
678 | status = hclge_mac_update_stats(hdev); | |
679 | if (status) | |
680 | dev_err(&hdev->pdev->dev, | |
681 | "Update MAC stats fail, status = %d.\n", status); | |
682 | ||
683 | status = hclge_32_bit_update_stats(hdev); | |
684 | if (status) | |
685 | dev_err(&hdev->pdev->dev, | |
686 | "Update 32 bit stats fail, status = %d.\n", | |
687 | status); | |
688 | ||
689 | hclge_update_netstat(&hdev->hw_stats, &handle->kinfo.netdev->stats); | |
690 | } | |
691 | ||
692 | static void hclge_update_stats(struct hnae3_handle *handle, | |
693 | struct net_device_stats *net_stats) | |
694 | { | |
695 | struct hclge_vport *vport = hclge_get_vport(handle); | |
696 | struct hclge_dev *hdev = vport->back; | |
697 | struct hclge_hw_stats *hw_stats = &hdev->hw_stats; | |
698 | int status; | |
699 | ||
700 | status = hclge_mac_update_stats(hdev); | |
701 | if (status) | |
702 | dev_err(&hdev->pdev->dev, | |
703 | "Update MAC stats fail, status = %d.\n", | |
704 | status); | |
705 | ||
706 | status = hclge_32_bit_update_stats(hdev); | |
707 | if (status) | |
708 | dev_err(&hdev->pdev->dev, | |
709 | "Update 32 bit stats fail, status = %d.\n", | |
710 | status); | |
711 | ||
712 | status = hclge_64_bit_update_stats(hdev); | |
713 | if (status) | |
714 | dev_err(&hdev->pdev->dev, | |
715 | "Update 64 bit stats fail, status = %d.\n", | |
716 | status); | |
717 | ||
718 | status = hclge_tqps_update_stats(handle); | |
719 | if (status) | |
720 | dev_err(&hdev->pdev->dev, | |
721 | "Update TQPS stats fail, status = %d.\n", | |
722 | status); | |
723 | ||
724 | hclge_update_netstat(hw_stats, net_stats); | |
725 | } | |
726 | ||
727 | static int hclge_get_sset_count(struct hnae3_handle *handle, int stringset) | |
728 | { | |
729 | #define HCLGE_LOOPBACK_TEST_FLAGS 0x7 | |
730 | ||
731 | struct hclge_vport *vport = hclge_get_vport(handle); | |
732 | struct hclge_dev *hdev = vport->back; | |
733 | int count = 0; | |
734 | ||
735 | /* Loopback test support rules: | |
736 | * mac: only GE mode support | |
737 | * serdes: all mac mode will support include GE/XGE/LGE/CGE | |
738 | * phy: only support when phy device exist on board | |
739 | */ | |
740 | if (stringset == ETH_SS_TEST) { | |
741 | /* clear loopback bit flags at first */ | |
742 | handle->flags = (handle->flags & (~HCLGE_LOOPBACK_TEST_FLAGS)); | |
743 | if (hdev->hw.mac.speed == HCLGE_MAC_SPEED_10M || | |
744 | hdev->hw.mac.speed == HCLGE_MAC_SPEED_100M || | |
745 | hdev->hw.mac.speed == HCLGE_MAC_SPEED_1G) { | |
746 | count += 1; | |
747 | handle->flags |= HNAE3_SUPPORT_MAC_LOOPBACK; | |
748 | } else { | |
749 | count = -EOPNOTSUPP; | |
750 | } | |
751 | } else if (stringset == ETH_SS_STATS) { | |
752 | count = ARRAY_SIZE(g_mac_stats_string) + | |
753 | ARRAY_SIZE(g_all_32bit_stats_string) + | |
754 | ARRAY_SIZE(g_all_64bit_stats_string) + | |
755 | hclge_tqps_get_sset_count(handle, stringset); | |
756 | } | |
757 | ||
758 | return count; | |
759 | } | |
760 | ||
761 | static void hclge_get_strings(struct hnae3_handle *handle, | |
762 | u32 stringset, | |
763 | u8 *data) | |
764 | { | |
765 | u8 *p = (char *)data; | |
766 | int size; | |
767 | ||
768 | if (stringset == ETH_SS_STATS) { | |
769 | size = ARRAY_SIZE(g_mac_stats_string); | |
770 | p = hclge_comm_get_strings(stringset, | |
771 | g_mac_stats_string, | |
772 | size, | |
773 | p); | |
774 | size = ARRAY_SIZE(g_all_32bit_stats_string); | |
775 | p = hclge_comm_get_strings(stringset, | |
776 | g_all_32bit_stats_string, | |
777 | size, | |
778 | p); | |
779 | size = ARRAY_SIZE(g_all_64bit_stats_string); | |
780 | p = hclge_comm_get_strings(stringset, | |
781 | g_all_64bit_stats_string, | |
782 | size, | |
783 | p); | |
784 | p = hclge_tqps_get_strings(handle, p); | |
785 | } else if (stringset == ETH_SS_TEST) { | |
786 | if (handle->flags & HNAE3_SUPPORT_MAC_LOOPBACK) { | |
787 | memcpy(p, | |
788 | hns3_nic_test_strs[HNAE3_MAC_INTER_LOOP_MAC], | |
789 | ETH_GSTRING_LEN); | |
790 | p += ETH_GSTRING_LEN; | |
791 | } | |
792 | if (handle->flags & HNAE3_SUPPORT_SERDES_LOOPBACK) { | |
793 | memcpy(p, | |
794 | hns3_nic_test_strs[HNAE3_MAC_INTER_LOOP_SERDES], | |
795 | ETH_GSTRING_LEN); | |
796 | p += ETH_GSTRING_LEN; | |
797 | } | |
798 | if (handle->flags & HNAE3_SUPPORT_PHY_LOOPBACK) { | |
799 | memcpy(p, | |
800 | hns3_nic_test_strs[HNAE3_MAC_INTER_LOOP_PHY], | |
801 | ETH_GSTRING_LEN); | |
802 | p += ETH_GSTRING_LEN; | |
803 | } | |
804 | } | |
805 | } | |
806 | ||
807 | static void hclge_get_stats(struct hnae3_handle *handle, u64 *data) | |
808 | { | |
809 | struct hclge_vport *vport = hclge_get_vport(handle); | |
810 | struct hclge_dev *hdev = vport->back; | |
811 | u64 *p; | |
812 | ||
813 | p = hclge_comm_get_stats(&hdev->hw_stats.mac_stats, | |
814 | g_mac_stats_string, | |
815 | ARRAY_SIZE(g_mac_stats_string), | |
816 | data); | |
817 | p = hclge_comm_get_stats(&hdev->hw_stats.all_32_bit_stats, | |
818 | g_all_32bit_stats_string, | |
819 | ARRAY_SIZE(g_all_32bit_stats_string), | |
820 | p); | |
821 | p = hclge_comm_get_stats(&hdev->hw_stats.all_64_bit_stats, | |
822 | g_all_64bit_stats_string, | |
823 | ARRAY_SIZE(g_all_64bit_stats_string), | |
824 | p); | |
825 | p = hclge_tqps_get_stats(handle, p); | |
826 | } | |
827 | ||
828 | static int hclge_parse_func_status(struct hclge_dev *hdev, | |
d44f9b63 | 829 | struct hclge_func_status_cmd *status) |
46a3df9f S |
830 | { |
831 | if (!(status->pf_state & HCLGE_PF_STATE_DONE)) | |
832 | return -EINVAL; | |
833 | ||
834 | /* Set the pf to main pf */ | |
835 | if (status->pf_state & HCLGE_PF_STATE_MAIN) | |
836 | hdev->flag |= HCLGE_FLAG_MAIN; | |
837 | else | |
838 | hdev->flag &= ~HCLGE_FLAG_MAIN; | |
839 | ||
840 | hdev->num_req_vfs = status->vf_num / status->pf_num; | |
841 | return 0; | |
842 | } | |
843 | ||
844 | static int hclge_query_function_status(struct hclge_dev *hdev) | |
845 | { | |
d44f9b63 | 846 | struct hclge_func_status_cmd *req; |
46a3df9f S |
847 | struct hclge_desc desc; |
848 | int timeout = 0; | |
849 | int ret; | |
850 | ||
851 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_FUNC_STATUS, true); | |
d44f9b63 | 852 | req = (struct hclge_func_status_cmd *)desc.data; |
46a3df9f S |
853 | |
854 | do { | |
855 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
856 | if (ret) { | |
857 | dev_err(&hdev->pdev->dev, | |
858 | "query function status failed %d.\n", | |
859 | ret); | |
860 | ||
861 | return ret; | |
862 | } | |
863 | ||
864 | /* Check pf reset is done */ | |
865 | if (req->pf_state) | |
866 | break; | |
867 | usleep_range(1000, 2000); | |
868 | } while (timeout++ < 5); | |
869 | ||
870 | ret = hclge_parse_func_status(hdev, req); | |
871 | ||
872 | return ret; | |
873 | } | |
874 | ||
875 | static int hclge_query_pf_resource(struct hclge_dev *hdev) | |
876 | { | |
d44f9b63 | 877 | struct hclge_pf_res_cmd *req; |
46a3df9f S |
878 | struct hclge_desc desc; |
879 | int ret; | |
880 | ||
881 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_PF_RSRC, true); | |
882 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
883 | if (ret) { | |
884 | dev_err(&hdev->pdev->dev, | |
885 | "query pf resource failed %d.\n", ret); | |
886 | return ret; | |
887 | } | |
888 | ||
d44f9b63 | 889 | req = (struct hclge_pf_res_cmd *)desc.data; |
46a3df9f S |
890 | hdev->num_tqps = __le16_to_cpu(req->tqp_num); |
891 | hdev->pkt_buf_size = __le16_to_cpu(req->buf_size) << HCLGE_BUF_UNIT_S; | |
892 | ||
e92a0843 | 893 | if (hnae3_dev_roce_supported(hdev)) { |
46a3df9f S |
894 | hdev->num_roce_msix = |
895 | hnae_get_field(__le16_to_cpu(req->pf_intr_vector_number), | |
896 | HCLGE_PF_VEC_NUM_M, HCLGE_PF_VEC_NUM_S); | |
897 | ||
898 | /* PF should have NIC vectors and Roce vectors, | |
899 | * NIC vectors are queued before Roce vectors. | |
900 | */ | |
901 | hdev->num_msi = hdev->num_roce_msix + HCLGE_ROCE_VECTOR_OFFSET; | |
902 | } else { | |
903 | hdev->num_msi = | |
904 | hnae_get_field(__le16_to_cpu(req->pf_intr_vector_number), | |
905 | HCLGE_PF_VEC_NUM_M, HCLGE_PF_VEC_NUM_S); | |
906 | } | |
907 | ||
908 | return 0; | |
909 | } | |
910 | ||
911 | static int hclge_parse_speed(int speed_cmd, int *speed) | |
912 | { | |
913 | switch (speed_cmd) { | |
914 | case 6: | |
915 | *speed = HCLGE_MAC_SPEED_10M; | |
916 | break; | |
917 | case 7: | |
918 | *speed = HCLGE_MAC_SPEED_100M; | |
919 | break; | |
920 | case 0: | |
921 | *speed = HCLGE_MAC_SPEED_1G; | |
922 | break; | |
923 | case 1: | |
924 | *speed = HCLGE_MAC_SPEED_10G; | |
925 | break; | |
926 | case 2: | |
927 | *speed = HCLGE_MAC_SPEED_25G; | |
928 | break; | |
929 | case 3: | |
930 | *speed = HCLGE_MAC_SPEED_40G; | |
931 | break; | |
932 | case 4: | |
933 | *speed = HCLGE_MAC_SPEED_50G; | |
934 | break; | |
935 | case 5: | |
936 | *speed = HCLGE_MAC_SPEED_100G; | |
937 | break; | |
938 | default: | |
939 | return -EINVAL; | |
940 | } | |
941 | ||
942 | return 0; | |
943 | } | |
944 | ||
945 | static void hclge_parse_cfg(struct hclge_cfg *cfg, struct hclge_desc *desc) | |
946 | { | |
d44f9b63 | 947 | struct hclge_cfg_param_cmd *req; |
46a3df9f S |
948 | u64 mac_addr_tmp_high; |
949 | u64 mac_addr_tmp; | |
950 | int i; | |
951 | ||
d44f9b63 | 952 | req = (struct hclge_cfg_param_cmd *)desc[0].data; |
46a3df9f S |
953 | |
954 | /* get the configuration */ | |
955 | cfg->vmdq_vport_num = hnae_get_field(__le32_to_cpu(req->param[0]), | |
956 | HCLGE_CFG_VMDQ_M, | |
957 | HCLGE_CFG_VMDQ_S); | |
958 | cfg->tc_num = hnae_get_field(__le32_to_cpu(req->param[0]), | |
959 | HCLGE_CFG_TC_NUM_M, HCLGE_CFG_TC_NUM_S); | |
960 | cfg->tqp_desc_num = hnae_get_field(__le32_to_cpu(req->param[0]), | |
961 | HCLGE_CFG_TQP_DESC_N_M, | |
962 | HCLGE_CFG_TQP_DESC_N_S); | |
963 | ||
964 | cfg->phy_addr = hnae_get_field(__le32_to_cpu(req->param[1]), | |
965 | HCLGE_CFG_PHY_ADDR_M, | |
966 | HCLGE_CFG_PHY_ADDR_S); | |
967 | cfg->media_type = hnae_get_field(__le32_to_cpu(req->param[1]), | |
968 | HCLGE_CFG_MEDIA_TP_M, | |
969 | HCLGE_CFG_MEDIA_TP_S); | |
970 | cfg->rx_buf_len = hnae_get_field(__le32_to_cpu(req->param[1]), | |
971 | HCLGE_CFG_RX_BUF_LEN_M, | |
972 | HCLGE_CFG_RX_BUF_LEN_S); | |
973 | /* get mac_address */ | |
974 | mac_addr_tmp = __le32_to_cpu(req->param[2]); | |
975 | mac_addr_tmp_high = hnae_get_field(__le32_to_cpu(req->param[3]), | |
976 | HCLGE_CFG_MAC_ADDR_H_M, | |
977 | HCLGE_CFG_MAC_ADDR_H_S); | |
978 | ||
979 | mac_addr_tmp |= (mac_addr_tmp_high << 31) << 1; | |
980 | ||
981 | cfg->default_speed = hnae_get_field(__le32_to_cpu(req->param[3]), | |
982 | HCLGE_CFG_DEFAULT_SPEED_M, | |
983 | HCLGE_CFG_DEFAULT_SPEED_S); | |
984 | for (i = 0; i < ETH_ALEN; i++) | |
985 | cfg->mac_addr[i] = (mac_addr_tmp >> (8 * i)) & 0xff; | |
986 | ||
d44f9b63 | 987 | req = (struct hclge_cfg_param_cmd *)desc[1].data; |
46a3df9f S |
988 | cfg->numa_node_map = __le32_to_cpu(req->param[0]); |
989 | } | |
990 | ||
991 | /* hclge_get_cfg: query the static parameter from flash | |
992 | * @hdev: pointer to struct hclge_dev | |
993 | * @hcfg: the config structure to be getted | |
994 | */ | |
995 | static int hclge_get_cfg(struct hclge_dev *hdev, struct hclge_cfg *hcfg) | |
996 | { | |
997 | struct hclge_desc desc[HCLGE_PF_CFG_DESC_NUM]; | |
d44f9b63 | 998 | struct hclge_cfg_param_cmd *req; |
46a3df9f S |
999 | int i, ret; |
1000 | ||
1001 | for (i = 0; i < HCLGE_PF_CFG_DESC_NUM; i++) { | |
a90bb9a5 YL |
1002 | u32 offset = 0; |
1003 | ||
d44f9b63 | 1004 | req = (struct hclge_cfg_param_cmd *)desc[i].data; |
46a3df9f S |
1005 | hclge_cmd_setup_basic_desc(&desc[i], HCLGE_OPC_GET_CFG_PARAM, |
1006 | true); | |
a90bb9a5 | 1007 | hnae_set_field(offset, HCLGE_CFG_OFFSET_M, |
46a3df9f S |
1008 | HCLGE_CFG_OFFSET_S, i * HCLGE_CFG_RD_LEN_BYTES); |
1009 | /* Len should be united by 4 bytes when send to hardware */ | |
a90bb9a5 | 1010 | hnae_set_field(offset, HCLGE_CFG_RD_LEN_M, HCLGE_CFG_RD_LEN_S, |
46a3df9f | 1011 | HCLGE_CFG_RD_LEN_BYTES / HCLGE_CFG_RD_LEN_UNIT); |
a90bb9a5 | 1012 | req->offset = cpu_to_le32(offset); |
46a3df9f S |
1013 | } |
1014 | ||
1015 | ret = hclge_cmd_send(&hdev->hw, desc, HCLGE_PF_CFG_DESC_NUM); | |
1016 | if (ret) { | |
1017 | dev_err(&hdev->pdev->dev, | |
1018 | "get config failed %d.\n", ret); | |
1019 | return ret; | |
1020 | } | |
1021 | ||
1022 | hclge_parse_cfg(hcfg, desc); | |
1023 | return 0; | |
1024 | } | |
1025 | ||
1026 | static int hclge_get_cap(struct hclge_dev *hdev) | |
1027 | { | |
1028 | int ret; | |
1029 | ||
1030 | ret = hclge_query_function_status(hdev); | |
1031 | if (ret) { | |
1032 | dev_err(&hdev->pdev->dev, | |
1033 | "query function status error %d.\n", ret); | |
1034 | return ret; | |
1035 | } | |
1036 | ||
1037 | /* get pf resource */ | |
1038 | ret = hclge_query_pf_resource(hdev); | |
1039 | if (ret) { | |
1040 | dev_err(&hdev->pdev->dev, | |
1041 | "query pf resource error %d.\n", ret); | |
1042 | return ret; | |
1043 | } | |
1044 | ||
1045 | return 0; | |
1046 | } | |
1047 | ||
1048 | static int hclge_configure(struct hclge_dev *hdev) | |
1049 | { | |
1050 | struct hclge_cfg cfg; | |
1051 | int ret, i; | |
1052 | ||
1053 | ret = hclge_get_cfg(hdev, &cfg); | |
1054 | if (ret) { | |
1055 | dev_err(&hdev->pdev->dev, "get mac mode error %d.\n", ret); | |
1056 | return ret; | |
1057 | } | |
1058 | ||
1059 | hdev->num_vmdq_vport = cfg.vmdq_vport_num; | |
1060 | hdev->base_tqp_pid = 0; | |
1061 | hdev->rss_size_max = 1; | |
1062 | hdev->rx_buf_len = cfg.rx_buf_len; | |
fbbb1536 | 1063 | ether_addr_copy(hdev->hw.mac.mac_addr, cfg.mac_addr); |
46a3df9f | 1064 | hdev->hw.mac.media_type = cfg.media_type; |
2a4776e1 | 1065 | hdev->hw.mac.phy_addr = cfg.phy_addr; |
46a3df9f S |
1066 | hdev->num_desc = cfg.tqp_desc_num; |
1067 | hdev->tm_info.num_pg = 1; | |
cacde272 | 1068 | hdev->tc_max = cfg.tc_num; |
46a3df9f S |
1069 | hdev->tm_info.hw_pfc_map = 0; |
1070 | ||
1071 | ret = hclge_parse_speed(cfg.default_speed, &hdev->hw.mac.speed); | |
1072 | if (ret) { | |
1073 | dev_err(&hdev->pdev->dev, "Get wrong speed ret=%d.\n", ret); | |
1074 | return ret; | |
1075 | } | |
1076 | ||
cacde272 YL |
1077 | if ((hdev->tc_max > HNAE3_MAX_TC) || |
1078 | (hdev->tc_max < 1)) { | |
46a3df9f | 1079 | dev_warn(&hdev->pdev->dev, "TC num = %d.\n", |
cacde272 YL |
1080 | hdev->tc_max); |
1081 | hdev->tc_max = 1; | |
46a3df9f S |
1082 | } |
1083 | ||
cacde272 YL |
1084 | /* Dev does not support DCB */ |
1085 | if (!hnae3_dev_dcb_supported(hdev)) { | |
1086 | hdev->tc_max = 1; | |
1087 | hdev->pfc_max = 0; | |
1088 | } else { | |
1089 | hdev->pfc_max = hdev->tc_max; | |
1090 | } | |
1091 | ||
1092 | hdev->tm_info.num_tc = hdev->tc_max; | |
1093 | ||
46a3df9f | 1094 | /* Currently not support uncontiuous tc */ |
cacde272 | 1095 | for (i = 0; i < hdev->tm_info.num_tc; i++) |
46a3df9f S |
1096 | hnae_set_bit(hdev->hw_tc_map, i, 1); |
1097 | ||
1098 | if (!hdev->num_vmdq_vport && !hdev->num_req_vfs) | |
1099 | hdev->tx_sch_mode = HCLGE_FLAG_TC_BASE_SCH_MODE; | |
1100 | else | |
1101 | hdev->tx_sch_mode = HCLGE_FLAG_VNET_BASE_SCH_MODE; | |
1102 | ||
1103 | return ret; | |
1104 | } | |
1105 | ||
1106 | static int hclge_config_tso(struct hclge_dev *hdev, int tso_mss_min, | |
1107 | int tso_mss_max) | |
1108 | { | |
d44f9b63 | 1109 | struct hclge_cfg_tso_status_cmd *req; |
46a3df9f | 1110 | struct hclge_desc desc; |
a90bb9a5 | 1111 | u16 tso_mss; |
46a3df9f S |
1112 | |
1113 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_TSO_GENERIC_CONFIG, false); | |
1114 | ||
d44f9b63 | 1115 | req = (struct hclge_cfg_tso_status_cmd *)desc.data; |
a90bb9a5 YL |
1116 | |
1117 | tso_mss = 0; | |
1118 | hnae_set_field(tso_mss, HCLGE_TSO_MSS_MIN_M, | |
46a3df9f | 1119 | HCLGE_TSO_MSS_MIN_S, tso_mss_min); |
a90bb9a5 YL |
1120 | req->tso_mss_min = cpu_to_le16(tso_mss); |
1121 | ||
1122 | tso_mss = 0; | |
1123 | hnae_set_field(tso_mss, HCLGE_TSO_MSS_MIN_M, | |
46a3df9f | 1124 | HCLGE_TSO_MSS_MIN_S, tso_mss_max); |
a90bb9a5 | 1125 | req->tso_mss_max = cpu_to_le16(tso_mss); |
46a3df9f S |
1126 | |
1127 | return hclge_cmd_send(&hdev->hw, &desc, 1); | |
1128 | } | |
1129 | ||
1130 | static int hclge_alloc_tqps(struct hclge_dev *hdev) | |
1131 | { | |
1132 | struct hclge_tqp *tqp; | |
1133 | int i; | |
1134 | ||
1135 | hdev->htqp = devm_kcalloc(&hdev->pdev->dev, hdev->num_tqps, | |
1136 | sizeof(struct hclge_tqp), GFP_KERNEL); | |
1137 | if (!hdev->htqp) | |
1138 | return -ENOMEM; | |
1139 | ||
1140 | tqp = hdev->htqp; | |
1141 | ||
1142 | for (i = 0; i < hdev->num_tqps; i++) { | |
1143 | tqp->dev = &hdev->pdev->dev; | |
1144 | tqp->index = i; | |
1145 | ||
1146 | tqp->q.ae_algo = &ae_algo; | |
1147 | tqp->q.buf_size = hdev->rx_buf_len; | |
1148 | tqp->q.desc_num = hdev->num_desc; | |
1149 | tqp->q.io_base = hdev->hw.io_base + HCLGE_TQP_REG_OFFSET + | |
1150 | i * HCLGE_TQP_REG_SIZE; | |
1151 | ||
1152 | tqp++; | |
1153 | } | |
1154 | ||
1155 | return 0; | |
1156 | } | |
1157 | ||
1158 | static int hclge_map_tqps_to_func(struct hclge_dev *hdev, u16 func_id, | |
1159 | u16 tqp_pid, u16 tqp_vid, bool is_pf) | |
1160 | { | |
d44f9b63 | 1161 | struct hclge_tqp_map_cmd *req; |
46a3df9f S |
1162 | struct hclge_desc desc; |
1163 | int ret; | |
1164 | ||
1165 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_SET_TQP_MAP, false); | |
1166 | ||
d44f9b63 | 1167 | req = (struct hclge_tqp_map_cmd *)desc.data; |
46a3df9f | 1168 | req->tqp_id = cpu_to_le16(tqp_pid); |
a90bb9a5 | 1169 | req->tqp_vf = func_id; |
46a3df9f S |
1170 | req->tqp_flag = !is_pf << HCLGE_TQP_MAP_TYPE_B | |
1171 | 1 << HCLGE_TQP_MAP_EN_B; | |
1172 | req->tqp_vid = cpu_to_le16(tqp_vid); | |
1173 | ||
1174 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
1175 | if (ret) { | |
1176 | dev_err(&hdev->pdev->dev, "TQP map failed %d.\n", | |
1177 | ret); | |
1178 | return ret; | |
1179 | } | |
1180 | ||
1181 | return 0; | |
1182 | } | |
1183 | ||
1184 | static int hclge_assign_tqp(struct hclge_vport *vport, | |
1185 | struct hnae3_queue **tqp, u16 num_tqps) | |
1186 | { | |
1187 | struct hclge_dev *hdev = vport->back; | |
1188 | int i, alloced, func_id, ret; | |
1189 | bool is_pf; | |
1190 | ||
1191 | func_id = vport->vport_id; | |
1192 | is_pf = (vport->vport_id == 0) ? true : false; | |
1193 | ||
1194 | for (i = 0, alloced = 0; i < hdev->num_tqps && | |
1195 | alloced < num_tqps; i++) { | |
1196 | if (!hdev->htqp[i].alloced) { | |
1197 | hdev->htqp[i].q.handle = &vport->nic; | |
1198 | hdev->htqp[i].q.tqp_index = alloced; | |
1199 | tqp[alloced] = &hdev->htqp[i].q; | |
1200 | hdev->htqp[i].alloced = true; | |
1201 | ret = hclge_map_tqps_to_func(hdev, func_id, | |
1202 | hdev->htqp[i].index, | |
1203 | alloced, is_pf); | |
1204 | if (ret) | |
1205 | return ret; | |
1206 | ||
1207 | alloced++; | |
1208 | } | |
1209 | } | |
1210 | vport->alloc_tqps = num_tqps; | |
1211 | ||
1212 | return 0; | |
1213 | } | |
1214 | ||
1215 | static int hclge_knic_setup(struct hclge_vport *vport, u16 num_tqps) | |
1216 | { | |
1217 | struct hnae3_handle *nic = &vport->nic; | |
1218 | struct hnae3_knic_private_info *kinfo = &nic->kinfo; | |
1219 | struct hclge_dev *hdev = vport->back; | |
1220 | int i, ret; | |
1221 | ||
1222 | kinfo->num_desc = hdev->num_desc; | |
1223 | kinfo->rx_buf_len = hdev->rx_buf_len; | |
1224 | kinfo->num_tc = min_t(u16, num_tqps, hdev->tm_info.num_tc); | |
1225 | kinfo->rss_size | |
1226 | = min_t(u16, hdev->rss_size_max, num_tqps / kinfo->num_tc); | |
1227 | kinfo->num_tqps = kinfo->rss_size * kinfo->num_tc; | |
1228 | ||
1229 | for (i = 0; i < HNAE3_MAX_TC; i++) { | |
1230 | if (hdev->hw_tc_map & BIT(i)) { | |
1231 | kinfo->tc_info[i].enable = true; | |
1232 | kinfo->tc_info[i].tqp_offset = i * kinfo->rss_size; | |
1233 | kinfo->tc_info[i].tqp_count = kinfo->rss_size; | |
1234 | kinfo->tc_info[i].tc = i; | |
1235 | } else { | |
1236 | /* Set to default queue if TC is disable */ | |
1237 | kinfo->tc_info[i].enable = false; | |
1238 | kinfo->tc_info[i].tqp_offset = 0; | |
1239 | kinfo->tc_info[i].tqp_count = 1; | |
1240 | kinfo->tc_info[i].tc = 0; | |
1241 | } | |
1242 | } | |
1243 | ||
1244 | kinfo->tqp = devm_kcalloc(&hdev->pdev->dev, kinfo->num_tqps, | |
1245 | sizeof(struct hnae3_queue *), GFP_KERNEL); | |
1246 | if (!kinfo->tqp) | |
1247 | return -ENOMEM; | |
1248 | ||
1249 | ret = hclge_assign_tqp(vport, kinfo->tqp, kinfo->num_tqps); | |
1250 | if (ret) { | |
1251 | dev_err(&hdev->pdev->dev, "fail to assign TQPs %d.\n", ret); | |
1252 | return -EINVAL; | |
1253 | } | |
1254 | ||
1255 | return 0; | |
1256 | } | |
1257 | ||
1258 | static void hclge_unic_setup(struct hclge_vport *vport, u16 num_tqps) | |
1259 | { | |
1260 | /* this would be initialized later */ | |
1261 | } | |
1262 | ||
1263 | static int hclge_vport_setup(struct hclge_vport *vport, u16 num_tqps) | |
1264 | { | |
1265 | struct hnae3_handle *nic = &vport->nic; | |
1266 | struct hclge_dev *hdev = vport->back; | |
1267 | int ret; | |
1268 | ||
1269 | nic->pdev = hdev->pdev; | |
1270 | nic->ae_algo = &ae_algo; | |
1271 | nic->numa_node_mask = hdev->numa_node_mask; | |
1272 | ||
1273 | if (hdev->ae_dev->dev_type == HNAE3_DEV_KNIC) { | |
1274 | ret = hclge_knic_setup(vport, num_tqps); | |
1275 | if (ret) { | |
1276 | dev_err(&hdev->pdev->dev, "knic setup failed %d\n", | |
1277 | ret); | |
1278 | return ret; | |
1279 | } | |
1280 | } else { | |
1281 | hclge_unic_setup(vport, num_tqps); | |
1282 | } | |
1283 | ||
1284 | return 0; | |
1285 | } | |
1286 | ||
1287 | static int hclge_alloc_vport(struct hclge_dev *hdev) | |
1288 | { | |
1289 | struct pci_dev *pdev = hdev->pdev; | |
1290 | struct hclge_vport *vport; | |
1291 | u32 tqp_main_vport; | |
1292 | u32 tqp_per_vport; | |
1293 | int num_vport, i; | |
1294 | int ret; | |
1295 | ||
1296 | /* We need to alloc a vport for main NIC of PF */ | |
1297 | num_vport = hdev->num_vmdq_vport + hdev->num_req_vfs + 1; | |
1298 | ||
1299 | if (hdev->num_tqps < num_vport) | |
1300 | num_vport = hdev->num_tqps; | |
1301 | ||
1302 | /* Alloc the same number of TQPs for every vport */ | |
1303 | tqp_per_vport = hdev->num_tqps / num_vport; | |
1304 | tqp_main_vport = tqp_per_vport + hdev->num_tqps % num_vport; | |
1305 | ||
1306 | vport = devm_kcalloc(&pdev->dev, num_vport, sizeof(struct hclge_vport), | |
1307 | GFP_KERNEL); | |
1308 | if (!vport) | |
1309 | return -ENOMEM; | |
1310 | ||
1311 | hdev->vport = vport; | |
1312 | hdev->num_alloc_vport = num_vport; | |
1313 | ||
1314 | #ifdef CONFIG_PCI_IOV | |
1315 | /* Enable SRIOV */ | |
1316 | if (hdev->num_req_vfs) { | |
1317 | dev_info(&pdev->dev, "active VFs(%d) found, enabling SRIOV\n", | |
1318 | hdev->num_req_vfs); | |
1319 | ret = pci_enable_sriov(hdev->pdev, hdev->num_req_vfs); | |
1320 | if (ret) { | |
1321 | hdev->num_alloc_vfs = 0; | |
1322 | dev_err(&pdev->dev, "SRIOV enable failed %d\n", | |
1323 | ret); | |
1324 | return ret; | |
1325 | } | |
1326 | } | |
1327 | hdev->num_alloc_vfs = hdev->num_req_vfs; | |
1328 | #endif | |
1329 | ||
1330 | for (i = 0; i < num_vport; i++) { | |
1331 | vport->back = hdev; | |
1332 | vport->vport_id = i; | |
1333 | ||
1334 | if (i == 0) | |
1335 | ret = hclge_vport_setup(vport, tqp_main_vport); | |
1336 | else | |
1337 | ret = hclge_vport_setup(vport, tqp_per_vport); | |
1338 | if (ret) { | |
1339 | dev_err(&pdev->dev, | |
1340 | "vport setup failed for vport %d, %d\n", | |
1341 | i, ret); | |
1342 | return ret; | |
1343 | } | |
1344 | ||
1345 | vport++; | |
1346 | } | |
1347 | ||
1348 | return 0; | |
1349 | } | |
1350 | ||
acf61ecd YL |
1351 | static int hclge_cmd_alloc_tx_buff(struct hclge_dev *hdev, |
1352 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f S |
1353 | { |
1354 | /* TX buffer size is unit by 128 byte */ | |
1355 | #define HCLGE_BUF_SIZE_UNIT_SHIFT 7 | |
1356 | #define HCLGE_BUF_SIZE_UPDATE_EN_MSK BIT(15) | |
d44f9b63 | 1357 | struct hclge_tx_buff_alloc_cmd *req; |
46a3df9f S |
1358 | struct hclge_desc desc; |
1359 | int ret; | |
1360 | u8 i; | |
1361 | ||
d44f9b63 | 1362 | req = (struct hclge_tx_buff_alloc_cmd *)desc.data; |
46a3df9f S |
1363 | |
1364 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_TX_BUFF_ALLOC, 0); | |
9ffe79a9 | 1365 | for (i = 0; i < HCLGE_TC_NUM; i++) { |
acf61ecd | 1366 | u32 buf_size = buf_alloc->priv_buf[i].tx_buf_size; |
9ffe79a9 | 1367 | |
46a3df9f S |
1368 | req->tx_pkt_buff[i] = |
1369 | cpu_to_le16((buf_size >> HCLGE_BUF_SIZE_UNIT_SHIFT) | | |
1370 | HCLGE_BUF_SIZE_UPDATE_EN_MSK); | |
9ffe79a9 | 1371 | } |
46a3df9f S |
1372 | |
1373 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
1374 | if (ret) { | |
1375 | dev_err(&hdev->pdev->dev, "tx buffer alloc cmd failed %d.\n", | |
1376 | ret); | |
1377 | return ret; | |
1378 | } | |
1379 | ||
1380 | return 0; | |
1381 | } | |
1382 | ||
acf61ecd YL |
1383 | static int hclge_tx_buffer_alloc(struct hclge_dev *hdev, |
1384 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f | 1385 | { |
acf61ecd | 1386 | int ret = hclge_cmd_alloc_tx_buff(hdev, buf_alloc); |
46a3df9f S |
1387 | |
1388 | if (ret) { | |
1389 | dev_err(&hdev->pdev->dev, | |
1390 | "tx buffer alloc failed %d\n", ret); | |
1391 | return ret; | |
1392 | } | |
1393 | ||
1394 | return 0; | |
1395 | } | |
1396 | ||
1397 | static int hclge_get_tc_num(struct hclge_dev *hdev) | |
1398 | { | |
1399 | int i, cnt = 0; | |
1400 | ||
1401 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) | |
1402 | if (hdev->hw_tc_map & BIT(i)) | |
1403 | cnt++; | |
1404 | return cnt; | |
1405 | } | |
1406 | ||
1407 | static int hclge_get_pfc_enalbe_num(struct hclge_dev *hdev) | |
1408 | { | |
1409 | int i, cnt = 0; | |
1410 | ||
1411 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) | |
1412 | if (hdev->hw_tc_map & BIT(i) && | |
1413 | hdev->tm_info.hw_pfc_map & BIT(i)) | |
1414 | cnt++; | |
1415 | return cnt; | |
1416 | } | |
1417 | ||
1418 | /* Get the number of pfc enabled TCs, which have private buffer */ | |
acf61ecd YL |
1419 | static int hclge_get_pfc_priv_num(struct hclge_dev *hdev, |
1420 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f S |
1421 | { |
1422 | struct hclge_priv_buf *priv; | |
1423 | int i, cnt = 0; | |
1424 | ||
1425 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1426 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1427 | if ((hdev->tm_info.hw_pfc_map & BIT(i)) && |
1428 | priv->enable) | |
1429 | cnt++; | |
1430 | } | |
1431 | ||
1432 | return cnt; | |
1433 | } | |
1434 | ||
1435 | /* Get the number of pfc disabled TCs, which have private buffer */ | |
acf61ecd YL |
1436 | static int hclge_get_no_pfc_priv_num(struct hclge_dev *hdev, |
1437 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f S |
1438 | { |
1439 | struct hclge_priv_buf *priv; | |
1440 | int i, cnt = 0; | |
1441 | ||
1442 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1443 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1444 | if (hdev->hw_tc_map & BIT(i) && |
1445 | !(hdev->tm_info.hw_pfc_map & BIT(i)) && | |
1446 | priv->enable) | |
1447 | cnt++; | |
1448 | } | |
1449 | ||
1450 | return cnt; | |
1451 | } | |
1452 | ||
acf61ecd | 1453 | static u32 hclge_get_rx_priv_buff_alloced(struct hclge_pkt_buf_alloc *buf_alloc) |
46a3df9f S |
1454 | { |
1455 | struct hclge_priv_buf *priv; | |
1456 | u32 rx_priv = 0; | |
1457 | int i; | |
1458 | ||
1459 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1460 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1461 | if (priv->enable) |
1462 | rx_priv += priv->buf_size; | |
1463 | } | |
1464 | return rx_priv; | |
1465 | } | |
1466 | ||
acf61ecd | 1467 | static u32 hclge_get_tx_buff_alloced(struct hclge_pkt_buf_alloc *buf_alloc) |
9ffe79a9 YL |
1468 | { |
1469 | u32 i, total_tx_size = 0; | |
1470 | ||
1471 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) | |
acf61ecd | 1472 | total_tx_size += buf_alloc->priv_buf[i].tx_buf_size; |
9ffe79a9 YL |
1473 | |
1474 | return total_tx_size; | |
1475 | } | |
1476 | ||
acf61ecd YL |
1477 | static bool hclge_is_rx_buf_ok(struct hclge_dev *hdev, |
1478 | struct hclge_pkt_buf_alloc *buf_alloc, | |
1479 | u32 rx_all) | |
46a3df9f S |
1480 | { |
1481 | u32 shared_buf_min, shared_buf_tc, shared_std; | |
1482 | int tc_num, pfc_enable_num; | |
1483 | u32 shared_buf; | |
1484 | u32 rx_priv; | |
1485 | int i; | |
1486 | ||
1487 | tc_num = hclge_get_tc_num(hdev); | |
1488 | pfc_enable_num = hclge_get_pfc_enalbe_num(hdev); | |
1489 | ||
d221df4e YL |
1490 | if (hnae3_dev_dcb_supported(hdev)) |
1491 | shared_buf_min = 2 * hdev->mps + HCLGE_DEFAULT_DV; | |
1492 | else | |
1493 | shared_buf_min = 2 * hdev->mps + HCLGE_DEFAULT_NON_DCB_DV; | |
1494 | ||
46a3df9f S |
1495 | shared_buf_tc = pfc_enable_num * hdev->mps + |
1496 | (tc_num - pfc_enable_num) * hdev->mps / 2 + | |
1497 | hdev->mps; | |
1498 | shared_std = max_t(u32, shared_buf_min, shared_buf_tc); | |
1499 | ||
acf61ecd | 1500 | rx_priv = hclge_get_rx_priv_buff_alloced(buf_alloc); |
46a3df9f S |
1501 | if (rx_all <= rx_priv + shared_std) |
1502 | return false; | |
1503 | ||
1504 | shared_buf = rx_all - rx_priv; | |
acf61ecd YL |
1505 | buf_alloc->s_buf.buf_size = shared_buf; |
1506 | buf_alloc->s_buf.self.high = shared_buf; | |
1507 | buf_alloc->s_buf.self.low = 2 * hdev->mps; | |
46a3df9f S |
1508 | |
1509 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
1510 | if ((hdev->hw_tc_map & BIT(i)) && | |
1511 | (hdev->tm_info.hw_pfc_map & BIT(i))) { | |
acf61ecd YL |
1512 | buf_alloc->s_buf.tc_thrd[i].low = hdev->mps; |
1513 | buf_alloc->s_buf.tc_thrd[i].high = 2 * hdev->mps; | |
46a3df9f | 1514 | } else { |
acf61ecd YL |
1515 | buf_alloc->s_buf.tc_thrd[i].low = 0; |
1516 | buf_alloc->s_buf.tc_thrd[i].high = hdev->mps; | |
46a3df9f S |
1517 | } |
1518 | } | |
1519 | ||
1520 | return true; | |
1521 | } | |
1522 | ||
acf61ecd YL |
1523 | static int hclge_tx_buffer_calc(struct hclge_dev *hdev, |
1524 | struct hclge_pkt_buf_alloc *buf_alloc) | |
9ffe79a9 YL |
1525 | { |
1526 | u32 i, total_size; | |
1527 | ||
1528 | total_size = hdev->pkt_buf_size; | |
1529 | ||
1530 | /* alloc tx buffer for all enabled tc */ | |
1531 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1532 | struct hclge_priv_buf *priv = &buf_alloc->priv_buf[i]; |
9ffe79a9 YL |
1533 | |
1534 | if (total_size < HCLGE_DEFAULT_TX_BUF) | |
1535 | return -ENOMEM; | |
1536 | ||
1537 | if (hdev->hw_tc_map & BIT(i)) | |
1538 | priv->tx_buf_size = HCLGE_DEFAULT_TX_BUF; | |
1539 | else | |
1540 | priv->tx_buf_size = 0; | |
1541 | ||
1542 | total_size -= priv->tx_buf_size; | |
1543 | } | |
1544 | ||
1545 | return 0; | |
1546 | } | |
1547 | ||
46a3df9f S |
1548 | /* hclge_rx_buffer_calc: calculate the rx private buffer size for all TCs |
1549 | * @hdev: pointer to struct hclge_dev | |
acf61ecd | 1550 | * @buf_alloc: pointer to buffer calculation data |
46a3df9f S |
1551 | * @return: 0: calculate sucessful, negative: fail |
1552 | */ | |
acf61ecd YL |
1553 | int hclge_rx_buffer_calc(struct hclge_dev *hdev, |
1554 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f | 1555 | { |
9ffe79a9 | 1556 | u32 rx_all = hdev->pkt_buf_size; |
46a3df9f S |
1557 | int no_pfc_priv_num, pfc_priv_num; |
1558 | struct hclge_priv_buf *priv; | |
1559 | int i; | |
1560 | ||
acf61ecd | 1561 | rx_all -= hclge_get_tx_buff_alloced(buf_alloc); |
9ffe79a9 | 1562 | |
d602a525 YL |
1563 | /* When DCB is not supported, rx private |
1564 | * buffer is not allocated. | |
1565 | */ | |
1566 | if (!hnae3_dev_dcb_supported(hdev)) { | |
acf61ecd | 1567 | if (!hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all)) |
d602a525 YL |
1568 | return -ENOMEM; |
1569 | ||
1570 | return 0; | |
1571 | } | |
1572 | ||
46a3df9f S |
1573 | /* step 1, try to alloc private buffer for all enabled tc */ |
1574 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1575 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1576 | if (hdev->hw_tc_map & BIT(i)) { |
1577 | priv->enable = 1; | |
1578 | if (hdev->tm_info.hw_pfc_map & BIT(i)) { | |
1579 | priv->wl.low = hdev->mps; | |
1580 | priv->wl.high = priv->wl.low + hdev->mps; | |
1581 | priv->buf_size = priv->wl.high + | |
1582 | HCLGE_DEFAULT_DV; | |
1583 | } else { | |
1584 | priv->wl.low = 0; | |
1585 | priv->wl.high = 2 * hdev->mps; | |
1586 | priv->buf_size = priv->wl.high; | |
1587 | } | |
bb1fe9ea YL |
1588 | } else { |
1589 | priv->enable = 0; | |
1590 | priv->wl.low = 0; | |
1591 | priv->wl.high = 0; | |
1592 | priv->buf_size = 0; | |
46a3df9f S |
1593 | } |
1594 | } | |
1595 | ||
acf61ecd | 1596 | if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all)) |
46a3df9f S |
1597 | return 0; |
1598 | ||
1599 | /* step 2, try to decrease the buffer size of | |
1600 | * no pfc TC's private buffer | |
1601 | */ | |
1602 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1603 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f | 1604 | |
bb1fe9ea YL |
1605 | priv->enable = 0; |
1606 | priv->wl.low = 0; | |
1607 | priv->wl.high = 0; | |
1608 | priv->buf_size = 0; | |
1609 | ||
1610 | if (!(hdev->hw_tc_map & BIT(i))) | |
1611 | continue; | |
1612 | ||
1613 | priv->enable = 1; | |
46a3df9f S |
1614 | |
1615 | if (hdev->tm_info.hw_pfc_map & BIT(i)) { | |
1616 | priv->wl.low = 128; | |
1617 | priv->wl.high = priv->wl.low + hdev->mps; | |
1618 | priv->buf_size = priv->wl.high + HCLGE_DEFAULT_DV; | |
1619 | } else { | |
1620 | priv->wl.low = 0; | |
1621 | priv->wl.high = hdev->mps; | |
1622 | priv->buf_size = priv->wl.high; | |
1623 | } | |
1624 | } | |
1625 | ||
acf61ecd | 1626 | if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all)) |
46a3df9f S |
1627 | return 0; |
1628 | ||
1629 | /* step 3, try to reduce the number of pfc disabled TCs, | |
1630 | * which have private buffer | |
1631 | */ | |
1632 | /* get the total no pfc enable TC number, which have private buffer */ | |
acf61ecd | 1633 | no_pfc_priv_num = hclge_get_no_pfc_priv_num(hdev, buf_alloc); |
46a3df9f S |
1634 | |
1635 | /* let the last to be cleared first */ | |
1636 | for (i = HCLGE_MAX_TC_NUM - 1; i >= 0; i--) { | |
acf61ecd | 1637 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1638 | |
1639 | if (hdev->hw_tc_map & BIT(i) && | |
1640 | !(hdev->tm_info.hw_pfc_map & BIT(i))) { | |
1641 | /* Clear the no pfc TC private buffer */ | |
1642 | priv->wl.low = 0; | |
1643 | priv->wl.high = 0; | |
1644 | priv->buf_size = 0; | |
1645 | priv->enable = 0; | |
1646 | no_pfc_priv_num--; | |
1647 | } | |
1648 | ||
acf61ecd | 1649 | if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all) || |
46a3df9f S |
1650 | no_pfc_priv_num == 0) |
1651 | break; | |
1652 | } | |
1653 | ||
acf61ecd | 1654 | if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all)) |
46a3df9f S |
1655 | return 0; |
1656 | ||
1657 | /* step 4, try to reduce the number of pfc enabled TCs | |
1658 | * which have private buffer. | |
1659 | */ | |
acf61ecd | 1660 | pfc_priv_num = hclge_get_pfc_priv_num(hdev, buf_alloc); |
46a3df9f S |
1661 | |
1662 | /* let the last to be cleared first */ | |
1663 | for (i = HCLGE_MAX_TC_NUM - 1; i >= 0; i--) { | |
acf61ecd | 1664 | priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1665 | |
1666 | if (hdev->hw_tc_map & BIT(i) && | |
1667 | hdev->tm_info.hw_pfc_map & BIT(i)) { | |
1668 | /* Reduce the number of pfc TC with private buffer */ | |
1669 | priv->wl.low = 0; | |
1670 | priv->enable = 0; | |
1671 | priv->wl.high = 0; | |
1672 | priv->buf_size = 0; | |
1673 | pfc_priv_num--; | |
1674 | } | |
1675 | ||
acf61ecd | 1676 | if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all) || |
46a3df9f S |
1677 | pfc_priv_num == 0) |
1678 | break; | |
1679 | } | |
acf61ecd | 1680 | if (hclge_is_rx_buf_ok(hdev, buf_alloc, rx_all)) |
46a3df9f S |
1681 | return 0; |
1682 | ||
1683 | return -ENOMEM; | |
1684 | } | |
1685 | ||
acf61ecd YL |
1686 | static int hclge_rx_priv_buf_alloc(struct hclge_dev *hdev, |
1687 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f | 1688 | { |
d44f9b63 | 1689 | struct hclge_rx_priv_buff_cmd *req; |
46a3df9f S |
1690 | struct hclge_desc desc; |
1691 | int ret; | |
1692 | int i; | |
1693 | ||
1694 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RX_PRIV_BUFF_ALLOC, false); | |
d44f9b63 | 1695 | req = (struct hclge_rx_priv_buff_cmd *)desc.data; |
46a3df9f S |
1696 | |
1697 | /* Alloc private buffer TCs */ | |
1698 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
acf61ecd | 1699 | struct hclge_priv_buf *priv = &buf_alloc->priv_buf[i]; |
46a3df9f S |
1700 | |
1701 | req->buf_num[i] = | |
1702 | cpu_to_le16(priv->buf_size >> HCLGE_BUF_UNIT_S); | |
1703 | req->buf_num[i] |= | |
5bca3b94 | 1704 | cpu_to_le16(1 << HCLGE_TC0_PRI_BUF_EN_B); |
46a3df9f S |
1705 | } |
1706 | ||
b8c8bf47 | 1707 | req->shared_buf = |
acf61ecd | 1708 | cpu_to_le16((buf_alloc->s_buf.buf_size >> HCLGE_BUF_UNIT_S) | |
b8c8bf47 YL |
1709 | (1 << HCLGE_TC0_PRI_BUF_EN_B)); |
1710 | ||
46a3df9f S |
1711 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); |
1712 | if (ret) { | |
1713 | dev_err(&hdev->pdev->dev, | |
1714 | "rx private buffer alloc cmd failed %d\n", ret); | |
1715 | return ret; | |
1716 | } | |
1717 | ||
1718 | return 0; | |
1719 | } | |
1720 | ||
1721 | #define HCLGE_PRIV_ENABLE(a) ((a) > 0 ? 1 : 0) | |
1722 | ||
acf61ecd YL |
1723 | static int hclge_rx_priv_wl_config(struct hclge_dev *hdev, |
1724 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f S |
1725 | { |
1726 | struct hclge_rx_priv_wl_buf *req; | |
1727 | struct hclge_priv_buf *priv; | |
1728 | struct hclge_desc desc[2]; | |
1729 | int i, j; | |
1730 | int ret; | |
1731 | ||
1732 | for (i = 0; i < 2; i++) { | |
1733 | hclge_cmd_setup_basic_desc(&desc[i], HCLGE_OPC_RX_PRIV_WL_ALLOC, | |
1734 | false); | |
1735 | req = (struct hclge_rx_priv_wl_buf *)desc[i].data; | |
1736 | ||
1737 | /* The first descriptor set the NEXT bit to 1 */ | |
1738 | if (i == 0) | |
1739 | desc[i].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
1740 | else | |
1741 | desc[i].flag &= ~cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
1742 | ||
1743 | for (j = 0; j < HCLGE_TC_NUM_ONE_DESC; j++) { | |
acf61ecd YL |
1744 | u32 idx = i * HCLGE_TC_NUM_ONE_DESC + j; |
1745 | ||
1746 | priv = &buf_alloc->priv_buf[idx]; | |
46a3df9f S |
1747 | req->tc_wl[j].high = |
1748 | cpu_to_le16(priv->wl.high >> HCLGE_BUF_UNIT_S); | |
1749 | req->tc_wl[j].high |= | |
1750 | cpu_to_le16(HCLGE_PRIV_ENABLE(priv->wl.high) << | |
1751 | HCLGE_RX_PRIV_EN_B); | |
1752 | req->tc_wl[j].low = | |
1753 | cpu_to_le16(priv->wl.low >> HCLGE_BUF_UNIT_S); | |
1754 | req->tc_wl[j].low |= | |
1755 | cpu_to_le16(HCLGE_PRIV_ENABLE(priv->wl.low) << | |
1756 | HCLGE_RX_PRIV_EN_B); | |
1757 | } | |
1758 | } | |
1759 | ||
1760 | /* Send 2 descriptor at one time */ | |
1761 | ret = hclge_cmd_send(&hdev->hw, desc, 2); | |
1762 | if (ret) { | |
1763 | dev_err(&hdev->pdev->dev, | |
1764 | "rx private waterline config cmd failed %d\n", | |
1765 | ret); | |
1766 | return ret; | |
1767 | } | |
1768 | return 0; | |
1769 | } | |
1770 | ||
acf61ecd YL |
1771 | static int hclge_common_thrd_config(struct hclge_dev *hdev, |
1772 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f | 1773 | { |
acf61ecd | 1774 | struct hclge_shared_buf *s_buf = &buf_alloc->s_buf; |
46a3df9f S |
1775 | struct hclge_rx_com_thrd *req; |
1776 | struct hclge_desc desc[2]; | |
1777 | struct hclge_tc_thrd *tc; | |
1778 | int i, j; | |
1779 | int ret; | |
1780 | ||
1781 | for (i = 0; i < 2; i++) { | |
1782 | hclge_cmd_setup_basic_desc(&desc[i], | |
1783 | HCLGE_OPC_RX_COM_THRD_ALLOC, false); | |
1784 | req = (struct hclge_rx_com_thrd *)&desc[i].data; | |
1785 | ||
1786 | /* The first descriptor set the NEXT bit to 1 */ | |
1787 | if (i == 0) | |
1788 | desc[i].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
1789 | else | |
1790 | desc[i].flag &= ~cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
1791 | ||
1792 | for (j = 0; j < HCLGE_TC_NUM_ONE_DESC; j++) { | |
1793 | tc = &s_buf->tc_thrd[i * HCLGE_TC_NUM_ONE_DESC + j]; | |
1794 | ||
1795 | req->com_thrd[j].high = | |
1796 | cpu_to_le16(tc->high >> HCLGE_BUF_UNIT_S); | |
1797 | req->com_thrd[j].high |= | |
1798 | cpu_to_le16(HCLGE_PRIV_ENABLE(tc->high) << | |
1799 | HCLGE_RX_PRIV_EN_B); | |
1800 | req->com_thrd[j].low = | |
1801 | cpu_to_le16(tc->low >> HCLGE_BUF_UNIT_S); | |
1802 | req->com_thrd[j].low |= | |
1803 | cpu_to_le16(HCLGE_PRIV_ENABLE(tc->low) << | |
1804 | HCLGE_RX_PRIV_EN_B); | |
1805 | } | |
1806 | } | |
1807 | ||
1808 | /* Send 2 descriptors at one time */ | |
1809 | ret = hclge_cmd_send(&hdev->hw, desc, 2); | |
1810 | if (ret) { | |
1811 | dev_err(&hdev->pdev->dev, | |
1812 | "common threshold config cmd failed %d\n", ret); | |
1813 | return ret; | |
1814 | } | |
1815 | return 0; | |
1816 | } | |
1817 | ||
acf61ecd YL |
1818 | static int hclge_common_wl_config(struct hclge_dev *hdev, |
1819 | struct hclge_pkt_buf_alloc *buf_alloc) | |
46a3df9f | 1820 | { |
acf61ecd | 1821 | struct hclge_shared_buf *buf = &buf_alloc->s_buf; |
46a3df9f S |
1822 | struct hclge_rx_com_wl *req; |
1823 | struct hclge_desc desc; | |
1824 | int ret; | |
1825 | ||
1826 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RX_COM_WL_ALLOC, false); | |
1827 | ||
1828 | req = (struct hclge_rx_com_wl *)desc.data; | |
1829 | req->com_wl.high = cpu_to_le16(buf->self.high >> HCLGE_BUF_UNIT_S); | |
1830 | req->com_wl.high |= | |
1831 | cpu_to_le16(HCLGE_PRIV_ENABLE(buf->self.high) << | |
1832 | HCLGE_RX_PRIV_EN_B); | |
1833 | ||
1834 | req->com_wl.low = cpu_to_le16(buf->self.low >> HCLGE_BUF_UNIT_S); | |
1835 | req->com_wl.low |= | |
1836 | cpu_to_le16(HCLGE_PRIV_ENABLE(buf->self.low) << | |
1837 | HCLGE_RX_PRIV_EN_B); | |
1838 | ||
1839 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
1840 | if (ret) { | |
1841 | dev_err(&hdev->pdev->dev, | |
1842 | "common waterline config cmd failed %d\n", ret); | |
1843 | return ret; | |
1844 | } | |
1845 | ||
1846 | return 0; | |
1847 | } | |
1848 | ||
1849 | int hclge_buffer_alloc(struct hclge_dev *hdev) | |
1850 | { | |
acf61ecd | 1851 | struct hclge_pkt_buf_alloc *pkt_buf; |
46a3df9f S |
1852 | int ret; |
1853 | ||
acf61ecd YL |
1854 | pkt_buf = kzalloc(sizeof(*pkt_buf), GFP_KERNEL); |
1855 | if (!pkt_buf) | |
46a3df9f S |
1856 | return -ENOMEM; |
1857 | ||
acf61ecd | 1858 | ret = hclge_tx_buffer_calc(hdev, pkt_buf); |
9ffe79a9 YL |
1859 | if (ret) { |
1860 | dev_err(&hdev->pdev->dev, | |
1861 | "could not calc tx buffer size for all TCs %d\n", ret); | |
acf61ecd | 1862 | goto out; |
9ffe79a9 YL |
1863 | } |
1864 | ||
acf61ecd | 1865 | ret = hclge_tx_buffer_alloc(hdev, pkt_buf); |
46a3df9f S |
1866 | if (ret) { |
1867 | dev_err(&hdev->pdev->dev, | |
1868 | "could not alloc tx buffers %d\n", ret); | |
acf61ecd | 1869 | goto out; |
46a3df9f S |
1870 | } |
1871 | ||
acf61ecd | 1872 | ret = hclge_rx_buffer_calc(hdev, pkt_buf); |
46a3df9f S |
1873 | if (ret) { |
1874 | dev_err(&hdev->pdev->dev, | |
1875 | "could not calc rx priv buffer size for all TCs %d\n", | |
1876 | ret); | |
acf61ecd | 1877 | goto out; |
46a3df9f S |
1878 | } |
1879 | ||
acf61ecd | 1880 | ret = hclge_rx_priv_buf_alloc(hdev, pkt_buf); |
46a3df9f S |
1881 | if (ret) { |
1882 | dev_err(&hdev->pdev->dev, "could not alloc rx priv buffer %d\n", | |
1883 | ret); | |
acf61ecd | 1884 | goto out; |
46a3df9f S |
1885 | } |
1886 | ||
2daf4a65 | 1887 | if (hnae3_dev_dcb_supported(hdev)) { |
acf61ecd | 1888 | ret = hclge_rx_priv_wl_config(hdev, pkt_buf); |
2daf4a65 YL |
1889 | if (ret) { |
1890 | dev_err(&hdev->pdev->dev, | |
1891 | "could not configure rx private waterline %d\n", | |
1892 | ret); | |
acf61ecd | 1893 | goto out; |
2daf4a65 | 1894 | } |
46a3df9f | 1895 | |
acf61ecd | 1896 | ret = hclge_common_thrd_config(hdev, pkt_buf); |
2daf4a65 YL |
1897 | if (ret) { |
1898 | dev_err(&hdev->pdev->dev, | |
1899 | "could not configure common threshold %d\n", | |
1900 | ret); | |
acf61ecd | 1901 | goto out; |
2daf4a65 | 1902 | } |
46a3df9f S |
1903 | } |
1904 | ||
acf61ecd YL |
1905 | ret = hclge_common_wl_config(hdev, pkt_buf); |
1906 | if (ret) | |
46a3df9f S |
1907 | dev_err(&hdev->pdev->dev, |
1908 | "could not configure common waterline %d\n", ret); | |
46a3df9f | 1909 | |
acf61ecd YL |
1910 | out: |
1911 | kfree(pkt_buf); | |
1912 | return ret; | |
46a3df9f S |
1913 | } |
1914 | ||
1915 | static int hclge_init_roce_base_info(struct hclge_vport *vport) | |
1916 | { | |
1917 | struct hnae3_handle *roce = &vport->roce; | |
1918 | struct hnae3_handle *nic = &vport->nic; | |
1919 | ||
1920 | roce->rinfo.num_vectors = vport->back->num_roce_msix; | |
1921 | ||
1922 | if (vport->back->num_msi_left < vport->roce.rinfo.num_vectors || | |
1923 | vport->back->num_msi_left == 0) | |
1924 | return -EINVAL; | |
1925 | ||
1926 | roce->rinfo.base_vector = vport->back->roce_base_vector; | |
1927 | ||
1928 | roce->rinfo.netdev = nic->kinfo.netdev; | |
1929 | roce->rinfo.roce_io_base = vport->back->hw.io_base; | |
1930 | ||
1931 | roce->pdev = nic->pdev; | |
1932 | roce->ae_algo = nic->ae_algo; | |
1933 | roce->numa_node_mask = nic->numa_node_mask; | |
1934 | ||
1935 | return 0; | |
1936 | } | |
1937 | ||
1938 | static int hclge_init_msix(struct hclge_dev *hdev) | |
1939 | { | |
1940 | struct pci_dev *pdev = hdev->pdev; | |
1941 | int ret, i; | |
1942 | ||
1943 | hdev->msix_entries = devm_kcalloc(&pdev->dev, hdev->num_msi, | |
1944 | sizeof(struct msix_entry), | |
1945 | GFP_KERNEL); | |
1946 | if (!hdev->msix_entries) | |
1947 | return -ENOMEM; | |
1948 | ||
1949 | hdev->vector_status = devm_kcalloc(&pdev->dev, hdev->num_msi, | |
1950 | sizeof(u16), GFP_KERNEL); | |
1951 | if (!hdev->vector_status) | |
1952 | return -ENOMEM; | |
1953 | ||
1954 | for (i = 0; i < hdev->num_msi; i++) { | |
1955 | hdev->msix_entries[i].entry = i; | |
1956 | hdev->vector_status[i] = HCLGE_INVALID_VPORT; | |
1957 | } | |
1958 | ||
1959 | hdev->num_msi_left = hdev->num_msi; | |
1960 | hdev->base_msi_vector = hdev->pdev->irq; | |
1961 | hdev->roce_base_vector = hdev->base_msi_vector + | |
1962 | HCLGE_ROCE_VECTOR_OFFSET; | |
1963 | ||
1964 | ret = pci_enable_msix_range(hdev->pdev, hdev->msix_entries, | |
1965 | hdev->num_msi, hdev->num_msi); | |
1966 | if (ret < 0) { | |
1967 | dev_info(&hdev->pdev->dev, | |
1968 | "MSI-X vector alloc failed: %d\n", ret); | |
1969 | return ret; | |
1970 | } | |
1971 | ||
1972 | return 0; | |
1973 | } | |
1974 | ||
1975 | static int hclge_init_msi(struct hclge_dev *hdev) | |
1976 | { | |
1977 | struct pci_dev *pdev = hdev->pdev; | |
1978 | int vectors; | |
1979 | int i; | |
1980 | ||
1981 | hdev->vector_status = devm_kcalloc(&pdev->dev, hdev->num_msi, | |
1982 | sizeof(u16), GFP_KERNEL); | |
1983 | if (!hdev->vector_status) | |
1984 | return -ENOMEM; | |
1985 | ||
1986 | for (i = 0; i < hdev->num_msi; i++) | |
1987 | hdev->vector_status[i] = HCLGE_INVALID_VPORT; | |
1988 | ||
1989 | vectors = pci_alloc_irq_vectors(pdev, 1, hdev->num_msi, PCI_IRQ_MSI); | |
1990 | if (vectors < 0) { | |
1991 | dev_err(&pdev->dev, "MSI vectors enable failed %d\n", vectors); | |
1992 | return -EINVAL; | |
1993 | } | |
1994 | hdev->num_msi = vectors; | |
1995 | hdev->num_msi_left = vectors; | |
1996 | hdev->base_msi_vector = pdev->irq; | |
1997 | hdev->roce_base_vector = hdev->base_msi_vector + | |
1998 | HCLGE_ROCE_VECTOR_OFFSET; | |
1999 | ||
2000 | return 0; | |
2001 | } | |
2002 | ||
2003 | static void hclge_check_speed_dup(struct hclge_dev *hdev, int duplex, int speed) | |
2004 | { | |
2005 | struct hclge_mac *mac = &hdev->hw.mac; | |
2006 | ||
2007 | if ((speed == HCLGE_MAC_SPEED_10M) || (speed == HCLGE_MAC_SPEED_100M)) | |
2008 | mac->duplex = (u8)duplex; | |
2009 | else | |
2010 | mac->duplex = HCLGE_MAC_FULL; | |
2011 | ||
2012 | mac->speed = speed; | |
2013 | } | |
2014 | ||
2015 | int hclge_cfg_mac_speed_dup(struct hclge_dev *hdev, int speed, u8 duplex) | |
2016 | { | |
d44f9b63 | 2017 | struct hclge_config_mac_speed_dup_cmd *req; |
46a3df9f S |
2018 | struct hclge_desc desc; |
2019 | int ret; | |
2020 | ||
d44f9b63 | 2021 | req = (struct hclge_config_mac_speed_dup_cmd *)desc.data; |
46a3df9f S |
2022 | |
2023 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_SPEED_DUP, false); | |
2024 | ||
2025 | hnae_set_bit(req->speed_dup, HCLGE_CFG_DUPLEX_B, !!duplex); | |
2026 | ||
2027 | switch (speed) { | |
2028 | case HCLGE_MAC_SPEED_10M: | |
2029 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2030 | HCLGE_CFG_SPEED_S, 6); | |
2031 | break; | |
2032 | case HCLGE_MAC_SPEED_100M: | |
2033 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2034 | HCLGE_CFG_SPEED_S, 7); | |
2035 | break; | |
2036 | case HCLGE_MAC_SPEED_1G: | |
2037 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2038 | HCLGE_CFG_SPEED_S, 0); | |
2039 | break; | |
2040 | case HCLGE_MAC_SPEED_10G: | |
2041 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2042 | HCLGE_CFG_SPEED_S, 1); | |
2043 | break; | |
2044 | case HCLGE_MAC_SPEED_25G: | |
2045 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2046 | HCLGE_CFG_SPEED_S, 2); | |
2047 | break; | |
2048 | case HCLGE_MAC_SPEED_40G: | |
2049 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2050 | HCLGE_CFG_SPEED_S, 3); | |
2051 | break; | |
2052 | case HCLGE_MAC_SPEED_50G: | |
2053 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2054 | HCLGE_CFG_SPEED_S, 4); | |
2055 | break; | |
2056 | case HCLGE_MAC_SPEED_100G: | |
2057 | hnae_set_field(req->speed_dup, HCLGE_CFG_SPEED_M, | |
2058 | HCLGE_CFG_SPEED_S, 5); | |
2059 | break; | |
2060 | default: | |
d7629e74 | 2061 | dev_err(&hdev->pdev->dev, "invalid speed (%d)\n", speed); |
46a3df9f S |
2062 | return -EINVAL; |
2063 | } | |
2064 | ||
2065 | hnae_set_bit(req->mac_change_fec_en, HCLGE_CFG_MAC_SPEED_CHANGE_EN_B, | |
2066 | 1); | |
2067 | ||
2068 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2069 | if (ret) { | |
2070 | dev_err(&hdev->pdev->dev, | |
2071 | "mac speed/duplex config cmd failed %d.\n", ret); | |
2072 | return ret; | |
2073 | } | |
2074 | ||
2075 | hclge_check_speed_dup(hdev, duplex, speed); | |
2076 | ||
2077 | return 0; | |
2078 | } | |
2079 | ||
2080 | static int hclge_cfg_mac_speed_dup_h(struct hnae3_handle *handle, int speed, | |
2081 | u8 duplex) | |
2082 | { | |
2083 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2084 | struct hclge_dev *hdev = vport->back; | |
2085 | ||
2086 | return hclge_cfg_mac_speed_dup(hdev, speed, duplex); | |
2087 | } | |
2088 | ||
2089 | static int hclge_query_mac_an_speed_dup(struct hclge_dev *hdev, int *speed, | |
2090 | u8 *duplex) | |
2091 | { | |
d44f9b63 | 2092 | struct hclge_query_an_speed_dup_cmd *req; |
46a3df9f S |
2093 | struct hclge_desc desc; |
2094 | int speed_tmp; | |
2095 | int ret; | |
2096 | ||
d44f9b63 | 2097 | req = (struct hclge_query_an_speed_dup_cmd *)desc.data; |
46a3df9f S |
2098 | |
2099 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_AN_RESULT, true); | |
2100 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2101 | if (ret) { | |
2102 | dev_err(&hdev->pdev->dev, | |
2103 | "mac speed/autoneg/duplex query cmd failed %d\n", | |
2104 | ret); | |
2105 | return ret; | |
2106 | } | |
2107 | ||
2108 | *duplex = hnae_get_bit(req->an_syn_dup_speed, HCLGE_QUERY_DUPLEX_B); | |
2109 | speed_tmp = hnae_get_field(req->an_syn_dup_speed, HCLGE_QUERY_SPEED_M, | |
2110 | HCLGE_QUERY_SPEED_S); | |
2111 | ||
2112 | ret = hclge_parse_speed(speed_tmp, speed); | |
2113 | if (ret) { | |
2114 | dev_err(&hdev->pdev->dev, | |
2115 | "could not parse speed(=%d), %d\n", speed_tmp, ret); | |
2116 | return -EIO; | |
2117 | } | |
2118 | ||
2119 | return 0; | |
2120 | } | |
2121 | ||
2122 | static int hclge_query_autoneg_result(struct hclge_dev *hdev) | |
2123 | { | |
2124 | struct hclge_mac *mac = &hdev->hw.mac; | |
d44f9b63 | 2125 | struct hclge_query_an_speed_dup_cmd *req; |
46a3df9f S |
2126 | struct hclge_desc desc; |
2127 | int ret; | |
2128 | ||
d44f9b63 | 2129 | req = (struct hclge_query_an_speed_dup_cmd *)desc.data; |
46a3df9f S |
2130 | |
2131 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_AN_RESULT, true); | |
2132 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2133 | if (ret) { | |
2134 | dev_err(&hdev->pdev->dev, | |
2135 | "autoneg result query cmd failed %d.\n", ret); | |
2136 | return ret; | |
2137 | } | |
2138 | ||
2139 | mac->autoneg = hnae_get_bit(req->an_syn_dup_speed, HCLGE_QUERY_AN_B); | |
2140 | ||
2141 | return 0; | |
2142 | } | |
2143 | ||
2144 | static int hclge_set_autoneg_en(struct hclge_dev *hdev, bool enable) | |
2145 | { | |
d44f9b63 | 2146 | struct hclge_config_auto_neg_cmd *req; |
46a3df9f | 2147 | struct hclge_desc desc; |
a90bb9a5 | 2148 | u32 flag = 0; |
46a3df9f S |
2149 | int ret; |
2150 | ||
2151 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_AN_MODE, false); | |
2152 | ||
d44f9b63 | 2153 | req = (struct hclge_config_auto_neg_cmd *)desc.data; |
a90bb9a5 YL |
2154 | hnae_set_bit(flag, HCLGE_MAC_CFG_AN_EN_B, !!enable); |
2155 | req->cfg_an_cmd_flag = cpu_to_le32(flag); | |
46a3df9f S |
2156 | |
2157 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2158 | if (ret) { | |
2159 | dev_err(&hdev->pdev->dev, "auto neg set cmd failed %d.\n", | |
2160 | ret); | |
2161 | return ret; | |
2162 | } | |
2163 | ||
2164 | return 0; | |
2165 | } | |
2166 | ||
2167 | static int hclge_set_autoneg(struct hnae3_handle *handle, bool enable) | |
2168 | { | |
2169 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2170 | struct hclge_dev *hdev = vport->back; | |
2171 | ||
2172 | return hclge_set_autoneg_en(hdev, enable); | |
2173 | } | |
2174 | ||
2175 | static int hclge_get_autoneg(struct hnae3_handle *handle) | |
2176 | { | |
2177 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2178 | struct hclge_dev *hdev = vport->back; | |
2179 | ||
2180 | hclge_query_autoneg_result(hdev); | |
2181 | ||
2182 | return hdev->hw.mac.autoneg; | |
2183 | } | |
2184 | ||
2185 | static int hclge_mac_init(struct hclge_dev *hdev) | |
2186 | { | |
2187 | struct hclge_mac *mac = &hdev->hw.mac; | |
2188 | int ret; | |
2189 | ||
2190 | ret = hclge_cfg_mac_speed_dup(hdev, hdev->hw.mac.speed, HCLGE_MAC_FULL); | |
2191 | if (ret) { | |
2192 | dev_err(&hdev->pdev->dev, | |
2193 | "Config mac speed dup fail ret=%d\n", ret); | |
2194 | return ret; | |
2195 | } | |
2196 | ||
2197 | mac->link = 0; | |
2198 | ||
2199 | ret = hclge_mac_mdio_config(hdev); | |
2200 | if (ret) { | |
2201 | dev_warn(&hdev->pdev->dev, | |
2202 | "mdio config fail ret=%d\n", ret); | |
2203 | return ret; | |
2204 | } | |
2205 | ||
2206 | /* Initialize the MTA table work mode */ | |
2207 | hdev->accept_mta_mc = true; | |
2208 | hdev->enable_mta = true; | |
2209 | hdev->mta_mac_sel_type = HCLGE_MAC_ADDR_47_36; | |
2210 | ||
2211 | ret = hclge_set_mta_filter_mode(hdev, | |
2212 | hdev->mta_mac_sel_type, | |
2213 | hdev->enable_mta); | |
2214 | if (ret) { | |
2215 | dev_err(&hdev->pdev->dev, "set mta filter mode failed %d\n", | |
2216 | ret); | |
2217 | return ret; | |
2218 | } | |
2219 | ||
2220 | return hclge_cfg_func_mta_filter(hdev, 0, hdev->accept_mta_mc); | |
2221 | } | |
2222 | ||
2223 | static void hclge_task_schedule(struct hclge_dev *hdev) | |
2224 | { | |
2225 | if (!test_bit(HCLGE_STATE_DOWN, &hdev->state) && | |
2226 | !test_bit(HCLGE_STATE_REMOVING, &hdev->state) && | |
2227 | !test_and_set_bit(HCLGE_STATE_SERVICE_SCHED, &hdev->state)) | |
2228 | (void)schedule_work(&hdev->service_task); | |
2229 | } | |
2230 | ||
2231 | static int hclge_get_mac_link_status(struct hclge_dev *hdev) | |
2232 | { | |
d44f9b63 | 2233 | struct hclge_link_status_cmd *req; |
46a3df9f S |
2234 | struct hclge_desc desc; |
2235 | int link_status; | |
2236 | int ret; | |
2237 | ||
2238 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_QUERY_LINK_STATUS, true); | |
2239 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2240 | if (ret) { | |
2241 | dev_err(&hdev->pdev->dev, "get link status cmd failed %d\n", | |
2242 | ret); | |
2243 | return ret; | |
2244 | } | |
2245 | ||
d44f9b63 | 2246 | req = (struct hclge_link_status_cmd *)desc.data; |
46a3df9f S |
2247 | link_status = req->status & HCLGE_LINK_STATUS; |
2248 | ||
2249 | return !!link_status; | |
2250 | } | |
2251 | ||
2252 | static int hclge_get_mac_phy_link(struct hclge_dev *hdev) | |
2253 | { | |
2254 | int mac_state; | |
2255 | int link_stat; | |
2256 | ||
2257 | mac_state = hclge_get_mac_link_status(hdev); | |
2258 | ||
2259 | if (hdev->hw.mac.phydev) { | |
2260 | if (!genphy_read_status(hdev->hw.mac.phydev)) | |
2261 | link_stat = mac_state & | |
2262 | hdev->hw.mac.phydev->link; | |
2263 | else | |
2264 | link_stat = 0; | |
2265 | ||
2266 | } else { | |
2267 | link_stat = mac_state; | |
2268 | } | |
2269 | ||
2270 | return !!link_stat; | |
2271 | } | |
2272 | ||
2273 | static void hclge_update_link_status(struct hclge_dev *hdev) | |
2274 | { | |
2275 | struct hnae3_client *client = hdev->nic_client; | |
2276 | struct hnae3_handle *handle; | |
2277 | int state; | |
2278 | int i; | |
2279 | ||
2280 | if (!client) | |
2281 | return; | |
2282 | state = hclge_get_mac_phy_link(hdev); | |
2283 | if (state != hdev->hw.mac.link) { | |
2284 | for (i = 0; i < hdev->num_vmdq_vport + 1; i++) { | |
2285 | handle = &hdev->vport[i].nic; | |
2286 | client->ops->link_status_change(handle, state); | |
2287 | } | |
2288 | hdev->hw.mac.link = state; | |
2289 | } | |
2290 | } | |
2291 | ||
2292 | static int hclge_update_speed_duplex(struct hclge_dev *hdev) | |
2293 | { | |
2294 | struct hclge_mac mac = hdev->hw.mac; | |
2295 | u8 duplex; | |
2296 | int speed; | |
2297 | int ret; | |
2298 | ||
2299 | /* get the speed and duplex as autoneg'result from mac cmd when phy | |
2300 | * doesn't exit. | |
2301 | */ | |
2302 | if (mac.phydev) | |
2303 | return 0; | |
2304 | ||
2305 | /* update mac->antoneg. */ | |
2306 | ret = hclge_query_autoneg_result(hdev); | |
2307 | if (ret) { | |
2308 | dev_err(&hdev->pdev->dev, | |
2309 | "autoneg result query failed %d\n", ret); | |
2310 | return ret; | |
2311 | } | |
2312 | ||
2313 | if (!mac.autoneg) | |
2314 | return 0; | |
2315 | ||
2316 | ret = hclge_query_mac_an_speed_dup(hdev, &speed, &duplex); | |
2317 | if (ret) { | |
2318 | dev_err(&hdev->pdev->dev, | |
2319 | "mac autoneg/speed/duplex query failed %d\n", ret); | |
2320 | return ret; | |
2321 | } | |
2322 | ||
2323 | if ((mac.speed != speed) || (mac.duplex != duplex)) { | |
2324 | ret = hclge_cfg_mac_speed_dup(hdev, speed, duplex); | |
2325 | if (ret) { | |
2326 | dev_err(&hdev->pdev->dev, | |
2327 | "mac speed/duplex config failed %d\n", ret); | |
2328 | return ret; | |
2329 | } | |
2330 | } | |
2331 | ||
2332 | return 0; | |
2333 | } | |
2334 | ||
2335 | static int hclge_update_speed_duplex_h(struct hnae3_handle *handle) | |
2336 | { | |
2337 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2338 | struct hclge_dev *hdev = vport->back; | |
2339 | ||
2340 | return hclge_update_speed_duplex(hdev); | |
2341 | } | |
2342 | ||
2343 | static int hclge_get_status(struct hnae3_handle *handle) | |
2344 | { | |
2345 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2346 | struct hclge_dev *hdev = vport->back; | |
2347 | ||
2348 | hclge_update_link_status(hdev); | |
2349 | ||
2350 | return hdev->hw.mac.link; | |
2351 | } | |
2352 | ||
2353 | static void hclge_service_timer(unsigned long data) | |
2354 | { | |
2355 | struct hclge_dev *hdev = (struct hclge_dev *)data; | |
2356 | (void)mod_timer(&hdev->service_timer, jiffies + HZ); | |
2357 | ||
2358 | hclge_task_schedule(hdev); | |
2359 | } | |
2360 | ||
2361 | static void hclge_service_complete(struct hclge_dev *hdev) | |
2362 | { | |
2363 | WARN_ON(!test_bit(HCLGE_STATE_SERVICE_SCHED, &hdev->state)); | |
2364 | ||
2365 | /* Flush memory before next watchdog */ | |
2366 | smp_mb__before_atomic(); | |
2367 | clear_bit(HCLGE_STATE_SERVICE_SCHED, &hdev->state); | |
2368 | } | |
2369 | ||
2370 | static void hclge_service_task(struct work_struct *work) | |
2371 | { | |
2372 | struct hclge_dev *hdev = | |
2373 | container_of(work, struct hclge_dev, service_task); | |
2374 | ||
2375 | hclge_update_speed_duplex(hdev); | |
2376 | hclge_update_link_status(hdev); | |
2377 | hclge_update_stats_for_all(hdev); | |
2378 | hclge_service_complete(hdev); | |
2379 | } | |
2380 | ||
2381 | static void hclge_disable_sriov(struct hclge_dev *hdev) | |
2382 | { | |
2a32ca13 AB |
2383 | /* If our VFs are assigned we cannot shut down SR-IOV |
2384 | * without causing issues, so just leave the hardware | |
2385 | * available but disabled | |
2386 | */ | |
2387 | if (pci_vfs_assigned(hdev->pdev)) { | |
2388 | dev_warn(&hdev->pdev->dev, | |
2389 | "disabling driver while VFs are assigned\n"); | |
2390 | return; | |
2391 | } | |
46a3df9f | 2392 | |
2a32ca13 | 2393 | pci_disable_sriov(hdev->pdev); |
46a3df9f S |
2394 | } |
2395 | ||
2396 | struct hclge_vport *hclge_get_vport(struct hnae3_handle *handle) | |
2397 | { | |
2398 | /* VF handle has no client */ | |
2399 | if (!handle->client) | |
2400 | return container_of(handle, struct hclge_vport, nic); | |
2401 | else if (handle->client->type == HNAE3_CLIENT_ROCE) | |
2402 | return container_of(handle, struct hclge_vport, roce); | |
2403 | else | |
2404 | return container_of(handle, struct hclge_vport, nic); | |
2405 | } | |
2406 | ||
2407 | static int hclge_get_vector(struct hnae3_handle *handle, u16 vector_num, | |
2408 | struct hnae3_vector_info *vector_info) | |
2409 | { | |
2410 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2411 | struct hnae3_vector_info *vector = vector_info; | |
2412 | struct hclge_dev *hdev = vport->back; | |
2413 | int alloc = 0; | |
2414 | int i, j; | |
2415 | ||
2416 | vector_num = min(hdev->num_msi_left, vector_num); | |
2417 | ||
2418 | for (j = 0; j < vector_num; j++) { | |
2419 | for (i = 1; i < hdev->num_msi; i++) { | |
2420 | if (hdev->vector_status[i] == HCLGE_INVALID_VPORT) { | |
2421 | vector->vector = pci_irq_vector(hdev->pdev, i); | |
2422 | vector->io_addr = hdev->hw.io_base + | |
2423 | HCLGE_VECTOR_REG_BASE + | |
2424 | (i - 1) * HCLGE_VECTOR_REG_OFFSET + | |
2425 | vport->vport_id * | |
2426 | HCLGE_VECTOR_VF_OFFSET; | |
2427 | hdev->vector_status[i] = vport->vport_id; | |
2428 | ||
2429 | vector++; | |
2430 | alloc++; | |
2431 | ||
2432 | break; | |
2433 | } | |
2434 | } | |
2435 | } | |
2436 | hdev->num_msi_left -= alloc; | |
2437 | hdev->num_msi_used += alloc; | |
2438 | ||
2439 | return alloc; | |
2440 | } | |
2441 | ||
2442 | static int hclge_get_vector_index(struct hclge_dev *hdev, int vector) | |
2443 | { | |
2444 | int i; | |
2445 | ||
2446 | for (i = 0; i < hdev->num_msi; i++) { | |
2447 | if (hdev->msix_entries) { | |
2448 | if (vector == hdev->msix_entries[i].vector) | |
2449 | return i; | |
2450 | } else { | |
2451 | if (vector == (hdev->base_msi_vector + i)) | |
2452 | return i; | |
2453 | } | |
2454 | } | |
2455 | return -EINVAL; | |
2456 | } | |
2457 | ||
2458 | static u32 hclge_get_rss_key_size(struct hnae3_handle *handle) | |
2459 | { | |
2460 | return HCLGE_RSS_KEY_SIZE; | |
2461 | } | |
2462 | ||
2463 | static u32 hclge_get_rss_indir_size(struct hnae3_handle *handle) | |
2464 | { | |
2465 | return HCLGE_RSS_IND_TBL_SIZE; | |
2466 | } | |
2467 | ||
2468 | static int hclge_get_rss_algo(struct hclge_dev *hdev) | |
2469 | { | |
d44f9b63 | 2470 | struct hclge_rss_config_cmd *req; |
46a3df9f S |
2471 | struct hclge_desc desc; |
2472 | int rss_hash_algo; | |
2473 | int ret; | |
2474 | ||
2475 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_GENERIC_CONFIG, true); | |
2476 | ||
2477 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2478 | if (ret) { | |
2479 | dev_err(&hdev->pdev->dev, | |
2480 | "Get link status error, status =%d\n", ret); | |
2481 | return ret; | |
2482 | } | |
2483 | ||
d44f9b63 | 2484 | req = (struct hclge_rss_config_cmd *)desc.data; |
46a3df9f S |
2485 | rss_hash_algo = (req->hash_config & HCLGE_RSS_HASH_ALGO_MASK); |
2486 | ||
2487 | if (rss_hash_algo == HCLGE_RSS_HASH_ALGO_TOEPLITZ) | |
2488 | return ETH_RSS_HASH_TOP; | |
2489 | ||
2490 | return -EINVAL; | |
2491 | } | |
2492 | ||
2493 | static int hclge_set_rss_algo_key(struct hclge_dev *hdev, | |
2494 | const u8 hfunc, const u8 *key) | |
2495 | { | |
d44f9b63 | 2496 | struct hclge_rss_config_cmd *req; |
46a3df9f S |
2497 | struct hclge_desc desc; |
2498 | int key_offset; | |
2499 | int key_size; | |
2500 | int ret; | |
2501 | ||
d44f9b63 | 2502 | req = (struct hclge_rss_config_cmd *)desc.data; |
46a3df9f S |
2503 | |
2504 | for (key_offset = 0; key_offset < 3; key_offset++) { | |
2505 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_GENERIC_CONFIG, | |
2506 | false); | |
2507 | ||
2508 | req->hash_config |= (hfunc & HCLGE_RSS_HASH_ALGO_MASK); | |
2509 | req->hash_config |= (key_offset << HCLGE_RSS_HASH_KEY_OFFSET_B); | |
2510 | ||
2511 | if (key_offset == 2) | |
2512 | key_size = | |
2513 | HCLGE_RSS_KEY_SIZE - HCLGE_RSS_HASH_KEY_NUM * 2; | |
2514 | else | |
2515 | key_size = HCLGE_RSS_HASH_KEY_NUM; | |
2516 | ||
2517 | memcpy(req->hash_key, | |
2518 | key + key_offset * HCLGE_RSS_HASH_KEY_NUM, key_size); | |
2519 | ||
2520 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2521 | if (ret) { | |
2522 | dev_err(&hdev->pdev->dev, | |
2523 | "Configure RSS config fail, status = %d\n", | |
2524 | ret); | |
2525 | return ret; | |
2526 | } | |
2527 | } | |
2528 | return 0; | |
2529 | } | |
2530 | ||
2531 | static int hclge_set_rss_indir_table(struct hclge_dev *hdev, const u32 *indir) | |
2532 | { | |
d44f9b63 | 2533 | struct hclge_rss_indirection_table_cmd *req; |
46a3df9f S |
2534 | struct hclge_desc desc; |
2535 | int i, j; | |
2536 | int ret; | |
2537 | ||
d44f9b63 | 2538 | req = (struct hclge_rss_indirection_table_cmd *)desc.data; |
46a3df9f S |
2539 | |
2540 | for (i = 0; i < HCLGE_RSS_CFG_TBL_NUM; i++) { | |
2541 | hclge_cmd_setup_basic_desc | |
2542 | (&desc, HCLGE_OPC_RSS_INDIR_TABLE, false); | |
2543 | ||
a90bb9a5 YL |
2544 | req->start_table_index = |
2545 | cpu_to_le16(i * HCLGE_RSS_CFG_TBL_SIZE); | |
2546 | req->rss_set_bitmap = cpu_to_le16(HCLGE_RSS_SET_BITMAP_MSK); | |
46a3df9f S |
2547 | |
2548 | for (j = 0; j < HCLGE_RSS_CFG_TBL_SIZE; j++) | |
2549 | req->rss_result[j] = | |
2550 | indir[i * HCLGE_RSS_CFG_TBL_SIZE + j]; | |
2551 | ||
2552 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2553 | if (ret) { | |
2554 | dev_err(&hdev->pdev->dev, | |
2555 | "Configure rss indir table fail,status = %d\n", | |
2556 | ret); | |
2557 | return ret; | |
2558 | } | |
2559 | } | |
2560 | return 0; | |
2561 | } | |
2562 | ||
2563 | static int hclge_set_rss_tc_mode(struct hclge_dev *hdev, u16 *tc_valid, | |
2564 | u16 *tc_size, u16 *tc_offset) | |
2565 | { | |
d44f9b63 | 2566 | struct hclge_rss_tc_mode_cmd *req; |
46a3df9f S |
2567 | struct hclge_desc desc; |
2568 | int ret; | |
2569 | int i; | |
2570 | ||
2571 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_TC_MODE, false); | |
d44f9b63 | 2572 | req = (struct hclge_rss_tc_mode_cmd *)desc.data; |
46a3df9f S |
2573 | |
2574 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { | |
a90bb9a5 YL |
2575 | u16 mode = 0; |
2576 | ||
2577 | hnae_set_bit(mode, HCLGE_RSS_TC_VALID_B, (tc_valid[i] & 0x1)); | |
2578 | hnae_set_field(mode, HCLGE_RSS_TC_SIZE_M, | |
46a3df9f | 2579 | HCLGE_RSS_TC_SIZE_S, tc_size[i]); |
a90bb9a5 | 2580 | hnae_set_field(mode, HCLGE_RSS_TC_OFFSET_M, |
46a3df9f | 2581 | HCLGE_RSS_TC_OFFSET_S, tc_offset[i]); |
a90bb9a5 YL |
2582 | |
2583 | req->rss_tc_mode[i] = cpu_to_le16(mode); | |
46a3df9f S |
2584 | } |
2585 | ||
2586 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2587 | if (ret) { | |
2588 | dev_err(&hdev->pdev->dev, | |
2589 | "Configure rss tc mode fail, status = %d\n", ret); | |
2590 | return ret; | |
2591 | } | |
2592 | ||
2593 | return 0; | |
2594 | } | |
2595 | ||
2596 | static int hclge_set_rss_input_tuple(struct hclge_dev *hdev) | |
2597 | { | |
2598 | #define HCLGE_RSS_INPUT_TUPLE_OTHER 0xf | |
2599 | #define HCLGE_RSS_INPUT_TUPLE_SCTP 0x1f | |
d44f9b63 | 2600 | struct hclge_rss_input_tuple_cmd *req; |
46a3df9f S |
2601 | struct hclge_desc desc; |
2602 | int ret; | |
2603 | ||
2604 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RSS_INPUT_TUPLE, false); | |
2605 | ||
d44f9b63 | 2606 | req = (struct hclge_rss_input_tuple_cmd *)desc.data; |
46a3df9f S |
2607 | req->ipv4_tcp_en = HCLGE_RSS_INPUT_TUPLE_OTHER; |
2608 | req->ipv4_udp_en = HCLGE_RSS_INPUT_TUPLE_OTHER; | |
2609 | req->ipv4_sctp_en = HCLGE_RSS_INPUT_TUPLE_SCTP; | |
2610 | req->ipv4_fragment_en = HCLGE_RSS_INPUT_TUPLE_OTHER; | |
2611 | req->ipv6_tcp_en = HCLGE_RSS_INPUT_TUPLE_OTHER; | |
2612 | req->ipv6_udp_en = HCLGE_RSS_INPUT_TUPLE_OTHER; | |
2613 | req->ipv6_sctp_en = HCLGE_RSS_INPUT_TUPLE_SCTP; | |
2614 | req->ipv6_fragment_en = HCLGE_RSS_INPUT_TUPLE_OTHER; | |
2615 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2616 | if (ret) { | |
2617 | dev_err(&hdev->pdev->dev, | |
2618 | "Configure rss input fail, status = %d\n", ret); | |
2619 | return ret; | |
2620 | } | |
2621 | ||
2622 | return 0; | |
2623 | } | |
2624 | ||
2625 | static int hclge_get_rss(struct hnae3_handle *handle, u32 *indir, | |
2626 | u8 *key, u8 *hfunc) | |
2627 | { | |
2628 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2629 | struct hclge_dev *hdev = vport->back; | |
2630 | int i; | |
2631 | ||
2632 | /* Get hash algorithm */ | |
2633 | if (hfunc) | |
2634 | *hfunc = hclge_get_rss_algo(hdev); | |
2635 | ||
2636 | /* Get the RSS Key required by the user */ | |
2637 | if (key) | |
2638 | memcpy(key, vport->rss_hash_key, HCLGE_RSS_KEY_SIZE); | |
2639 | ||
2640 | /* Get indirect table */ | |
2641 | if (indir) | |
2642 | for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++) | |
2643 | indir[i] = vport->rss_indirection_tbl[i]; | |
2644 | ||
2645 | return 0; | |
2646 | } | |
2647 | ||
2648 | static int hclge_set_rss(struct hnae3_handle *handle, const u32 *indir, | |
2649 | const u8 *key, const u8 hfunc) | |
2650 | { | |
2651 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2652 | struct hclge_dev *hdev = vport->back; | |
2653 | u8 hash_algo; | |
2654 | int ret, i; | |
2655 | ||
2656 | /* Set the RSS Hash Key if specififed by the user */ | |
2657 | if (key) { | |
2658 | /* Update the shadow RSS key with user specified qids */ | |
2659 | memcpy(vport->rss_hash_key, key, HCLGE_RSS_KEY_SIZE); | |
2660 | ||
2661 | if (hfunc == ETH_RSS_HASH_TOP || | |
2662 | hfunc == ETH_RSS_HASH_NO_CHANGE) | |
2663 | hash_algo = HCLGE_RSS_HASH_ALGO_TOEPLITZ; | |
2664 | else | |
2665 | return -EINVAL; | |
2666 | ret = hclge_set_rss_algo_key(hdev, hash_algo, key); | |
2667 | if (ret) | |
2668 | return ret; | |
2669 | } | |
2670 | ||
2671 | /* Update the shadow RSS table with user specified qids */ | |
2672 | for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++) | |
2673 | vport->rss_indirection_tbl[i] = indir[i]; | |
2674 | ||
2675 | /* Update the hardware */ | |
2676 | ret = hclge_set_rss_indir_table(hdev, indir); | |
2677 | return ret; | |
2678 | } | |
2679 | ||
2680 | static int hclge_get_tc_size(struct hnae3_handle *handle) | |
2681 | { | |
2682 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2683 | struct hclge_dev *hdev = vport->back; | |
2684 | ||
2685 | return hdev->rss_size_max; | |
2686 | } | |
2687 | ||
77f255c1 | 2688 | int hclge_rss_init_hw(struct hclge_dev *hdev) |
46a3df9f S |
2689 | { |
2690 | const u8 hfunc = HCLGE_RSS_HASH_ALGO_TOEPLITZ; | |
2691 | struct hclge_vport *vport = hdev->vport; | |
2692 | u16 tc_offset[HCLGE_MAX_TC_NUM]; | |
2693 | u8 rss_key[HCLGE_RSS_KEY_SIZE]; | |
2694 | u16 tc_valid[HCLGE_MAX_TC_NUM]; | |
2695 | u16 tc_size[HCLGE_MAX_TC_NUM]; | |
2696 | u32 *rss_indir = NULL; | |
68ece54e | 2697 | u16 rss_size = 0, roundup_size; |
46a3df9f S |
2698 | const u8 *key; |
2699 | int i, ret, j; | |
2700 | ||
2701 | rss_indir = kcalloc(HCLGE_RSS_IND_TBL_SIZE, sizeof(u32), GFP_KERNEL); | |
2702 | if (!rss_indir) | |
2703 | return -ENOMEM; | |
2704 | ||
2705 | /* Get default RSS key */ | |
2706 | netdev_rss_key_fill(rss_key, HCLGE_RSS_KEY_SIZE); | |
2707 | ||
2708 | /* Initialize RSS indirect table for each vport */ | |
2709 | for (j = 0; j < hdev->num_vmdq_vport + 1; j++) { | |
2710 | for (i = 0; i < HCLGE_RSS_IND_TBL_SIZE; i++) { | |
2711 | vport[j].rss_indirection_tbl[i] = | |
68ece54e YL |
2712 | i % vport[j].alloc_rss_size; |
2713 | ||
2714 | /* vport 0 is for PF */ | |
2715 | if (j != 0) | |
2716 | continue; | |
2717 | ||
2718 | rss_size = vport[j].alloc_rss_size; | |
46a3df9f S |
2719 | rss_indir[i] = vport[j].rss_indirection_tbl[i]; |
2720 | } | |
2721 | } | |
2722 | ret = hclge_set_rss_indir_table(hdev, rss_indir); | |
2723 | if (ret) | |
2724 | goto err; | |
2725 | ||
2726 | key = rss_key; | |
2727 | ret = hclge_set_rss_algo_key(hdev, hfunc, key); | |
2728 | if (ret) | |
2729 | goto err; | |
2730 | ||
2731 | ret = hclge_set_rss_input_tuple(hdev); | |
2732 | if (ret) | |
2733 | goto err; | |
2734 | ||
68ece54e YL |
2735 | /* Each TC have the same queue size, and tc_size set to hardware is |
2736 | * the log2 of roundup power of two of rss_size, the acutal queue | |
2737 | * size is limited by indirection table. | |
2738 | */ | |
2739 | if (rss_size > HCLGE_RSS_TC_SIZE_7 || rss_size == 0) { | |
2740 | dev_err(&hdev->pdev->dev, | |
2741 | "Configure rss tc size failed, invalid TC_SIZE = %d\n", | |
2742 | rss_size); | |
81359617 CJ |
2743 | ret = -EINVAL; |
2744 | goto err; | |
68ece54e YL |
2745 | } |
2746 | ||
2747 | roundup_size = roundup_pow_of_two(rss_size); | |
2748 | roundup_size = ilog2(roundup_size); | |
2749 | ||
46a3df9f | 2750 | for (i = 0; i < HCLGE_MAX_TC_NUM; i++) { |
68ece54e | 2751 | tc_valid[i] = 0; |
46a3df9f | 2752 | |
68ece54e YL |
2753 | if (!(hdev->hw_tc_map & BIT(i))) |
2754 | continue; | |
2755 | ||
2756 | tc_valid[i] = 1; | |
2757 | tc_size[i] = roundup_size; | |
2758 | tc_offset[i] = rss_size * i; | |
46a3df9f | 2759 | } |
68ece54e | 2760 | |
46a3df9f S |
2761 | ret = hclge_set_rss_tc_mode(hdev, tc_valid, tc_size, tc_offset); |
2762 | ||
2763 | err: | |
2764 | kfree(rss_indir); | |
2765 | ||
2766 | return ret; | |
2767 | } | |
2768 | ||
2769 | int hclge_map_vport_ring_to_vector(struct hclge_vport *vport, int vector_id, | |
2770 | struct hnae3_ring_chain_node *ring_chain) | |
2771 | { | |
2772 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 2773 | struct hclge_ctrl_vector_chain_cmd *req; |
46a3df9f S |
2774 | struct hnae3_ring_chain_node *node; |
2775 | struct hclge_desc desc; | |
2776 | int ret; | |
2777 | int i; | |
2778 | ||
2779 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_ADD_RING_TO_VECTOR, false); | |
2780 | ||
d44f9b63 | 2781 | req = (struct hclge_ctrl_vector_chain_cmd *)desc.data; |
46a3df9f S |
2782 | req->int_vector_id = vector_id; |
2783 | ||
2784 | i = 0; | |
2785 | for (node = ring_chain; node; node = node->next) { | |
a90bb9a5 YL |
2786 | u16 type_and_id = 0; |
2787 | ||
2788 | hnae_set_field(type_and_id, HCLGE_INT_TYPE_M, HCLGE_INT_TYPE_S, | |
46a3df9f | 2789 | hnae_get_bit(node->flag, HNAE3_RING_TYPE_B)); |
a90bb9a5 YL |
2790 | hnae_set_field(type_and_id, HCLGE_TQP_ID_M, HCLGE_TQP_ID_S, |
2791 | node->tqp_index); | |
2792 | hnae_set_field(type_and_id, HCLGE_INT_GL_IDX_M, | |
0305b443 L |
2793 | HCLGE_INT_GL_IDX_S, |
2794 | hnae_get_bit(node->flag, HNAE3_RING_TYPE_B)); | |
a90bb9a5 | 2795 | req->tqp_type_and_id[i] = cpu_to_le16(type_and_id); |
0305b443 | 2796 | req->vfid = vport->vport_id; |
46a3df9f S |
2797 | |
2798 | if (++i >= HCLGE_VECTOR_ELEMENTS_PER_CMD) { | |
2799 | req->int_cause_num = HCLGE_VECTOR_ELEMENTS_PER_CMD; | |
2800 | ||
2801 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2802 | if (ret) { | |
2803 | dev_err(&hdev->pdev->dev, | |
2804 | "Map TQP fail, status is %d.\n", | |
2805 | ret); | |
2806 | return ret; | |
2807 | } | |
2808 | i = 0; | |
2809 | ||
2810 | hclge_cmd_setup_basic_desc(&desc, | |
2811 | HCLGE_OPC_ADD_RING_TO_VECTOR, | |
2812 | false); | |
2813 | req->int_vector_id = vector_id; | |
2814 | } | |
2815 | } | |
2816 | ||
2817 | if (i > 0) { | |
2818 | req->int_cause_num = i; | |
2819 | ||
2820 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2821 | if (ret) { | |
2822 | dev_err(&hdev->pdev->dev, | |
2823 | "Map TQP fail, status is %d.\n", ret); | |
2824 | return ret; | |
2825 | } | |
2826 | } | |
2827 | ||
2828 | return 0; | |
2829 | } | |
2830 | ||
2831 | int hclge_map_handle_ring_to_vector(struct hnae3_handle *handle, | |
2832 | int vector, | |
2833 | struct hnae3_ring_chain_node *ring_chain) | |
2834 | { | |
2835 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2836 | struct hclge_dev *hdev = vport->back; | |
2837 | int vector_id; | |
2838 | ||
2839 | vector_id = hclge_get_vector_index(hdev, vector); | |
2840 | if (vector_id < 0) { | |
2841 | dev_err(&hdev->pdev->dev, | |
2842 | "Get vector index fail. ret =%d\n", vector_id); | |
2843 | return vector_id; | |
2844 | } | |
2845 | ||
2846 | return hclge_map_vport_ring_to_vector(vport, vector_id, ring_chain); | |
2847 | } | |
2848 | ||
2849 | static int hclge_unmap_ring_from_vector( | |
2850 | struct hnae3_handle *handle, int vector, | |
2851 | struct hnae3_ring_chain_node *ring_chain) | |
2852 | { | |
2853 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2854 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 2855 | struct hclge_ctrl_vector_chain_cmd *req; |
46a3df9f S |
2856 | struct hnae3_ring_chain_node *node; |
2857 | struct hclge_desc desc; | |
2858 | int i, vector_id; | |
2859 | int ret; | |
2860 | ||
2861 | vector_id = hclge_get_vector_index(hdev, vector); | |
2862 | if (vector_id < 0) { | |
2863 | dev_err(&handle->pdev->dev, | |
2864 | "Get vector index fail. ret =%d\n", vector_id); | |
2865 | return vector_id; | |
2866 | } | |
2867 | ||
2868 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_DEL_RING_TO_VECTOR, false); | |
2869 | ||
d44f9b63 | 2870 | req = (struct hclge_ctrl_vector_chain_cmd *)desc.data; |
46a3df9f S |
2871 | req->int_vector_id = vector_id; |
2872 | ||
2873 | i = 0; | |
2874 | for (node = ring_chain; node; node = node->next) { | |
a90bb9a5 YL |
2875 | u16 type_and_id = 0; |
2876 | ||
2877 | hnae_set_field(type_and_id, HCLGE_INT_TYPE_M, HCLGE_INT_TYPE_S, | |
46a3df9f | 2878 | hnae_get_bit(node->flag, HNAE3_RING_TYPE_B)); |
a90bb9a5 YL |
2879 | hnae_set_field(type_and_id, HCLGE_TQP_ID_M, HCLGE_TQP_ID_S, |
2880 | node->tqp_index); | |
2881 | hnae_set_field(type_and_id, HCLGE_INT_GL_IDX_M, | |
0305b443 L |
2882 | HCLGE_INT_GL_IDX_S, |
2883 | hnae_get_bit(node->flag, HNAE3_RING_TYPE_B)); | |
46a3df9f | 2884 | |
a90bb9a5 | 2885 | req->tqp_type_and_id[i] = cpu_to_le16(type_and_id); |
0305b443 | 2886 | req->vfid = vport->vport_id; |
46a3df9f S |
2887 | |
2888 | if (++i >= HCLGE_VECTOR_ELEMENTS_PER_CMD) { | |
2889 | req->int_cause_num = HCLGE_VECTOR_ELEMENTS_PER_CMD; | |
2890 | ||
2891 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2892 | if (ret) { | |
2893 | dev_err(&hdev->pdev->dev, | |
2894 | "Unmap TQP fail, status is %d.\n", | |
2895 | ret); | |
2896 | return ret; | |
2897 | } | |
2898 | i = 0; | |
2899 | hclge_cmd_setup_basic_desc(&desc, | |
c5b1b975 | 2900 | HCLGE_OPC_DEL_RING_TO_VECTOR, |
46a3df9f S |
2901 | false); |
2902 | req->int_vector_id = vector_id; | |
2903 | } | |
2904 | } | |
2905 | ||
2906 | if (i > 0) { | |
2907 | req->int_cause_num = i; | |
2908 | ||
2909 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2910 | if (ret) { | |
2911 | dev_err(&hdev->pdev->dev, | |
2912 | "Unmap TQP fail, status is %d.\n", ret); | |
2913 | return ret; | |
2914 | } | |
2915 | } | |
2916 | ||
2917 | return 0; | |
2918 | } | |
2919 | ||
2920 | int hclge_cmd_set_promisc_mode(struct hclge_dev *hdev, | |
2921 | struct hclge_promisc_param *param) | |
2922 | { | |
d44f9b63 | 2923 | struct hclge_promisc_cfg_cmd *req; |
46a3df9f S |
2924 | struct hclge_desc desc; |
2925 | int ret; | |
2926 | ||
2927 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CFG_PROMISC_MODE, false); | |
2928 | ||
d44f9b63 | 2929 | req = (struct hclge_promisc_cfg_cmd *)desc.data; |
46a3df9f S |
2930 | req->vf_id = param->vf_id; |
2931 | req->flag = (param->enable << HCLGE_PROMISC_EN_B); | |
2932 | ||
2933 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2934 | if (ret) { | |
2935 | dev_err(&hdev->pdev->dev, | |
2936 | "Set promisc mode fail, status is %d.\n", ret); | |
2937 | return ret; | |
2938 | } | |
2939 | return 0; | |
2940 | } | |
2941 | ||
2942 | void hclge_promisc_param_init(struct hclge_promisc_param *param, bool en_uc, | |
2943 | bool en_mc, bool en_bc, int vport_id) | |
2944 | { | |
2945 | if (!param) | |
2946 | return; | |
2947 | ||
2948 | memset(param, 0, sizeof(struct hclge_promisc_param)); | |
2949 | if (en_uc) | |
2950 | param->enable = HCLGE_PROMISC_EN_UC; | |
2951 | if (en_mc) | |
2952 | param->enable |= HCLGE_PROMISC_EN_MC; | |
2953 | if (en_bc) | |
2954 | param->enable |= HCLGE_PROMISC_EN_BC; | |
2955 | param->vf_id = vport_id; | |
2956 | } | |
2957 | ||
2958 | static void hclge_set_promisc_mode(struct hnae3_handle *handle, u32 en) | |
2959 | { | |
2960 | struct hclge_vport *vport = hclge_get_vport(handle); | |
2961 | struct hclge_dev *hdev = vport->back; | |
2962 | struct hclge_promisc_param param; | |
2963 | ||
2964 | hclge_promisc_param_init(¶m, en, en, true, vport->vport_id); | |
2965 | hclge_cmd_set_promisc_mode(hdev, ¶m); | |
2966 | } | |
2967 | ||
2968 | static void hclge_cfg_mac_mode(struct hclge_dev *hdev, bool enable) | |
2969 | { | |
2970 | struct hclge_desc desc; | |
d44f9b63 YL |
2971 | struct hclge_config_mac_mode_cmd *req = |
2972 | (struct hclge_config_mac_mode_cmd *)desc.data; | |
a90bb9a5 | 2973 | u32 loop_en = 0; |
46a3df9f S |
2974 | int ret; |
2975 | ||
2976 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_MAC_MODE, false); | |
a90bb9a5 YL |
2977 | hnae_set_bit(loop_en, HCLGE_MAC_TX_EN_B, enable); |
2978 | hnae_set_bit(loop_en, HCLGE_MAC_RX_EN_B, enable); | |
2979 | hnae_set_bit(loop_en, HCLGE_MAC_PAD_TX_B, enable); | |
2980 | hnae_set_bit(loop_en, HCLGE_MAC_PAD_RX_B, enable); | |
2981 | hnae_set_bit(loop_en, HCLGE_MAC_1588_TX_B, 0); | |
2982 | hnae_set_bit(loop_en, HCLGE_MAC_1588_RX_B, 0); | |
2983 | hnae_set_bit(loop_en, HCLGE_MAC_APP_LP_B, 0); | |
2984 | hnae_set_bit(loop_en, HCLGE_MAC_LINE_LP_B, 0); | |
2985 | hnae_set_bit(loop_en, HCLGE_MAC_FCS_TX_B, enable); | |
2986 | hnae_set_bit(loop_en, HCLGE_MAC_RX_FCS_B, enable); | |
2987 | hnae_set_bit(loop_en, HCLGE_MAC_RX_FCS_STRIP_B, enable); | |
2988 | hnae_set_bit(loop_en, HCLGE_MAC_TX_OVERSIZE_TRUNCATE_B, enable); | |
2989 | hnae_set_bit(loop_en, HCLGE_MAC_RX_OVERSIZE_TRUNCATE_B, enable); | |
2990 | hnae_set_bit(loop_en, HCLGE_MAC_TX_UNDER_MIN_ERR_B, enable); | |
2991 | req->txrx_pad_fcs_loop_en = cpu_to_le32(loop_en); | |
46a3df9f S |
2992 | |
2993 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
2994 | if (ret) | |
2995 | dev_err(&hdev->pdev->dev, | |
2996 | "mac enable fail, ret =%d.\n", ret); | |
2997 | } | |
2998 | ||
2999 | static int hclge_tqp_enable(struct hclge_dev *hdev, int tqp_id, | |
3000 | int stream_id, bool enable) | |
3001 | { | |
3002 | struct hclge_desc desc; | |
d44f9b63 YL |
3003 | struct hclge_cfg_com_tqp_queue_cmd *req = |
3004 | (struct hclge_cfg_com_tqp_queue_cmd *)desc.data; | |
46a3df9f S |
3005 | int ret; |
3006 | ||
3007 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CFG_COM_TQP_QUEUE, false); | |
3008 | req->tqp_id = cpu_to_le16(tqp_id & HCLGE_RING_ID_MASK); | |
3009 | req->stream_id = cpu_to_le16(stream_id); | |
3010 | req->enable |= enable << HCLGE_TQP_ENABLE_B; | |
3011 | ||
3012 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3013 | if (ret) | |
3014 | dev_err(&hdev->pdev->dev, | |
3015 | "Tqp enable fail, status =%d.\n", ret); | |
3016 | return ret; | |
3017 | } | |
3018 | ||
3019 | static void hclge_reset_tqp_stats(struct hnae3_handle *handle) | |
3020 | { | |
3021 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3022 | struct hnae3_queue *queue; | |
3023 | struct hclge_tqp *tqp; | |
3024 | int i; | |
3025 | ||
3026 | for (i = 0; i < vport->alloc_tqps; i++) { | |
3027 | queue = handle->kinfo.tqp[i]; | |
3028 | tqp = container_of(queue, struct hclge_tqp, q); | |
3029 | memset(&tqp->tqp_stats, 0, sizeof(tqp->tqp_stats)); | |
3030 | } | |
3031 | } | |
3032 | ||
3033 | static int hclge_ae_start(struct hnae3_handle *handle) | |
3034 | { | |
3035 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3036 | struct hclge_dev *hdev = vport->back; | |
3037 | int i, queue_id, ret; | |
3038 | ||
3039 | for (i = 0; i < vport->alloc_tqps; i++) { | |
3040 | /* todo clear interrupt */ | |
3041 | /* ring enable */ | |
3042 | queue_id = hclge_get_queue_id(handle->kinfo.tqp[i]); | |
3043 | if (queue_id < 0) { | |
3044 | dev_warn(&hdev->pdev->dev, | |
3045 | "Get invalid queue id, ignore it\n"); | |
3046 | continue; | |
3047 | } | |
3048 | ||
3049 | hclge_tqp_enable(hdev, queue_id, 0, true); | |
3050 | } | |
3051 | /* mac enable */ | |
3052 | hclge_cfg_mac_mode(hdev, true); | |
3053 | clear_bit(HCLGE_STATE_DOWN, &hdev->state); | |
3054 | (void)mod_timer(&hdev->service_timer, jiffies + HZ); | |
3055 | ||
3056 | ret = hclge_mac_start_phy(hdev); | |
3057 | if (ret) | |
3058 | return ret; | |
3059 | ||
3060 | /* reset tqp stats */ | |
3061 | hclge_reset_tqp_stats(handle); | |
3062 | ||
3063 | return 0; | |
3064 | } | |
3065 | ||
3066 | static void hclge_ae_stop(struct hnae3_handle *handle) | |
3067 | { | |
3068 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3069 | struct hclge_dev *hdev = vport->back; | |
3070 | int i, queue_id; | |
3071 | ||
3072 | for (i = 0; i < vport->alloc_tqps; i++) { | |
3073 | /* Ring disable */ | |
3074 | queue_id = hclge_get_queue_id(handle->kinfo.tqp[i]); | |
3075 | if (queue_id < 0) { | |
3076 | dev_warn(&hdev->pdev->dev, | |
3077 | "Get invalid queue id, ignore it\n"); | |
3078 | continue; | |
3079 | } | |
3080 | ||
3081 | hclge_tqp_enable(hdev, queue_id, 0, false); | |
3082 | } | |
3083 | /* Mac disable */ | |
3084 | hclge_cfg_mac_mode(hdev, false); | |
3085 | ||
3086 | hclge_mac_stop_phy(hdev); | |
3087 | ||
3088 | /* reset tqp stats */ | |
3089 | hclge_reset_tqp_stats(handle); | |
3090 | } | |
3091 | ||
3092 | static int hclge_get_mac_vlan_cmd_status(struct hclge_vport *vport, | |
3093 | u16 cmdq_resp, u8 resp_code, | |
3094 | enum hclge_mac_vlan_tbl_opcode op) | |
3095 | { | |
3096 | struct hclge_dev *hdev = vport->back; | |
3097 | int return_status = -EIO; | |
3098 | ||
3099 | if (cmdq_resp) { | |
3100 | dev_err(&hdev->pdev->dev, | |
3101 | "cmdq execute failed for get_mac_vlan_cmd_status,status=%d.\n", | |
3102 | cmdq_resp); | |
3103 | return -EIO; | |
3104 | } | |
3105 | ||
3106 | if (op == HCLGE_MAC_VLAN_ADD) { | |
3107 | if ((!resp_code) || (resp_code == 1)) { | |
3108 | return_status = 0; | |
3109 | } else if (resp_code == 2) { | |
3110 | return_status = -EIO; | |
3111 | dev_err(&hdev->pdev->dev, | |
3112 | "add mac addr failed for uc_overflow.\n"); | |
3113 | } else if (resp_code == 3) { | |
3114 | return_status = -EIO; | |
3115 | dev_err(&hdev->pdev->dev, | |
3116 | "add mac addr failed for mc_overflow.\n"); | |
3117 | } else { | |
3118 | dev_err(&hdev->pdev->dev, | |
3119 | "add mac addr failed for undefined, code=%d.\n", | |
3120 | resp_code); | |
3121 | } | |
3122 | } else if (op == HCLGE_MAC_VLAN_REMOVE) { | |
3123 | if (!resp_code) { | |
3124 | return_status = 0; | |
3125 | } else if (resp_code == 1) { | |
3126 | return_status = -EIO; | |
3127 | dev_dbg(&hdev->pdev->dev, | |
3128 | "remove mac addr failed for miss.\n"); | |
3129 | } else { | |
3130 | dev_err(&hdev->pdev->dev, | |
3131 | "remove mac addr failed for undefined, code=%d.\n", | |
3132 | resp_code); | |
3133 | } | |
3134 | } else if (op == HCLGE_MAC_VLAN_LKUP) { | |
3135 | if (!resp_code) { | |
3136 | return_status = 0; | |
3137 | } else if (resp_code == 1) { | |
3138 | return_status = -EIO; | |
3139 | dev_dbg(&hdev->pdev->dev, | |
3140 | "lookup mac addr failed for miss.\n"); | |
3141 | } else { | |
3142 | dev_err(&hdev->pdev->dev, | |
3143 | "lookup mac addr failed for undefined, code=%d.\n", | |
3144 | resp_code); | |
3145 | } | |
3146 | } else { | |
3147 | return_status = -EIO; | |
3148 | dev_err(&hdev->pdev->dev, | |
3149 | "unknown opcode for get_mac_vlan_cmd_status,opcode=%d.\n", | |
3150 | op); | |
3151 | } | |
3152 | ||
3153 | return return_status; | |
3154 | } | |
3155 | ||
3156 | static int hclge_update_desc_vfid(struct hclge_desc *desc, int vfid, bool clr) | |
3157 | { | |
3158 | int word_num; | |
3159 | int bit_num; | |
3160 | ||
3161 | if (vfid > 255 || vfid < 0) | |
3162 | return -EIO; | |
3163 | ||
3164 | if (vfid >= 0 && vfid <= 191) { | |
3165 | word_num = vfid / 32; | |
3166 | bit_num = vfid % 32; | |
3167 | if (clr) | |
a90bb9a5 | 3168 | desc[1].data[word_num] &= cpu_to_le32(~(1 << bit_num)); |
46a3df9f | 3169 | else |
a90bb9a5 | 3170 | desc[1].data[word_num] |= cpu_to_le32(1 << bit_num); |
46a3df9f S |
3171 | } else { |
3172 | word_num = (vfid - 192) / 32; | |
3173 | bit_num = vfid % 32; | |
3174 | if (clr) | |
a90bb9a5 | 3175 | desc[2].data[word_num] &= cpu_to_le32(~(1 << bit_num)); |
46a3df9f | 3176 | else |
a90bb9a5 | 3177 | desc[2].data[word_num] |= cpu_to_le32(1 << bit_num); |
46a3df9f S |
3178 | } |
3179 | ||
3180 | return 0; | |
3181 | } | |
3182 | ||
3183 | static bool hclge_is_all_function_id_zero(struct hclge_desc *desc) | |
3184 | { | |
3185 | #define HCLGE_DESC_NUMBER 3 | |
3186 | #define HCLGE_FUNC_NUMBER_PER_DESC 6 | |
3187 | int i, j; | |
3188 | ||
3189 | for (i = 0; i < HCLGE_DESC_NUMBER; i++) | |
3190 | for (j = 0; j < HCLGE_FUNC_NUMBER_PER_DESC; j++) | |
3191 | if (desc[i].data[j]) | |
3192 | return false; | |
3193 | ||
3194 | return true; | |
3195 | } | |
3196 | ||
d44f9b63 | 3197 | static void hclge_prepare_mac_addr(struct hclge_mac_vlan_tbl_entry_cmd *new_req, |
46a3df9f S |
3198 | const u8 *addr) |
3199 | { | |
3200 | const unsigned char *mac_addr = addr; | |
3201 | u32 high_val = mac_addr[2] << 16 | (mac_addr[3] << 24) | | |
3202 | (mac_addr[0]) | (mac_addr[1] << 8); | |
3203 | u32 low_val = mac_addr[4] | (mac_addr[5] << 8); | |
3204 | ||
3205 | new_req->mac_addr_hi32 = cpu_to_le32(high_val); | |
3206 | new_req->mac_addr_lo16 = cpu_to_le16(low_val & 0xffff); | |
3207 | } | |
3208 | ||
3209 | u16 hclge_get_mac_addr_to_mta_index(struct hclge_vport *vport, | |
3210 | const u8 *addr) | |
3211 | { | |
3212 | u16 high_val = addr[1] | (addr[0] << 8); | |
3213 | struct hclge_dev *hdev = vport->back; | |
3214 | u32 rsh = 4 - hdev->mta_mac_sel_type; | |
3215 | u16 ret_val = (high_val >> rsh) & 0xfff; | |
3216 | ||
3217 | return ret_val; | |
3218 | } | |
3219 | ||
3220 | static int hclge_set_mta_filter_mode(struct hclge_dev *hdev, | |
3221 | enum hclge_mta_dmac_sel_type mta_mac_sel, | |
3222 | bool enable) | |
3223 | { | |
d44f9b63 | 3224 | struct hclge_mta_filter_mode_cmd *req; |
46a3df9f S |
3225 | struct hclge_desc desc; |
3226 | int ret; | |
3227 | ||
d44f9b63 | 3228 | req = (struct hclge_mta_filter_mode_cmd *)desc.data; |
46a3df9f S |
3229 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MTA_MAC_MODE_CFG, false); |
3230 | ||
3231 | hnae_set_bit(req->dmac_sel_en, HCLGE_CFG_MTA_MAC_EN_B, | |
3232 | enable); | |
3233 | hnae_set_field(req->dmac_sel_en, HCLGE_CFG_MTA_MAC_SEL_M, | |
3234 | HCLGE_CFG_MTA_MAC_SEL_S, mta_mac_sel); | |
3235 | ||
3236 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3237 | if (ret) { | |
3238 | dev_err(&hdev->pdev->dev, | |
3239 | "Config mat filter mode failed for cmd_send, ret =%d.\n", | |
3240 | ret); | |
3241 | return ret; | |
3242 | } | |
3243 | ||
3244 | return 0; | |
3245 | } | |
3246 | ||
3247 | int hclge_cfg_func_mta_filter(struct hclge_dev *hdev, | |
3248 | u8 func_id, | |
3249 | bool enable) | |
3250 | { | |
d44f9b63 | 3251 | struct hclge_cfg_func_mta_filter_cmd *req; |
46a3df9f S |
3252 | struct hclge_desc desc; |
3253 | int ret; | |
3254 | ||
d44f9b63 | 3255 | req = (struct hclge_cfg_func_mta_filter_cmd *)desc.data; |
46a3df9f S |
3256 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MTA_MAC_FUNC_CFG, false); |
3257 | ||
3258 | hnae_set_bit(req->accept, HCLGE_CFG_FUNC_MTA_ACCEPT_B, | |
3259 | enable); | |
3260 | req->function_id = func_id; | |
3261 | ||
3262 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3263 | if (ret) { | |
3264 | dev_err(&hdev->pdev->dev, | |
3265 | "Config func_id enable failed for cmd_send, ret =%d.\n", | |
3266 | ret); | |
3267 | return ret; | |
3268 | } | |
3269 | ||
3270 | return 0; | |
3271 | } | |
3272 | ||
3273 | static int hclge_set_mta_table_item(struct hclge_vport *vport, | |
3274 | u16 idx, | |
3275 | bool enable) | |
3276 | { | |
3277 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 3278 | struct hclge_cfg_func_mta_item_cmd *req; |
46a3df9f | 3279 | struct hclge_desc desc; |
a90bb9a5 | 3280 | u16 item_idx = 0; |
46a3df9f S |
3281 | int ret; |
3282 | ||
d44f9b63 | 3283 | req = (struct hclge_cfg_func_mta_item_cmd *)desc.data; |
46a3df9f S |
3284 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MTA_TBL_ITEM_CFG, false); |
3285 | hnae_set_bit(req->accept, HCLGE_CFG_MTA_ITEM_ACCEPT_B, enable); | |
3286 | ||
a90bb9a5 | 3287 | hnae_set_field(item_idx, HCLGE_CFG_MTA_ITEM_IDX_M, |
46a3df9f | 3288 | HCLGE_CFG_MTA_ITEM_IDX_S, idx); |
a90bb9a5 | 3289 | req->item_idx = cpu_to_le16(item_idx); |
46a3df9f S |
3290 | |
3291 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3292 | if (ret) { | |
3293 | dev_err(&hdev->pdev->dev, | |
3294 | "Config mta table item failed for cmd_send, ret =%d.\n", | |
3295 | ret); | |
3296 | return ret; | |
3297 | } | |
3298 | ||
3299 | return 0; | |
3300 | } | |
3301 | ||
3302 | static int hclge_remove_mac_vlan_tbl(struct hclge_vport *vport, | |
d44f9b63 | 3303 | struct hclge_mac_vlan_tbl_entry_cmd *req) |
46a3df9f S |
3304 | { |
3305 | struct hclge_dev *hdev = vport->back; | |
3306 | struct hclge_desc desc; | |
3307 | u8 resp_code; | |
a90bb9a5 | 3308 | u16 retval; |
46a3df9f S |
3309 | int ret; |
3310 | ||
3311 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_MAC_VLAN_REMOVE, false); | |
3312 | ||
d44f9b63 | 3313 | memcpy(desc.data, req, sizeof(struct hclge_mac_vlan_tbl_entry_cmd)); |
46a3df9f S |
3314 | |
3315 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3316 | if (ret) { | |
3317 | dev_err(&hdev->pdev->dev, | |
3318 | "del mac addr failed for cmd_send, ret =%d.\n", | |
3319 | ret); | |
3320 | return ret; | |
3321 | } | |
a90bb9a5 YL |
3322 | resp_code = (le32_to_cpu(desc.data[0]) >> 8) & 0xff; |
3323 | retval = le16_to_cpu(desc.retval); | |
46a3df9f | 3324 | |
a90bb9a5 | 3325 | return hclge_get_mac_vlan_cmd_status(vport, retval, resp_code, |
46a3df9f S |
3326 | HCLGE_MAC_VLAN_REMOVE); |
3327 | } | |
3328 | ||
3329 | static int hclge_lookup_mac_vlan_tbl(struct hclge_vport *vport, | |
d44f9b63 | 3330 | struct hclge_mac_vlan_tbl_entry_cmd *req, |
46a3df9f S |
3331 | struct hclge_desc *desc, |
3332 | bool is_mc) | |
3333 | { | |
3334 | struct hclge_dev *hdev = vport->back; | |
3335 | u8 resp_code; | |
a90bb9a5 | 3336 | u16 retval; |
46a3df9f S |
3337 | int ret; |
3338 | ||
3339 | hclge_cmd_setup_basic_desc(&desc[0], HCLGE_OPC_MAC_VLAN_ADD, true); | |
3340 | if (is_mc) { | |
3341 | desc[0].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
3342 | memcpy(desc[0].data, | |
3343 | req, | |
d44f9b63 | 3344 | sizeof(struct hclge_mac_vlan_tbl_entry_cmd)); |
46a3df9f S |
3345 | hclge_cmd_setup_basic_desc(&desc[1], |
3346 | HCLGE_OPC_MAC_VLAN_ADD, | |
3347 | true); | |
3348 | desc[1].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
3349 | hclge_cmd_setup_basic_desc(&desc[2], | |
3350 | HCLGE_OPC_MAC_VLAN_ADD, | |
3351 | true); | |
3352 | ret = hclge_cmd_send(&hdev->hw, desc, 3); | |
3353 | } else { | |
3354 | memcpy(desc[0].data, | |
3355 | req, | |
d44f9b63 | 3356 | sizeof(struct hclge_mac_vlan_tbl_entry_cmd)); |
46a3df9f S |
3357 | ret = hclge_cmd_send(&hdev->hw, desc, 1); |
3358 | } | |
3359 | if (ret) { | |
3360 | dev_err(&hdev->pdev->dev, | |
3361 | "lookup mac addr failed for cmd_send, ret =%d.\n", | |
3362 | ret); | |
3363 | return ret; | |
3364 | } | |
a90bb9a5 YL |
3365 | resp_code = (le32_to_cpu(desc[0].data[0]) >> 8) & 0xff; |
3366 | retval = le16_to_cpu(desc[0].retval); | |
46a3df9f | 3367 | |
a90bb9a5 | 3368 | return hclge_get_mac_vlan_cmd_status(vport, retval, resp_code, |
46a3df9f S |
3369 | HCLGE_MAC_VLAN_LKUP); |
3370 | } | |
3371 | ||
3372 | static int hclge_add_mac_vlan_tbl(struct hclge_vport *vport, | |
d44f9b63 | 3373 | struct hclge_mac_vlan_tbl_entry_cmd *req, |
46a3df9f S |
3374 | struct hclge_desc *mc_desc) |
3375 | { | |
3376 | struct hclge_dev *hdev = vport->back; | |
3377 | int cfg_status; | |
3378 | u8 resp_code; | |
a90bb9a5 | 3379 | u16 retval; |
46a3df9f S |
3380 | int ret; |
3381 | ||
3382 | if (!mc_desc) { | |
3383 | struct hclge_desc desc; | |
3384 | ||
3385 | hclge_cmd_setup_basic_desc(&desc, | |
3386 | HCLGE_OPC_MAC_VLAN_ADD, | |
3387 | false); | |
d44f9b63 YL |
3388 | memcpy(desc.data, req, |
3389 | sizeof(struct hclge_mac_vlan_tbl_entry_cmd)); | |
46a3df9f | 3390 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); |
a90bb9a5 YL |
3391 | resp_code = (le32_to_cpu(desc.data[0]) >> 8) & 0xff; |
3392 | retval = le16_to_cpu(desc.retval); | |
3393 | ||
3394 | cfg_status = hclge_get_mac_vlan_cmd_status(vport, retval, | |
46a3df9f S |
3395 | resp_code, |
3396 | HCLGE_MAC_VLAN_ADD); | |
3397 | } else { | |
3398 | mc_desc[0].flag &= cpu_to_le16(~HCLGE_CMD_FLAG_WR); | |
3399 | mc_desc[0].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
3400 | mc_desc[1].flag &= cpu_to_le16(~HCLGE_CMD_FLAG_WR); | |
3401 | mc_desc[1].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
3402 | mc_desc[2].flag &= cpu_to_le16(~HCLGE_CMD_FLAG_WR); | |
3403 | mc_desc[2].flag &= cpu_to_le16(~HCLGE_CMD_FLAG_NEXT); | |
3404 | memcpy(mc_desc[0].data, req, | |
d44f9b63 | 3405 | sizeof(struct hclge_mac_vlan_tbl_entry_cmd)); |
46a3df9f | 3406 | ret = hclge_cmd_send(&hdev->hw, mc_desc, 3); |
a90bb9a5 YL |
3407 | resp_code = (le32_to_cpu(mc_desc[0].data[0]) >> 8) & 0xff; |
3408 | retval = le16_to_cpu(mc_desc[0].retval); | |
3409 | ||
3410 | cfg_status = hclge_get_mac_vlan_cmd_status(vport, retval, | |
46a3df9f S |
3411 | resp_code, |
3412 | HCLGE_MAC_VLAN_ADD); | |
3413 | } | |
3414 | ||
3415 | if (ret) { | |
3416 | dev_err(&hdev->pdev->dev, | |
3417 | "add mac addr failed for cmd_send, ret =%d.\n", | |
3418 | ret); | |
3419 | return ret; | |
3420 | } | |
3421 | ||
3422 | return cfg_status; | |
3423 | } | |
3424 | ||
3425 | static int hclge_add_uc_addr(struct hnae3_handle *handle, | |
3426 | const unsigned char *addr) | |
3427 | { | |
3428 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3429 | ||
3430 | return hclge_add_uc_addr_common(vport, addr); | |
3431 | } | |
3432 | ||
3433 | int hclge_add_uc_addr_common(struct hclge_vport *vport, | |
3434 | const unsigned char *addr) | |
3435 | { | |
3436 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 3437 | struct hclge_mac_vlan_tbl_entry_cmd req; |
46a3df9f | 3438 | enum hclge_cmd_status status; |
a90bb9a5 | 3439 | u16 egress_port = 0; |
46a3df9f S |
3440 | |
3441 | /* mac addr check */ | |
3442 | if (is_zero_ether_addr(addr) || | |
3443 | is_broadcast_ether_addr(addr) || | |
3444 | is_multicast_ether_addr(addr)) { | |
3445 | dev_err(&hdev->pdev->dev, | |
3446 | "Set_uc mac err! invalid mac:%pM. is_zero:%d,is_br=%d,is_mul=%d\n", | |
3447 | addr, | |
3448 | is_zero_ether_addr(addr), | |
3449 | is_broadcast_ether_addr(addr), | |
3450 | is_multicast_ether_addr(addr)); | |
3451 | return -EINVAL; | |
3452 | } | |
3453 | ||
3454 | memset(&req, 0, sizeof(req)); | |
3455 | hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1); | |
3456 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
3457 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT1_EN_B, 0); | |
3458 | hnae_set_bit(req.mc_mac_en, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
a90bb9a5 YL |
3459 | |
3460 | hnae_set_bit(egress_port, HCLGE_MAC_EPORT_SW_EN_B, 0); | |
3461 | hnae_set_bit(egress_port, HCLGE_MAC_EPORT_TYPE_B, 0); | |
3462 | hnae_set_field(egress_port, HCLGE_MAC_EPORT_VFID_M, | |
46a3df9f | 3463 | HCLGE_MAC_EPORT_VFID_S, vport->vport_id); |
a90bb9a5 | 3464 | hnae_set_field(egress_port, HCLGE_MAC_EPORT_PFID_M, |
46a3df9f | 3465 | HCLGE_MAC_EPORT_PFID_S, 0); |
a90bb9a5 YL |
3466 | |
3467 | req.egress_port = cpu_to_le16(egress_port); | |
46a3df9f S |
3468 | |
3469 | hclge_prepare_mac_addr(&req, addr); | |
3470 | ||
3471 | status = hclge_add_mac_vlan_tbl(vport, &req, NULL); | |
3472 | ||
3473 | return status; | |
3474 | } | |
3475 | ||
3476 | static int hclge_rm_uc_addr(struct hnae3_handle *handle, | |
3477 | const unsigned char *addr) | |
3478 | { | |
3479 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3480 | ||
3481 | return hclge_rm_uc_addr_common(vport, addr); | |
3482 | } | |
3483 | ||
3484 | int hclge_rm_uc_addr_common(struct hclge_vport *vport, | |
3485 | const unsigned char *addr) | |
3486 | { | |
3487 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 3488 | struct hclge_mac_vlan_tbl_entry_cmd req; |
46a3df9f S |
3489 | enum hclge_cmd_status status; |
3490 | ||
3491 | /* mac addr check */ | |
3492 | if (is_zero_ether_addr(addr) || | |
3493 | is_broadcast_ether_addr(addr) || | |
3494 | is_multicast_ether_addr(addr)) { | |
3495 | dev_dbg(&hdev->pdev->dev, | |
3496 | "Remove mac err! invalid mac:%pM.\n", | |
3497 | addr); | |
3498 | return -EINVAL; | |
3499 | } | |
3500 | ||
3501 | memset(&req, 0, sizeof(req)); | |
3502 | hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1); | |
3503 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
3504 | hclge_prepare_mac_addr(&req, addr); | |
3505 | status = hclge_remove_mac_vlan_tbl(vport, &req); | |
3506 | ||
3507 | return status; | |
3508 | } | |
3509 | ||
3510 | static int hclge_add_mc_addr(struct hnae3_handle *handle, | |
3511 | const unsigned char *addr) | |
3512 | { | |
3513 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3514 | ||
3515 | return hclge_add_mc_addr_common(vport, addr); | |
3516 | } | |
3517 | ||
3518 | int hclge_add_mc_addr_common(struct hclge_vport *vport, | |
3519 | const unsigned char *addr) | |
3520 | { | |
3521 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 3522 | struct hclge_mac_vlan_tbl_entry_cmd req; |
46a3df9f S |
3523 | struct hclge_desc desc[3]; |
3524 | u16 tbl_idx; | |
3525 | int status; | |
3526 | ||
3527 | /* mac addr check */ | |
3528 | if (!is_multicast_ether_addr(addr)) { | |
3529 | dev_err(&hdev->pdev->dev, | |
3530 | "Add mc mac err! invalid mac:%pM.\n", | |
3531 | addr); | |
3532 | return -EINVAL; | |
3533 | } | |
3534 | memset(&req, 0, sizeof(req)); | |
3535 | hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1); | |
3536 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
3537 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT1_EN_B, 1); | |
3538 | hnae_set_bit(req.mc_mac_en, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
3539 | hclge_prepare_mac_addr(&req, addr); | |
3540 | status = hclge_lookup_mac_vlan_tbl(vport, &req, desc, true); | |
3541 | if (!status) { | |
3542 | /* This mac addr exist, update VFID for it */ | |
3543 | hclge_update_desc_vfid(desc, vport->vport_id, false); | |
3544 | status = hclge_add_mac_vlan_tbl(vport, &req, desc); | |
3545 | } else { | |
3546 | /* This mac addr do not exist, add new entry for it */ | |
3547 | memset(desc[0].data, 0, sizeof(desc[0].data)); | |
3548 | memset(desc[1].data, 0, sizeof(desc[0].data)); | |
3549 | memset(desc[2].data, 0, sizeof(desc[0].data)); | |
3550 | hclge_update_desc_vfid(desc, vport->vport_id, false); | |
3551 | status = hclge_add_mac_vlan_tbl(vport, &req, desc); | |
3552 | } | |
3553 | ||
3554 | /* Set MTA table for this MAC address */ | |
3555 | tbl_idx = hclge_get_mac_addr_to_mta_index(vport, addr); | |
3556 | status = hclge_set_mta_table_item(vport, tbl_idx, true); | |
3557 | ||
3558 | return status; | |
3559 | } | |
3560 | ||
3561 | static int hclge_rm_mc_addr(struct hnae3_handle *handle, | |
3562 | const unsigned char *addr) | |
3563 | { | |
3564 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3565 | ||
3566 | return hclge_rm_mc_addr_common(vport, addr); | |
3567 | } | |
3568 | ||
3569 | int hclge_rm_mc_addr_common(struct hclge_vport *vport, | |
3570 | const unsigned char *addr) | |
3571 | { | |
3572 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 3573 | struct hclge_mac_vlan_tbl_entry_cmd req; |
46a3df9f S |
3574 | enum hclge_cmd_status status; |
3575 | struct hclge_desc desc[3]; | |
3576 | u16 tbl_idx; | |
3577 | ||
3578 | /* mac addr check */ | |
3579 | if (!is_multicast_ether_addr(addr)) { | |
3580 | dev_dbg(&hdev->pdev->dev, | |
3581 | "Remove mc mac err! invalid mac:%pM.\n", | |
3582 | addr); | |
3583 | return -EINVAL; | |
3584 | } | |
3585 | ||
3586 | memset(&req, 0, sizeof(req)); | |
3587 | hnae_set_bit(req.flags, HCLGE_MAC_VLAN_BIT0_EN_B, 1); | |
3588 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
3589 | hnae_set_bit(req.entry_type, HCLGE_MAC_VLAN_BIT1_EN_B, 1); | |
3590 | hnae_set_bit(req.mc_mac_en, HCLGE_MAC_VLAN_BIT0_EN_B, 0); | |
3591 | hclge_prepare_mac_addr(&req, addr); | |
3592 | status = hclge_lookup_mac_vlan_tbl(vport, &req, desc, true); | |
3593 | if (!status) { | |
3594 | /* This mac addr exist, remove this handle's VFID for it */ | |
3595 | hclge_update_desc_vfid(desc, vport->vport_id, true); | |
3596 | ||
3597 | if (hclge_is_all_function_id_zero(desc)) | |
3598 | /* All the vfid is zero, so need to delete this entry */ | |
3599 | status = hclge_remove_mac_vlan_tbl(vport, &req); | |
3600 | else | |
3601 | /* Not all the vfid is zero, update the vfid */ | |
3602 | status = hclge_add_mac_vlan_tbl(vport, &req, desc); | |
3603 | ||
3604 | } else { | |
3605 | /* This mac addr do not exist, can't delete it */ | |
3606 | dev_err(&hdev->pdev->dev, | |
d7629e74 | 3607 | "Rm multicast mac addr failed, ret = %d.\n", |
46a3df9f S |
3608 | status); |
3609 | return -EIO; | |
3610 | } | |
3611 | ||
3612 | /* Set MTB table for this MAC address */ | |
3613 | tbl_idx = hclge_get_mac_addr_to_mta_index(vport, addr); | |
3614 | status = hclge_set_mta_table_item(vport, tbl_idx, false); | |
3615 | ||
3616 | return status; | |
3617 | } | |
3618 | ||
3619 | static void hclge_get_mac_addr(struct hnae3_handle *handle, u8 *p) | |
3620 | { | |
3621 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3622 | struct hclge_dev *hdev = vport->back; | |
3623 | ||
3624 | ether_addr_copy(p, hdev->hw.mac.mac_addr); | |
3625 | } | |
3626 | ||
3627 | static int hclge_set_mac_addr(struct hnae3_handle *handle, void *p) | |
3628 | { | |
3629 | const unsigned char *new_addr = (const unsigned char *)p; | |
3630 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3631 | struct hclge_dev *hdev = vport->back; | |
3632 | ||
3633 | /* mac addr check */ | |
3634 | if (is_zero_ether_addr(new_addr) || | |
3635 | is_broadcast_ether_addr(new_addr) || | |
3636 | is_multicast_ether_addr(new_addr)) { | |
3637 | dev_err(&hdev->pdev->dev, | |
3638 | "Change uc mac err! invalid mac:%p.\n", | |
3639 | new_addr); | |
3640 | return -EINVAL; | |
3641 | } | |
3642 | ||
3643 | hclge_rm_uc_addr(handle, hdev->hw.mac.mac_addr); | |
3644 | ||
3645 | if (!hclge_add_uc_addr(handle, new_addr)) { | |
3646 | ether_addr_copy(hdev->hw.mac.mac_addr, new_addr); | |
3647 | return 0; | |
3648 | } | |
3649 | ||
3650 | return -EIO; | |
3651 | } | |
3652 | ||
3653 | static int hclge_set_vlan_filter_ctrl(struct hclge_dev *hdev, u8 vlan_type, | |
3654 | bool filter_en) | |
3655 | { | |
d44f9b63 | 3656 | struct hclge_vlan_filter_ctrl_cmd *req; |
46a3df9f S |
3657 | struct hclge_desc desc; |
3658 | int ret; | |
3659 | ||
3660 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_VLAN_FILTER_CTRL, false); | |
3661 | ||
d44f9b63 | 3662 | req = (struct hclge_vlan_filter_ctrl_cmd *)desc.data; |
46a3df9f S |
3663 | req->vlan_type = vlan_type; |
3664 | req->vlan_fe = filter_en; | |
3665 | ||
3666 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3667 | if (ret) { | |
3668 | dev_err(&hdev->pdev->dev, "set vlan filter fail, ret =%d.\n", | |
3669 | ret); | |
3670 | return ret; | |
3671 | } | |
3672 | ||
3673 | return 0; | |
3674 | } | |
3675 | ||
3676 | int hclge_set_vf_vlan_common(struct hclge_dev *hdev, int vfid, | |
3677 | bool is_kill, u16 vlan, u8 qos, __be16 proto) | |
3678 | { | |
3679 | #define HCLGE_MAX_VF_BYTES 16 | |
d44f9b63 YL |
3680 | struct hclge_vlan_filter_vf_cfg_cmd *req0; |
3681 | struct hclge_vlan_filter_vf_cfg_cmd *req1; | |
46a3df9f S |
3682 | struct hclge_desc desc[2]; |
3683 | u8 vf_byte_val; | |
3684 | u8 vf_byte_off; | |
3685 | int ret; | |
3686 | ||
3687 | hclge_cmd_setup_basic_desc(&desc[0], | |
3688 | HCLGE_OPC_VLAN_FILTER_VF_CFG, false); | |
3689 | hclge_cmd_setup_basic_desc(&desc[1], | |
3690 | HCLGE_OPC_VLAN_FILTER_VF_CFG, false); | |
3691 | ||
3692 | desc[0].flag |= cpu_to_le16(HCLGE_CMD_FLAG_NEXT); | |
3693 | ||
3694 | vf_byte_off = vfid / 8; | |
3695 | vf_byte_val = 1 << (vfid % 8); | |
3696 | ||
d44f9b63 YL |
3697 | req0 = (struct hclge_vlan_filter_vf_cfg_cmd *)desc[0].data; |
3698 | req1 = (struct hclge_vlan_filter_vf_cfg_cmd *)desc[1].data; | |
46a3df9f | 3699 | |
a90bb9a5 | 3700 | req0->vlan_id = cpu_to_le16(vlan); |
46a3df9f S |
3701 | req0->vlan_cfg = is_kill; |
3702 | ||
3703 | if (vf_byte_off < HCLGE_MAX_VF_BYTES) | |
3704 | req0->vf_bitmap[vf_byte_off] = vf_byte_val; | |
3705 | else | |
3706 | req1->vf_bitmap[vf_byte_off - HCLGE_MAX_VF_BYTES] = vf_byte_val; | |
3707 | ||
3708 | ret = hclge_cmd_send(&hdev->hw, desc, 2); | |
3709 | if (ret) { | |
3710 | dev_err(&hdev->pdev->dev, | |
3711 | "Send vf vlan command fail, ret =%d.\n", | |
3712 | ret); | |
3713 | return ret; | |
3714 | } | |
3715 | ||
3716 | if (!is_kill) { | |
3717 | if (!req0->resp_code || req0->resp_code == 1) | |
3718 | return 0; | |
3719 | ||
3720 | dev_err(&hdev->pdev->dev, | |
3721 | "Add vf vlan filter fail, ret =%d.\n", | |
3722 | req0->resp_code); | |
3723 | } else { | |
3724 | if (!req0->resp_code) | |
3725 | return 0; | |
3726 | ||
3727 | dev_err(&hdev->pdev->dev, | |
3728 | "Kill vf vlan filter fail, ret =%d.\n", | |
3729 | req0->resp_code); | |
3730 | } | |
3731 | ||
3732 | return -EIO; | |
3733 | } | |
3734 | ||
3735 | static int hclge_set_port_vlan_filter(struct hnae3_handle *handle, | |
3736 | __be16 proto, u16 vlan_id, | |
3737 | bool is_kill) | |
3738 | { | |
3739 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3740 | struct hclge_dev *hdev = vport->back; | |
d44f9b63 | 3741 | struct hclge_vlan_filter_pf_cfg_cmd *req; |
46a3df9f S |
3742 | struct hclge_desc desc; |
3743 | u8 vlan_offset_byte_val; | |
3744 | u8 vlan_offset_byte; | |
3745 | u8 vlan_offset_160; | |
3746 | int ret; | |
3747 | ||
3748 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_VLAN_FILTER_PF_CFG, false); | |
3749 | ||
3750 | vlan_offset_160 = vlan_id / 160; | |
3751 | vlan_offset_byte = (vlan_id % 160) / 8; | |
3752 | vlan_offset_byte_val = 1 << (vlan_id % 8); | |
3753 | ||
d44f9b63 | 3754 | req = (struct hclge_vlan_filter_pf_cfg_cmd *)desc.data; |
46a3df9f S |
3755 | req->vlan_offset = vlan_offset_160; |
3756 | req->vlan_cfg = is_kill; | |
3757 | req->vlan_offset_bitmap[vlan_offset_byte] = vlan_offset_byte_val; | |
3758 | ||
3759 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3760 | if (ret) { | |
3761 | dev_err(&hdev->pdev->dev, | |
3762 | "port vlan command, send fail, ret =%d.\n", | |
3763 | ret); | |
3764 | return ret; | |
3765 | } | |
3766 | ||
3767 | ret = hclge_set_vf_vlan_common(hdev, 0, is_kill, vlan_id, 0, proto); | |
3768 | if (ret) { | |
3769 | dev_err(&hdev->pdev->dev, | |
3770 | "Set pf vlan filter config fail, ret =%d.\n", | |
3771 | ret); | |
3772 | return -EIO; | |
3773 | } | |
3774 | ||
3775 | return 0; | |
3776 | } | |
3777 | ||
3778 | static int hclge_set_vf_vlan_filter(struct hnae3_handle *handle, int vfid, | |
3779 | u16 vlan, u8 qos, __be16 proto) | |
3780 | { | |
3781 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3782 | struct hclge_dev *hdev = vport->back; | |
3783 | ||
3784 | if ((vfid >= hdev->num_alloc_vfs) || (vlan > 4095) || (qos > 7)) | |
3785 | return -EINVAL; | |
3786 | if (proto != htons(ETH_P_8021Q)) | |
3787 | return -EPROTONOSUPPORT; | |
3788 | ||
3789 | return hclge_set_vf_vlan_common(hdev, vfid, false, vlan, qos, proto); | |
3790 | } | |
3791 | ||
3792 | static int hclge_init_vlan_config(struct hclge_dev *hdev) | |
3793 | { | |
3794 | #define HCLGE_VLAN_TYPE_VF_TABLE 0 | |
3795 | #define HCLGE_VLAN_TYPE_PORT_TABLE 1 | |
5e43aef8 | 3796 | struct hnae3_handle *handle; |
46a3df9f S |
3797 | int ret; |
3798 | ||
3799 | ret = hclge_set_vlan_filter_ctrl(hdev, HCLGE_VLAN_TYPE_VF_TABLE, | |
3800 | true); | |
3801 | if (ret) | |
3802 | return ret; | |
3803 | ||
3804 | ret = hclge_set_vlan_filter_ctrl(hdev, HCLGE_VLAN_TYPE_PORT_TABLE, | |
3805 | true); | |
5e43aef8 L |
3806 | if (ret) |
3807 | return ret; | |
46a3df9f | 3808 | |
5e43aef8 L |
3809 | handle = &hdev->vport[0].nic; |
3810 | return hclge_set_port_vlan_filter(handle, htons(ETH_P_8021Q), 0, false); | |
46a3df9f S |
3811 | } |
3812 | ||
3813 | static int hclge_set_mtu(struct hnae3_handle *handle, int new_mtu) | |
3814 | { | |
3815 | struct hclge_vport *vport = hclge_get_vport(handle); | |
d44f9b63 | 3816 | struct hclge_config_max_frm_size_cmd *req; |
46a3df9f S |
3817 | struct hclge_dev *hdev = vport->back; |
3818 | struct hclge_desc desc; | |
3819 | int ret; | |
3820 | ||
3821 | if ((new_mtu < HCLGE_MAC_MIN_MTU) || (new_mtu > HCLGE_MAC_MAX_MTU)) | |
3822 | return -EINVAL; | |
3823 | ||
3824 | hdev->mps = new_mtu; | |
3825 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_CONFIG_MAX_FRM_SIZE, false); | |
3826 | ||
d44f9b63 | 3827 | req = (struct hclge_config_max_frm_size_cmd *)desc.data; |
46a3df9f S |
3828 | req->max_frm_size = cpu_to_le16(new_mtu); |
3829 | ||
3830 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3831 | if (ret) { | |
3832 | dev_err(&hdev->pdev->dev, "set mtu fail, ret =%d.\n", ret); | |
3833 | return ret; | |
3834 | } | |
3835 | ||
3836 | return 0; | |
3837 | } | |
3838 | ||
3839 | static int hclge_send_reset_tqp_cmd(struct hclge_dev *hdev, u16 queue_id, | |
3840 | bool enable) | |
3841 | { | |
d44f9b63 | 3842 | struct hclge_reset_tqp_queue_cmd *req; |
46a3df9f S |
3843 | struct hclge_desc desc; |
3844 | int ret; | |
3845 | ||
3846 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RESET_TQP_QUEUE, false); | |
3847 | ||
d44f9b63 | 3848 | req = (struct hclge_reset_tqp_queue_cmd *)desc.data; |
46a3df9f S |
3849 | req->tqp_id = cpu_to_le16(queue_id & HCLGE_RING_ID_MASK); |
3850 | hnae_set_bit(req->reset_req, HCLGE_TQP_RESET_B, enable); | |
3851 | ||
3852 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3853 | if (ret) { | |
3854 | dev_err(&hdev->pdev->dev, | |
3855 | "Send tqp reset cmd error, status =%d\n", ret); | |
3856 | return ret; | |
3857 | } | |
3858 | ||
3859 | return 0; | |
3860 | } | |
3861 | ||
3862 | static int hclge_get_reset_status(struct hclge_dev *hdev, u16 queue_id) | |
3863 | { | |
d44f9b63 | 3864 | struct hclge_reset_tqp_queue_cmd *req; |
46a3df9f S |
3865 | struct hclge_desc desc; |
3866 | int ret; | |
3867 | ||
3868 | hclge_cmd_setup_basic_desc(&desc, HCLGE_OPC_RESET_TQP_QUEUE, true); | |
3869 | ||
d44f9b63 | 3870 | req = (struct hclge_reset_tqp_queue_cmd *)desc.data; |
46a3df9f S |
3871 | req->tqp_id = cpu_to_le16(queue_id & HCLGE_RING_ID_MASK); |
3872 | ||
3873 | ret = hclge_cmd_send(&hdev->hw, &desc, 1); | |
3874 | if (ret) { | |
3875 | dev_err(&hdev->pdev->dev, | |
3876 | "Get reset status error, status =%d\n", ret); | |
3877 | return ret; | |
3878 | } | |
3879 | ||
3880 | return hnae_get_bit(req->ready_to_reset, HCLGE_TQP_RESET_B); | |
3881 | } | |
3882 | ||
3883 | static void hclge_reset_tqp(struct hnae3_handle *handle, u16 queue_id) | |
3884 | { | |
3885 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3886 | struct hclge_dev *hdev = vport->back; | |
3887 | int reset_try_times = 0; | |
3888 | int reset_status; | |
3889 | int ret; | |
3890 | ||
3891 | ret = hclge_tqp_enable(hdev, queue_id, 0, false); | |
3892 | if (ret) { | |
3893 | dev_warn(&hdev->pdev->dev, "Disable tqp fail, ret = %d\n", ret); | |
3894 | return; | |
3895 | } | |
3896 | ||
3897 | ret = hclge_send_reset_tqp_cmd(hdev, queue_id, true); | |
3898 | if (ret) { | |
3899 | dev_warn(&hdev->pdev->dev, | |
3900 | "Send reset tqp cmd fail, ret = %d\n", ret); | |
3901 | return; | |
3902 | } | |
3903 | ||
3904 | reset_try_times = 0; | |
3905 | while (reset_try_times++ < HCLGE_TQP_RESET_TRY_TIMES) { | |
3906 | /* Wait for tqp hw reset */ | |
3907 | msleep(20); | |
3908 | reset_status = hclge_get_reset_status(hdev, queue_id); | |
3909 | if (reset_status) | |
3910 | break; | |
3911 | } | |
3912 | ||
3913 | if (reset_try_times >= HCLGE_TQP_RESET_TRY_TIMES) { | |
3914 | dev_warn(&hdev->pdev->dev, "Reset TQP fail\n"); | |
3915 | return; | |
3916 | } | |
3917 | ||
3918 | ret = hclge_send_reset_tqp_cmd(hdev, queue_id, false); | |
3919 | if (ret) { | |
3920 | dev_warn(&hdev->pdev->dev, | |
3921 | "Deassert the soft reset fail, ret = %d\n", ret); | |
3922 | return; | |
3923 | } | |
3924 | } | |
3925 | ||
3926 | static u32 hclge_get_fw_version(struct hnae3_handle *handle) | |
3927 | { | |
3928 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3929 | struct hclge_dev *hdev = vport->back; | |
3930 | ||
3931 | return hdev->fw_version; | |
3932 | } | |
3933 | ||
3934 | static void hclge_get_pauseparam(struct hnae3_handle *handle, u32 *auto_neg, | |
3935 | u32 *rx_en, u32 *tx_en) | |
3936 | { | |
3937 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3938 | struct hclge_dev *hdev = vport->back; | |
3939 | ||
3940 | *auto_neg = hclge_get_autoneg(handle); | |
3941 | ||
3942 | if (hdev->tm_info.fc_mode == HCLGE_FC_PFC) { | |
3943 | *rx_en = 0; | |
3944 | *tx_en = 0; | |
3945 | return; | |
3946 | } | |
3947 | ||
3948 | if (hdev->tm_info.fc_mode == HCLGE_FC_RX_PAUSE) { | |
3949 | *rx_en = 1; | |
3950 | *tx_en = 0; | |
3951 | } else if (hdev->tm_info.fc_mode == HCLGE_FC_TX_PAUSE) { | |
3952 | *tx_en = 1; | |
3953 | *rx_en = 0; | |
3954 | } else if (hdev->tm_info.fc_mode == HCLGE_FC_FULL) { | |
3955 | *rx_en = 1; | |
3956 | *tx_en = 1; | |
3957 | } else { | |
3958 | *rx_en = 0; | |
3959 | *tx_en = 0; | |
3960 | } | |
3961 | } | |
3962 | ||
3963 | static void hclge_get_ksettings_an_result(struct hnae3_handle *handle, | |
3964 | u8 *auto_neg, u32 *speed, u8 *duplex) | |
3965 | { | |
3966 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3967 | struct hclge_dev *hdev = vport->back; | |
3968 | ||
3969 | if (speed) | |
3970 | *speed = hdev->hw.mac.speed; | |
3971 | if (duplex) | |
3972 | *duplex = hdev->hw.mac.duplex; | |
3973 | if (auto_neg) | |
3974 | *auto_neg = hdev->hw.mac.autoneg; | |
3975 | } | |
3976 | ||
3977 | static void hclge_get_media_type(struct hnae3_handle *handle, u8 *media_type) | |
3978 | { | |
3979 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3980 | struct hclge_dev *hdev = vport->back; | |
3981 | ||
3982 | if (media_type) | |
3983 | *media_type = hdev->hw.mac.media_type; | |
3984 | } | |
3985 | ||
3986 | static void hclge_get_mdix_mode(struct hnae3_handle *handle, | |
3987 | u8 *tp_mdix_ctrl, u8 *tp_mdix) | |
3988 | { | |
3989 | struct hclge_vport *vport = hclge_get_vport(handle); | |
3990 | struct hclge_dev *hdev = vport->back; | |
3991 | struct phy_device *phydev = hdev->hw.mac.phydev; | |
3992 | int mdix_ctrl, mdix, retval, is_resolved; | |
3993 | ||
3994 | if (!phydev) { | |
3995 | *tp_mdix_ctrl = ETH_TP_MDI_INVALID; | |
3996 | *tp_mdix = ETH_TP_MDI_INVALID; | |
3997 | return; | |
3998 | } | |
3999 | ||
4000 | phy_write(phydev, HCLGE_PHY_PAGE_REG, HCLGE_PHY_PAGE_MDIX); | |
4001 | ||
4002 | retval = phy_read(phydev, HCLGE_PHY_CSC_REG); | |
4003 | mdix_ctrl = hnae_get_field(retval, HCLGE_PHY_MDIX_CTRL_M, | |
4004 | HCLGE_PHY_MDIX_CTRL_S); | |
4005 | ||
4006 | retval = phy_read(phydev, HCLGE_PHY_CSS_REG); | |
4007 | mdix = hnae_get_bit(retval, HCLGE_PHY_MDIX_STATUS_B); | |
4008 | is_resolved = hnae_get_bit(retval, HCLGE_PHY_SPEED_DUP_RESOLVE_B); | |
4009 | ||
4010 | phy_write(phydev, HCLGE_PHY_PAGE_REG, HCLGE_PHY_PAGE_COPPER); | |
4011 | ||
4012 | switch (mdix_ctrl) { | |
4013 | case 0x0: | |
4014 | *tp_mdix_ctrl = ETH_TP_MDI; | |
4015 | break; | |
4016 | case 0x1: | |
4017 | *tp_mdix_ctrl = ETH_TP_MDI_X; | |
4018 | break; | |
4019 | case 0x3: | |
4020 | *tp_mdix_ctrl = ETH_TP_MDI_AUTO; | |
4021 | break; | |
4022 | default: | |
4023 | *tp_mdix_ctrl = ETH_TP_MDI_INVALID; | |
4024 | break; | |
4025 | } | |
4026 | ||
4027 | if (!is_resolved) | |
4028 | *tp_mdix = ETH_TP_MDI_INVALID; | |
4029 | else if (mdix) | |
4030 | *tp_mdix = ETH_TP_MDI_X; | |
4031 | else | |
4032 | *tp_mdix = ETH_TP_MDI; | |
4033 | } | |
4034 | ||
4035 | static int hclge_init_client_instance(struct hnae3_client *client, | |
4036 | struct hnae3_ae_dev *ae_dev) | |
4037 | { | |
4038 | struct hclge_dev *hdev = ae_dev->priv; | |
4039 | struct hclge_vport *vport; | |
4040 | int i, ret; | |
4041 | ||
4042 | for (i = 0; i < hdev->num_vmdq_vport + 1; i++) { | |
4043 | vport = &hdev->vport[i]; | |
4044 | ||
4045 | switch (client->type) { | |
4046 | case HNAE3_CLIENT_KNIC: | |
4047 | ||
4048 | hdev->nic_client = client; | |
4049 | vport->nic.client = client; | |
4050 | ret = client->ops->init_instance(&vport->nic); | |
4051 | if (ret) | |
4052 | goto err; | |
4053 | ||
4054 | if (hdev->roce_client && | |
e92a0843 | 4055 | hnae3_dev_roce_supported(hdev)) { |
46a3df9f S |
4056 | struct hnae3_client *rc = hdev->roce_client; |
4057 | ||
4058 | ret = hclge_init_roce_base_info(vport); | |
4059 | if (ret) | |
4060 | goto err; | |
4061 | ||
4062 | ret = rc->ops->init_instance(&vport->roce); | |
4063 | if (ret) | |
4064 | goto err; | |
4065 | } | |
4066 | ||
4067 | break; | |
4068 | case HNAE3_CLIENT_UNIC: | |
4069 | hdev->nic_client = client; | |
4070 | vport->nic.client = client; | |
4071 | ||
4072 | ret = client->ops->init_instance(&vport->nic); | |
4073 | if (ret) | |
4074 | goto err; | |
4075 | ||
4076 | break; | |
4077 | case HNAE3_CLIENT_ROCE: | |
e92a0843 | 4078 | if (hnae3_dev_roce_supported(hdev)) { |
46a3df9f S |
4079 | hdev->roce_client = client; |
4080 | vport->roce.client = client; | |
4081 | } | |
4082 | ||
4083 | if (hdev->roce_client) { | |
4084 | ret = hclge_init_roce_base_info(vport); | |
4085 | if (ret) | |
4086 | goto err; | |
4087 | ||
4088 | ret = client->ops->init_instance(&vport->roce); | |
4089 | if (ret) | |
4090 | goto err; | |
4091 | } | |
4092 | } | |
4093 | } | |
4094 | ||
4095 | return 0; | |
4096 | err: | |
4097 | return ret; | |
4098 | } | |
4099 | ||
4100 | static void hclge_uninit_client_instance(struct hnae3_client *client, | |
4101 | struct hnae3_ae_dev *ae_dev) | |
4102 | { | |
4103 | struct hclge_dev *hdev = ae_dev->priv; | |
4104 | struct hclge_vport *vport; | |
4105 | int i; | |
4106 | ||
4107 | for (i = 0; i < hdev->num_vmdq_vport + 1; i++) { | |
4108 | vport = &hdev->vport[i]; | |
4109 | if (hdev->roce_client) | |
4110 | hdev->roce_client->ops->uninit_instance(&vport->roce, | |
4111 | 0); | |
4112 | if (client->type == HNAE3_CLIENT_ROCE) | |
4113 | return; | |
4114 | if (client->ops->uninit_instance) | |
4115 | client->ops->uninit_instance(&vport->nic, 0); | |
4116 | } | |
4117 | } | |
4118 | ||
4119 | static int hclge_pci_init(struct hclge_dev *hdev) | |
4120 | { | |
4121 | struct pci_dev *pdev = hdev->pdev; | |
4122 | struct hclge_hw *hw; | |
4123 | int ret; | |
4124 | ||
4125 | ret = pci_enable_device(pdev); | |
4126 | if (ret) { | |
4127 | dev_err(&pdev->dev, "failed to enable PCI device\n"); | |
4128 | goto err_no_drvdata; | |
4129 | } | |
4130 | ||
4131 | ret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64)); | |
4132 | if (ret) { | |
4133 | ret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32)); | |
4134 | if (ret) { | |
4135 | dev_err(&pdev->dev, | |
4136 | "can't set consistent PCI DMA"); | |
4137 | goto err_disable_device; | |
4138 | } | |
4139 | dev_warn(&pdev->dev, "set DMA mask to 32 bits\n"); | |
4140 | } | |
4141 | ||
4142 | ret = pci_request_regions(pdev, HCLGE_DRIVER_NAME); | |
4143 | if (ret) { | |
4144 | dev_err(&pdev->dev, "PCI request regions failed %d\n", ret); | |
4145 | goto err_disable_device; | |
4146 | } | |
4147 | ||
4148 | pci_set_master(pdev); | |
4149 | hw = &hdev->hw; | |
4150 | hw->back = hdev; | |
4151 | hw->io_base = pcim_iomap(pdev, 2, 0); | |
4152 | if (!hw->io_base) { | |
4153 | dev_err(&pdev->dev, "Can't map configuration register space\n"); | |
4154 | ret = -ENOMEM; | |
4155 | goto err_clr_master; | |
4156 | } | |
4157 | ||
4158 | return 0; | |
4159 | err_clr_master: | |
4160 | pci_clear_master(pdev); | |
4161 | pci_release_regions(pdev); | |
4162 | err_disable_device: | |
4163 | pci_disable_device(pdev); | |
4164 | err_no_drvdata: | |
4165 | pci_set_drvdata(pdev, NULL); | |
4166 | ||
4167 | return ret; | |
4168 | } | |
4169 | ||
4170 | static void hclge_pci_uninit(struct hclge_dev *hdev) | |
4171 | { | |
4172 | struct pci_dev *pdev = hdev->pdev; | |
4173 | ||
4174 | if (hdev->flag & HCLGE_FLAG_USE_MSIX) { | |
4175 | pci_disable_msix(pdev); | |
4176 | devm_kfree(&pdev->dev, hdev->msix_entries); | |
4177 | hdev->msix_entries = NULL; | |
4178 | } else { | |
4179 | pci_disable_msi(pdev); | |
4180 | } | |
4181 | ||
4182 | pci_clear_master(pdev); | |
4183 | pci_release_mem_regions(pdev); | |
4184 | pci_disable_device(pdev); | |
4185 | } | |
4186 | ||
4187 | static int hclge_init_ae_dev(struct hnae3_ae_dev *ae_dev) | |
4188 | { | |
4189 | struct pci_dev *pdev = ae_dev->pdev; | |
46a3df9f S |
4190 | struct hclge_dev *hdev; |
4191 | int ret; | |
4192 | ||
4193 | hdev = devm_kzalloc(&pdev->dev, sizeof(*hdev), GFP_KERNEL); | |
4194 | if (!hdev) { | |
4195 | ret = -ENOMEM; | |
4196 | goto err_hclge_dev; | |
4197 | } | |
4198 | ||
4199 | hdev->flag |= HCLGE_FLAG_USE_MSIX; | |
4200 | hdev->pdev = pdev; | |
4201 | hdev->ae_dev = ae_dev; | |
4202 | ae_dev->priv = hdev; | |
4203 | ||
46a3df9f S |
4204 | ret = hclge_pci_init(hdev); |
4205 | if (ret) { | |
4206 | dev_err(&pdev->dev, "PCI init failed\n"); | |
4207 | goto err_pci_init; | |
4208 | } | |
4209 | ||
4210 | /* Command queue initialize */ | |
4211 | ret = hclge_cmd_init(hdev); | |
4212 | if (ret) | |
4213 | goto err_cmd_init; | |
4214 | ||
4215 | ret = hclge_get_cap(hdev); | |
4216 | if (ret) { | |
e00e2197 CIK |
4217 | dev_err(&pdev->dev, "get hw capability error, ret = %d.\n", |
4218 | ret); | |
46a3df9f S |
4219 | return ret; |
4220 | } | |
4221 | ||
4222 | ret = hclge_configure(hdev); | |
4223 | if (ret) { | |
4224 | dev_err(&pdev->dev, "Configure dev error, ret = %d.\n", ret); | |
4225 | return ret; | |
4226 | } | |
4227 | ||
4228 | if (hdev->flag & HCLGE_FLAG_USE_MSIX) | |
4229 | ret = hclge_init_msix(hdev); | |
4230 | else | |
4231 | ret = hclge_init_msi(hdev); | |
4232 | if (ret) { | |
4233 | dev_err(&pdev->dev, "Init msix/msi error, ret = %d.\n", ret); | |
4234 | return ret; | |
4235 | } | |
4236 | ||
4237 | ret = hclge_alloc_tqps(hdev); | |
4238 | if (ret) { | |
4239 | dev_err(&pdev->dev, "Allocate TQPs error, ret = %d.\n", ret); | |
4240 | return ret; | |
4241 | } | |
4242 | ||
4243 | ret = hclge_alloc_vport(hdev); | |
4244 | if (ret) { | |
4245 | dev_err(&pdev->dev, "Allocate vport error, ret = %d.\n", ret); | |
4246 | return ret; | |
4247 | } | |
4248 | ||
4249 | ret = hclge_mac_init(hdev); | |
4250 | if (ret) { | |
4251 | dev_err(&pdev->dev, "Mac init error, ret = %d\n", ret); | |
4252 | return ret; | |
4253 | } | |
4254 | ret = hclge_buffer_alloc(hdev); | |
4255 | if (ret) { | |
4256 | dev_err(&pdev->dev, "Buffer allocate fail, ret =%d\n", ret); | |
4257 | return ret; | |
4258 | } | |
4259 | ||
4260 | ret = hclge_config_tso(hdev, HCLGE_TSO_MSS_MIN, HCLGE_TSO_MSS_MAX); | |
4261 | if (ret) { | |
4262 | dev_err(&pdev->dev, "Enable tso fail, ret =%d\n", ret); | |
4263 | return ret; | |
4264 | } | |
4265 | ||
46a3df9f S |
4266 | ret = hclge_init_vlan_config(hdev); |
4267 | if (ret) { | |
4268 | dev_err(&pdev->dev, "VLAN init fail, ret =%d\n", ret); | |
4269 | return ret; | |
4270 | } | |
4271 | ||
4272 | ret = hclge_tm_schd_init(hdev); | |
4273 | if (ret) { | |
4274 | dev_err(&pdev->dev, "tm schd init fail, ret =%d\n", ret); | |
4275 | return ret; | |
68ece54e YL |
4276 | } |
4277 | ||
4278 | ret = hclge_rss_init_hw(hdev); | |
4279 | if (ret) { | |
4280 | dev_err(&pdev->dev, "Rss init fail, ret =%d\n", ret); | |
4281 | return ret; | |
46a3df9f S |
4282 | } |
4283 | ||
cacde272 YL |
4284 | hclge_dcb_ops_set(hdev); |
4285 | ||
46a3df9f S |
4286 | setup_timer(&hdev->service_timer, hclge_service_timer, |
4287 | (unsigned long)hdev); | |
4288 | INIT_WORK(&hdev->service_task, hclge_service_task); | |
4289 | ||
4290 | set_bit(HCLGE_STATE_SERVICE_INITED, &hdev->state); | |
4291 | set_bit(HCLGE_STATE_DOWN, &hdev->state); | |
4292 | ||
4293 | pr_info("%s driver initialization finished.\n", HCLGE_DRIVER_NAME); | |
4294 | return 0; | |
4295 | ||
4296 | err_cmd_init: | |
4297 | pci_release_regions(pdev); | |
4298 | err_pci_init: | |
4299 | pci_set_drvdata(pdev, NULL); | |
4300 | err_hclge_dev: | |
4301 | return ret; | |
4302 | } | |
4303 | ||
4304 | static void hclge_uninit_ae_dev(struct hnae3_ae_dev *ae_dev) | |
4305 | { | |
4306 | struct hclge_dev *hdev = ae_dev->priv; | |
4307 | struct hclge_mac *mac = &hdev->hw.mac; | |
4308 | ||
4309 | set_bit(HCLGE_STATE_DOWN, &hdev->state); | |
4310 | ||
2a32ca13 AB |
4311 | if (IS_ENABLED(CONFIG_PCI_IOV)) |
4312 | hclge_disable_sriov(hdev); | |
46a3df9f S |
4313 | |
4314 | if (hdev->service_timer.data) | |
4315 | del_timer_sync(&hdev->service_timer); | |
4316 | if (hdev->service_task.func) | |
4317 | cancel_work_sync(&hdev->service_task); | |
4318 | ||
4319 | if (mac->phydev) | |
4320 | mdiobus_unregister(mac->mdio_bus); | |
4321 | ||
4322 | hclge_destroy_cmd_queue(&hdev->hw); | |
4323 | hclge_pci_uninit(hdev); | |
4324 | ae_dev->priv = NULL; | |
4325 | } | |
4326 | ||
4327 | static const struct hnae3_ae_ops hclge_ops = { | |
4328 | .init_ae_dev = hclge_init_ae_dev, | |
4329 | .uninit_ae_dev = hclge_uninit_ae_dev, | |
4330 | .init_client_instance = hclge_init_client_instance, | |
4331 | .uninit_client_instance = hclge_uninit_client_instance, | |
4332 | .map_ring_to_vector = hclge_map_handle_ring_to_vector, | |
4333 | .unmap_ring_from_vector = hclge_unmap_ring_from_vector, | |
4334 | .get_vector = hclge_get_vector, | |
4335 | .set_promisc_mode = hclge_set_promisc_mode, | |
4336 | .start = hclge_ae_start, | |
4337 | .stop = hclge_ae_stop, | |
4338 | .get_status = hclge_get_status, | |
4339 | .get_ksettings_an_result = hclge_get_ksettings_an_result, | |
4340 | .update_speed_duplex_h = hclge_update_speed_duplex_h, | |
4341 | .cfg_mac_speed_dup_h = hclge_cfg_mac_speed_dup_h, | |
4342 | .get_media_type = hclge_get_media_type, | |
4343 | .get_rss_key_size = hclge_get_rss_key_size, | |
4344 | .get_rss_indir_size = hclge_get_rss_indir_size, | |
4345 | .get_rss = hclge_get_rss, | |
4346 | .set_rss = hclge_set_rss, | |
4347 | .get_tc_size = hclge_get_tc_size, | |
4348 | .get_mac_addr = hclge_get_mac_addr, | |
4349 | .set_mac_addr = hclge_set_mac_addr, | |
4350 | .add_uc_addr = hclge_add_uc_addr, | |
4351 | .rm_uc_addr = hclge_rm_uc_addr, | |
4352 | .add_mc_addr = hclge_add_mc_addr, | |
4353 | .rm_mc_addr = hclge_rm_mc_addr, | |
4354 | .set_autoneg = hclge_set_autoneg, | |
4355 | .get_autoneg = hclge_get_autoneg, | |
4356 | .get_pauseparam = hclge_get_pauseparam, | |
4357 | .set_mtu = hclge_set_mtu, | |
4358 | .reset_queue = hclge_reset_tqp, | |
4359 | .get_stats = hclge_get_stats, | |
4360 | .update_stats = hclge_update_stats, | |
4361 | .get_strings = hclge_get_strings, | |
4362 | .get_sset_count = hclge_get_sset_count, | |
4363 | .get_fw_version = hclge_get_fw_version, | |
4364 | .get_mdix_mode = hclge_get_mdix_mode, | |
4365 | .set_vlan_filter = hclge_set_port_vlan_filter, | |
4366 | .set_vf_vlan_filter = hclge_set_vf_vlan_filter, | |
4367 | }; | |
4368 | ||
4369 | static struct hnae3_ae_algo ae_algo = { | |
4370 | .ops = &hclge_ops, | |
4371 | .name = HCLGE_NAME, | |
4372 | .pdev_id_table = ae_algo_pci_tbl, | |
4373 | }; | |
4374 | ||
4375 | static int hclge_init(void) | |
4376 | { | |
4377 | pr_info("%s is initializing\n", HCLGE_NAME); | |
4378 | ||
4379 | return hnae3_register_ae_algo(&ae_algo); | |
4380 | } | |
4381 | ||
4382 | static void hclge_exit(void) | |
4383 | { | |
4384 | hnae3_unregister_ae_algo(&ae_algo); | |
4385 | } | |
4386 | module_init(hclge_init); | |
4387 | module_exit(hclge_exit); | |
4388 | ||
4389 | MODULE_LICENSE("GPL"); | |
4390 | MODULE_AUTHOR("Huawei Tech. Co., Ltd."); | |
4391 | MODULE_DESCRIPTION("HCLGE Driver"); | |
4392 | MODULE_VERSION(HCLGE_MOD_VERSION); |