]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/ethernet/intel/i40e/i40e_osdep.h
i40e: use kernel specific defines
[mirror_ubuntu-artful-kernel.git] / drivers / net / ethernet / intel / i40e / i40e_osdep.h
CommitLineData
7daa6bf3
JB
1/*******************************************************************************
2 *
3 * Intel Ethernet Controller XL710 Family Linux Driver
4 * Copyright(c) 2013 Intel Corporation.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License along with
16 * this program; if not, write to the Free Software Foundation, Inc.,
17 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * The full GNU General Public License is included in this distribution in
20 * the file called "COPYING".
21 *
22 * Contact Information:
23 * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25 *
26 ******************************************************************************/
27
28#ifndef _I40E_OSDEP_H_
29#define _I40E_OSDEP_H_
30
31#include <linux/types.h>
32#include <linux/if_ether.h>
33#include <linux/if_vlan.h>
34#include <linux/tcp.h>
35#include <linux/pci.h>
36#include <linux/highuid.h>
37
38/* get readq/writeq support for 32 bit kernels, use the low-first version */
39#include <asm-generic/io-64-nonatomic-lo-hi.h>
40
41/* File to be the magic between shared code and
42 * actual OS primitives
43 */
44
45#define hw_dbg(hw, S, A...) do {} while (0)
46
47#define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
48#define rd32(a, reg) readl((a)->hw_addr + (reg))
49
50#define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
51#define rd64(a, reg) readq((a)->hw_addr + (reg))
52#define i40e_flush(a) readl((a)->hw_addr + I40E_GLGEN_STAT)
53
54/* memory allocation tracking */
55struct i40e_dma_mem {
56 void *va;
57 dma_addr_t pa;
58 u32 size;
59} __packed;
60
61#define i40e_allocate_dma_mem(h, m, unused, s, a) \
62 i40e_allocate_dma_mem_d(h, m, s, a)
63#define i40e_free_dma_mem(h, m) i40e_free_dma_mem_d(h, m)
64
65struct i40e_virt_mem {
66 void *va;
67 u32 size;
68} __packed;
69
70#define i40e_allocate_virt_mem(h, m, s) i40e_allocate_virt_mem_d(h, m, s)
71#define i40e_free_virt_mem(h, m) i40e_free_virt_mem_d(h, m)
72
73#define i40e_debug(h, m, s, ...) \
74do { \
75 if (((m) & (h)->debug_mask)) \
76 pr_info("i40e %02x.%x " s, \
77 (h)->bus.device, (h)->bus.func, \
78 ##__VA_ARGS__); \
79} while (0)
80
81typedef enum i40e_status_code i40e_status;
82#endif /* _I40E_OSDEP_H_ */