]>
Commit | Line | Data |
---|---|---|
d358aa9a GR |
1 | /******************************************************************************* |
2 | * | |
3 | * Intel Ethernet Controller XL710 Family Linux Virtual Function Driver | |
e827845c | 4 | * Copyright(c) 2013 - 2015 Intel Corporation. |
d358aa9a GR |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms and conditions of the GNU General Public License, | |
8 | * version 2, as published by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope it will be useful, but WITHOUT | |
11 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | * more details. | |
14 | * | |
b831607d JB |
15 | * You should have received a copy of the GNU General Public License along |
16 | * with this program. If not, see <http://www.gnu.org/licenses/>. | |
17 | * | |
d358aa9a GR |
18 | * The full GNU General Public License is included in this distribution in |
19 | * the file called "COPYING". | |
20 | * | |
21 | * Contact Information: | |
22 | * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
23 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
24 | * | |
25 | ******************************************************************************/ | |
26 | ||
27 | #ifndef _I40E_TYPE_H_ | |
28 | #define _I40E_TYPE_H_ | |
29 | ||
30 | #include "i40e_status.h" | |
31 | #include "i40e_osdep.h" | |
32 | #include "i40e_register.h" | |
33 | #include "i40e_adminq.h" | |
34 | #include "i40e_hmc.h" | |
35 | #include "i40e_lan_hmc.h" | |
36 | ||
37 | /* Device IDs */ | |
704599ed | 38 | #define I40E_DEV_ID_SFP_XL710 0x1572 |
ab60085e SN |
39 | #define I40E_DEV_ID_QEMU 0x1574 |
40 | #define I40E_DEV_ID_KX_A 0x157F | |
41 | #define I40E_DEV_ID_KX_B 0x1580 | |
42 | #define I40E_DEV_ID_KX_C 0x1581 | |
ab60085e SN |
43 | #define I40E_DEV_ID_QSFP_A 0x1583 |
44 | #define I40E_DEV_ID_QSFP_B 0x1584 | |
45 | #define I40E_DEV_ID_QSFP_C 0x1585 | |
1ac1e764 | 46 | #define I40E_DEV_ID_10G_BASE_T 0x1586 |
ae24b409 | 47 | #define I40E_DEV_ID_20G_KR2 0x1587 |
48a3b512 | 48 | #define I40E_DEV_ID_20G_KR2_A 0x1588 |
bc5166b9 | 49 | #define I40E_DEV_ID_10G_BASE_T4 0x1589 |
ae24b409 | 50 | #define I40E_DEV_ID_VF 0x154C |
ab60085e | 51 | #define I40E_DEV_ID_VF_HV 0x1571 |
87e6c1d7 ASJ |
52 | #define I40E_DEV_ID_SFP_X722 0x37D0 |
53 | #define I40E_DEV_ID_1G_BASE_T_X722 0x37D1 | |
54 | #define I40E_DEV_ID_10G_BASE_T_X722 0x37D2 | |
55 | #define I40E_DEV_ID_X722_VF 0x37CD | |
56 | #define I40E_DEV_ID_X722_VF_HV 0x37D9 | |
d358aa9a | 57 | |
ab60085e SN |
58 | #define i40e_is_40G_device(d) ((d) == I40E_DEV_ID_QSFP_A || \ |
59 | (d) == I40E_DEV_ID_QSFP_B || \ | |
60 | (d) == I40E_DEV_ID_QSFP_C) | |
d358aa9a | 61 | |
4c33f83a ASJ |
62 | /* I40E_MASK is a macro used on 32 bit registers */ |
63 | #define I40E_MASK(mask, shift) (mask << shift) | |
64 | ||
d358aa9a GR |
65 | #define I40E_MAX_VSI_QP 16 |
66 | #define I40E_MAX_VF_VSI 3 | |
67 | #define I40E_MAX_CHAINED_RX_BUFFERS 5 | |
68 | #define I40E_MAX_PF_UDP_OFFLOAD_PORTS 16 | |
69 | ||
70 | /* Max default timeout in ms, */ | |
71 | #define I40E_MAX_NVM_TIMEOUT 18000 | |
72 | ||
4f4e17bd KK |
73 | /* Switch from ms to the 1usec global time (this is the GTIME resolution) */ |
74 | #define I40E_MS_TO_GTIME(time) ((time) * 1000) | |
d358aa9a GR |
75 | |
76 | /* forward declaration */ | |
77 | struct i40e_hw; | |
78 | typedef void (*I40E_ADMINQ_CALLBACK)(struct i40e_hw *, struct i40e_aq_desc *); | |
79 | ||
d358aa9a GR |
80 | /* Data type manipulation macros. */ |
81 | ||
82 | #define I40E_DESC_UNUSED(R) \ | |
83 | ((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \ | |
84 | (R)->next_to_clean - (R)->next_to_use - 1) | |
85 | ||
86 | /* bitfields for Tx queue mapping in QTX_CTL */ | |
87 | #define I40E_QTX_CTL_VF_QUEUE 0x0 | |
88 | #define I40E_QTX_CTL_VM_QUEUE 0x1 | |
89 | #define I40E_QTX_CTL_PF_QUEUE 0x2 | |
90 | ||
91 | /* debug masks - set these bits in hw->debug_mask to control output */ | |
92 | enum i40e_debug_mask { | |
93 | I40E_DEBUG_INIT = 0x00000001, | |
94 | I40E_DEBUG_RELEASE = 0x00000002, | |
95 | ||
96 | I40E_DEBUG_LINK = 0x00000010, | |
97 | I40E_DEBUG_PHY = 0x00000020, | |
98 | I40E_DEBUG_HMC = 0x00000040, | |
99 | I40E_DEBUG_NVM = 0x00000080, | |
100 | I40E_DEBUG_LAN = 0x00000100, | |
101 | I40E_DEBUG_FLOW = 0x00000200, | |
102 | I40E_DEBUG_DCB = 0x00000400, | |
103 | I40E_DEBUG_DIAG = 0x00000800, | |
c2e1b596 | 104 | I40E_DEBUG_FD = 0x00001000, |
d358aa9a GR |
105 | |
106 | I40E_DEBUG_AQ_MESSAGE = 0x01000000, | |
107 | I40E_DEBUG_AQ_DESCRIPTOR = 0x02000000, | |
108 | I40E_DEBUG_AQ_DESC_BUFFER = 0x04000000, | |
109 | I40E_DEBUG_AQ_COMMAND = 0x06000000, | |
110 | I40E_DEBUG_AQ = 0x0F000000, | |
111 | ||
112 | I40E_DEBUG_USER = 0xF0000000, | |
113 | ||
114 | I40E_DEBUG_ALL = 0xFFFFFFFF | |
115 | }; | |
116 | ||
d358aa9a GR |
117 | /* These are structs for managing the hardware information and the operations. |
118 | * The structures of function pointers are filled out at init time when we | |
119 | * know for sure exactly which hardware we're working with. This gives us the | |
120 | * flexibility of using the same main driver code but adapting to slightly | |
121 | * different hardware needs as new parts are developed. For this architecture, | |
122 | * the Firmware and AdminQ are intended to insulate the driver from most of the | |
123 | * future changes, but these structures will also do part of the job. | |
124 | */ | |
125 | enum i40e_mac_type { | |
126 | I40E_MAC_UNKNOWN = 0, | |
127 | I40E_MAC_X710, | |
128 | I40E_MAC_XL710, | |
129 | I40E_MAC_VF, | |
87e6c1d7 ASJ |
130 | I40E_MAC_X722, |
131 | I40E_MAC_X722_VF, | |
d358aa9a GR |
132 | I40E_MAC_GENERIC, |
133 | }; | |
134 | ||
135 | enum i40e_media_type { | |
136 | I40E_MEDIA_TYPE_UNKNOWN = 0, | |
137 | I40E_MEDIA_TYPE_FIBER, | |
138 | I40E_MEDIA_TYPE_BASET, | |
139 | I40E_MEDIA_TYPE_BACKPLANE, | |
140 | I40E_MEDIA_TYPE_CX4, | |
141 | I40E_MEDIA_TYPE_DA, | |
142 | I40E_MEDIA_TYPE_VIRTUAL | |
143 | }; | |
144 | ||
145 | enum i40e_fc_mode { | |
146 | I40E_FC_NONE = 0, | |
147 | I40E_FC_RX_PAUSE, | |
148 | I40E_FC_TX_PAUSE, | |
149 | I40E_FC_FULL, | |
150 | I40E_FC_PFC, | |
151 | I40E_FC_DEFAULT | |
152 | }; | |
153 | ||
c56999f9 CS |
154 | enum i40e_set_fc_aq_failures { |
155 | I40E_SET_FC_AQ_FAIL_NONE = 0, | |
156 | I40E_SET_FC_AQ_FAIL_GET = 1, | |
157 | I40E_SET_FC_AQ_FAIL_SET = 2, | |
158 | I40E_SET_FC_AQ_FAIL_UPDATE = 4, | |
159 | I40E_SET_FC_AQ_FAIL_SET_UPDATE = 6 | |
160 | }; | |
161 | ||
d358aa9a | 162 | enum i40e_vsi_type { |
66486cd7 SK |
163 | I40E_VSI_MAIN = 0, |
164 | I40E_VSI_VMDQ1 = 1, | |
165 | I40E_VSI_VMDQ2 = 2, | |
166 | I40E_VSI_CTRL = 3, | |
167 | I40E_VSI_FCOE = 4, | |
168 | I40E_VSI_MIRROR = 5, | |
169 | I40E_VSI_SRIOV = 6, | |
170 | I40E_VSI_FDIR = 7, | |
d358aa9a GR |
171 | I40E_VSI_TYPE_UNKNOWN |
172 | }; | |
173 | ||
174 | enum i40e_queue_type { | |
175 | I40E_QUEUE_TYPE_RX = 0, | |
176 | I40E_QUEUE_TYPE_TX, | |
177 | I40E_QUEUE_TYPE_PE_CEQ, | |
178 | I40E_QUEUE_TYPE_UNKNOWN | |
179 | }; | |
180 | ||
181 | struct i40e_link_status { | |
182 | enum i40e_aq_phy_type phy_type; | |
183 | enum i40e_aq_link_speed link_speed; | |
184 | u8 link_info; | |
185 | u8 an_info; | |
186 | u8 ext_info; | |
187 | u8 loopback; | |
188 | /* is Link Status Event notification to SW enabled */ | |
189 | bool lse_enable; | |
6bb3f23c NP |
190 | u16 max_frame_size; |
191 | bool crc_enable; | |
192 | u8 pacing; | |
e827845c | 193 | u8 requested_speeds; |
d358aa9a GR |
194 | }; |
195 | ||
196 | struct i40e_phy_info { | |
197 | struct i40e_link_status link_info; | |
198 | struct i40e_link_status link_info_old; | |
199 | u32 autoneg_advertised; | |
200 | u32 phy_id; | |
201 | u32 module_type; | |
202 | bool get_link_info; | |
203 | enum i40e_media_type media_type; | |
204 | }; | |
205 | ||
206 | #define I40E_HW_CAP_MAX_GPIO 30 | |
207 | /* Capabilities of a PF or a VF or the whole device */ | |
208 | struct i40e_hw_capabilities { | |
209 | u32 switch_mode; | |
210 | #define I40E_NVM_IMAGE_TYPE_EVB 0x0 | |
211 | #define I40E_NVM_IMAGE_TYPE_CLOUD 0x2 | |
212 | #define I40E_NVM_IMAGE_TYPE_UDP_CLOUD 0x3 | |
213 | ||
214 | u32 management_mode; | |
215 | u32 npar_enable; | |
216 | u32 os2bmc; | |
217 | u32 valid_functions; | |
218 | bool sr_iov_1_1; | |
219 | bool vmdq; | |
220 | bool evb_802_1_qbg; /* Edge Virtual Bridging */ | |
221 | bool evb_802_1_qbh; /* Bridge Port Extension */ | |
222 | bool dcb; | |
223 | bool fcoe; | |
63d7e5a4 | 224 | bool iscsi; /* Indicates iSCSI enabled */ |
c78b953e PO |
225 | bool flex10_enable; |
226 | bool flex10_capable; | |
227 | u32 flex10_mode; | |
228 | #define I40E_FLEX10_MODE_UNKNOWN 0x0 | |
229 | #define I40E_FLEX10_MODE_DCC 0x1 | |
230 | #define I40E_FLEX10_MODE_DCI 0x2 | |
231 | ||
232 | u32 flex10_status; | |
233 | #define I40E_FLEX10_STATUS_DCC_ERROR 0x1 | |
234 | #define I40E_FLEX10_STATUS_VC_MODE 0x2 | |
235 | ||
d358aa9a GR |
236 | bool mgmt_cem; |
237 | bool ieee_1588; | |
238 | bool iwarp; | |
239 | bool fd; | |
240 | u32 fd_filters_guaranteed; | |
241 | u32 fd_filters_best_effort; | |
242 | bool rss; | |
243 | u32 rss_table_size; | |
244 | u32 rss_table_entry_width; | |
245 | bool led[I40E_HW_CAP_MAX_GPIO]; | |
246 | bool sdp[I40E_HW_CAP_MAX_GPIO]; | |
247 | u32 nvm_image_type; | |
248 | u32 num_flow_director_filters; | |
249 | u32 num_vfs; | |
250 | u32 vf_base_id; | |
251 | u32 num_vsis; | |
252 | u32 num_rx_qp; | |
253 | u32 num_tx_qp; | |
254 | u32 base_queue; | |
255 | u32 num_msix_vectors; | |
256 | u32 num_msix_vectors_vf; | |
257 | u32 led_pin_num; | |
258 | u32 sdp_pin_num; | |
259 | u32 mdio_port_num; | |
260 | u32 mdio_port_mode; | |
261 | u8 rx_buf_chain_len; | |
262 | u32 enabled_tcmap; | |
263 | u32 maxtc; | |
73b23402 | 264 | u64 wr_csr_prot; |
d358aa9a GR |
265 | }; |
266 | ||
267 | struct i40e_mac_info { | |
268 | enum i40e_mac_type type; | |
269 | u8 addr[ETH_ALEN]; | |
270 | u8 perm_addr[ETH_ALEN]; | |
271 | u8 san_addr[ETH_ALEN]; | |
272 | u16 max_fcoeq; | |
273 | }; | |
274 | ||
275 | enum i40e_aq_resources_ids { | |
276 | I40E_NVM_RESOURCE_ID = 1 | |
277 | }; | |
278 | ||
279 | enum i40e_aq_resource_access_type { | |
280 | I40E_RESOURCE_READ = 1, | |
281 | I40E_RESOURCE_WRITE | |
282 | }; | |
283 | ||
284 | struct i40e_nvm_info { | |
c509c1de | 285 | u64 hw_semaphore_timeout; /* usec global time (GTIME resolution) */ |
d358aa9a GR |
286 | u32 timeout; /* [ms] */ |
287 | u16 sr_size; /* Shadow RAM size in words */ | |
288 | bool blank_nvm_mode; /* is NVM empty (no FW present)*/ | |
289 | u16 version; /* NVM package version */ | |
290 | u32 eetrack; /* NVM data version */ | |
ac24382d | 291 | u32 oem_ver; /* OEM version info */ |
d358aa9a GR |
292 | }; |
293 | ||
cd552cb4 SN |
294 | /* definitions used in NVM update support */ |
295 | ||
296 | enum i40e_nvmupd_cmd { | |
297 | I40E_NVMUPD_INVALID, | |
298 | I40E_NVMUPD_READ_CON, | |
299 | I40E_NVMUPD_READ_SNT, | |
300 | I40E_NVMUPD_READ_LCB, | |
301 | I40E_NVMUPD_READ_SA, | |
302 | I40E_NVMUPD_WRITE_ERA, | |
303 | I40E_NVMUPD_WRITE_CON, | |
304 | I40E_NVMUPD_WRITE_SNT, | |
305 | I40E_NVMUPD_WRITE_LCB, | |
306 | I40E_NVMUPD_WRITE_SA, | |
307 | I40E_NVMUPD_CSUM_CON, | |
308 | I40E_NVMUPD_CSUM_SA, | |
309 | I40E_NVMUPD_CSUM_LCB, | |
0af8e9db | 310 | I40E_NVMUPD_STATUS, |
e4c83c20 | 311 | I40E_NVMUPD_EXEC_AQ, |
b72dc7b1 | 312 | I40E_NVMUPD_GET_AQ_RESULT, |
cd552cb4 SN |
313 | }; |
314 | ||
315 | enum i40e_nvmupd_state { | |
316 | I40E_NVMUPD_STATE_INIT, | |
317 | I40E_NVMUPD_STATE_READING, | |
2f1b5bc8 SN |
318 | I40E_NVMUPD_STATE_WRITING, |
319 | I40E_NVMUPD_STATE_INIT_WAIT, | |
320 | I40E_NVMUPD_STATE_WRITE_WAIT, | |
cd552cb4 SN |
321 | }; |
322 | ||
323 | /* nvm_access definition and its masks/shifts need to be accessible to | |
324 | * application, core driver, and shared code. Where is the right file? | |
325 | */ | |
326 | #define I40E_NVM_READ 0xB | |
327 | #define I40E_NVM_WRITE 0xC | |
328 | ||
329 | #define I40E_NVM_MOD_PNT_MASK 0xFF | |
330 | ||
331 | #define I40E_NVM_TRANS_SHIFT 8 | |
332 | #define I40E_NVM_TRANS_MASK (0xf << I40E_NVM_TRANS_SHIFT) | |
333 | #define I40E_NVM_CON 0x0 | |
334 | #define I40E_NVM_SNT 0x1 | |
335 | #define I40E_NVM_LCB 0x2 | |
336 | #define I40E_NVM_SA (I40E_NVM_SNT | I40E_NVM_LCB) | |
337 | #define I40E_NVM_ERA 0x4 | |
338 | #define I40E_NVM_CSUM 0x8 | |
0af8e9db | 339 | #define I40E_NVM_EXEC 0xf |
cd552cb4 SN |
340 | |
341 | #define I40E_NVM_ADAPT_SHIFT 16 | |
342 | #define I40E_NVM_ADAPT_MASK (0xffff << I40E_NVM_ADAPT_SHIFT) | |
343 | ||
344 | #define I40E_NVMUPD_MAX_DATA 4096 | |
345 | #define I40E_NVMUPD_IFACE_TIMEOUT 2 /* seconds */ | |
346 | ||
347 | struct i40e_nvm_access { | |
348 | u32 command; | |
349 | u32 config; | |
350 | u32 offset; /* in bytes */ | |
351 | u32 data_size; /* in bytes */ | |
352 | u8 data[1]; | |
353 | }; | |
354 | ||
d358aa9a GR |
355 | /* PCI bus types */ |
356 | enum i40e_bus_type { | |
357 | i40e_bus_type_unknown = 0, | |
358 | i40e_bus_type_pci, | |
359 | i40e_bus_type_pcix, | |
360 | i40e_bus_type_pci_express, | |
361 | i40e_bus_type_reserved | |
362 | }; | |
363 | ||
364 | /* PCI bus speeds */ | |
365 | enum i40e_bus_speed { | |
366 | i40e_bus_speed_unknown = 0, | |
367 | i40e_bus_speed_33 = 33, | |
368 | i40e_bus_speed_66 = 66, | |
369 | i40e_bus_speed_100 = 100, | |
370 | i40e_bus_speed_120 = 120, | |
371 | i40e_bus_speed_133 = 133, | |
372 | i40e_bus_speed_2500 = 2500, | |
373 | i40e_bus_speed_5000 = 5000, | |
374 | i40e_bus_speed_8000 = 8000, | |
375 | i40e_bus_speed_reserved | |
376 | }; | |
377 | ||
378 | /* PCI bus widths */ | |
379 | enum i40e_bus_width { | |
380 | i40e_bus_width_unknown = 0, | |
381 | i40e_bus_width_pcie_x1 = 1, | |
382 | i40e_bus_width_pcie_x2 = 2, | |
383 | i40e_bus_width_pcie_x4 = 4, | |
384 | i40e_bus_width_pcie_x8 = 8, | |
385 | i40e_bus_width_32 = 32, | |
386 | i40e_bus_width_64 = 64, | |
387 | i40e_bus_width_reserved | |
388 | }; | |
389 | ||
390 | /* Bus parameters */ | |
391 | struct i40e_bus_info { | |
392 | enum i40e_bus_speed speed; | |
393 | enum i40e_bus_width width; | |
394 | enum i40e_bus_type type; | |
395 | ||
396 | u16 func; | |
397 | u16 device; | |
398 | u16 lan_id; | |
399 | }; | |
400 | ||
401 | /* Flow control (FC) parameters */ | |
402 | struct i40e_fc_info { | |
403 | enum i40e_fc_mode current_mode; /* FC mode in effect */ | |
404 | enum i40e_fc_mode requested_mode; /* FC mode requested by caller */ | |
405 | }; | |
406 | ||
407 | #define I40E_MAX_TRAFFIC_CLASS 8 | |
408 | #define I40E_MAX_USER_PRIORITY 8 | |
409 | #define I40E_DCBX_MAX_APPS 32 | |
410 | #define I40E_LLDPDU_SIZE 1500 | |
411 | ||
412 | /* IEEE 802.1Qaz ETS Configuration data */ | |
413 | struct i40e_ieee_ets_config { | |
414 | u8 willing; | |
415 | u8 cbs; | |
416 | u8 maxtcs; | |
417 | u8 prioritytable[I40E_MAX_TRAFFIC_CLASS]; | |
418 | u8 tcbwtable[I40E_MAX_TRAFFIC_CLASS]; | |
419 | u8 tsatable[I40E_MAX_TRAFFIC_CLASS]; | |
420 | }; | |
421 | ||
422 | /* IEEE 802.1Qaz ETS Recommendation data */ | |
423 | struct i40e_ieee_ets_recommend { | |
424 | u8 prioritytable[I40E_MAX_TRAFFIC_CLASS]; | |
425 | u8 tcbwtable[I40E_MAX_TRAFFIC_CLASS]; | |
426 | u8 tsatable[I40E_MAX_TRAFFIC_CLASS]; | |
427 | }; | |
428 | ||
429 | /* IEEE 802.1Qaz PFC Configuration data */ | |
430 | struct i40e_ieee_pfc_config { | |
431 | u8 willing; | |
432 | u8 mbc; | |
433 | u8 pfccap; | |
434 | u8 pfcenable; | |
435 | }; | |
436 | ||
437 | /* IEEE 802.1Qaz Application Priority data */ | |
438 | struct i40e_ieee_app_priority_table { | |
439 | u8 priority; | |
440 | u8 selector; | |
441 | u16 protocolid; | |
442 | }; | |
443 | ||
444 | struct i40e_dcbx_config { | |
445 | u32 numapps; | |
9fffa3f3 | 446 | u32 tlv_status; /* CEE mode TLV status */ |
d358aa9a GR |
447 | struct i40e_ieee_ets_config etscfg; |
448 | struct i40e_ieee_ets_recommend etsrec; | |
449 | struct i40e_ieee_pfc_config pfc; | |
450 | struct i40e_ieee_app_priority_table app[I40E_DCBX_MAX_APPS]; | |
451 | }; | |
452 | ||
453 | /* Port hardware description */ | |
454 | struct i40e_hw { | |
455 | u8 __iomem *hw_addr; | |
456 | void *back; | |
457 | ||
9fee9db5 | 458 | /* subsystem structs */ |
d358aa9a GR |
459 | struct i40e_phy_info phy; |
460 | struct i40e_mac_info mac; | |
461 | struct i40e_bus_info bus; | |
462 | struct i40e_nvm_info nvm; | |
463 | struct i40e_fc_info fc; | |
464 | ||
465 | /* pci info */ | |
466 | u16 device_id; | |
467 | u16 vendor_id; | |
468 | u16 subsystem_device_id; | |
469 | u16 subsystem_vendor_id; | |
470 | u8 revision_id; | |
471 | u8 port; | |
472 | bool adapter_stopped; | |
473 | ||
474 | /* capabilities for entire device and PCI func */ | |
475 | struct i40e_hw_capabilities dev_caps; | |
476 | struct i40e_hw_capabilities func_caps; | |
477 | ||
478 | /* Flow Director shared filter space */ | |
479 | u16 fdir_shared_filter_count; | |
480 | ||
481 | /* device profile info */ | |
482 | u8 pf_id; | |
483 | u16 main_vsi_seid; | |
484 | ||
9fee9db5 SN |
485 | /* for multi-function MACs */ |
486 | u16 partition_id; | |
487 | u16 num_partitions; | |
488 | u16 num_ports; | |
489 | ||
d358aa9a GR |
490 | /* Closest numa node to the device */ |
491 | u16 numa_node; | |
492 | ||
493 | /* Admin Queue info */ | |
494 | struct i40e_adminq_info aq; | |
495 | ||
cd552cb4 SN |
496 | /* state of nvm update process */ |
497 | enum i40e_nvmupd_state nvmupd_state; | |
6b5c1b89 | 498 | struct i40e_aq_desc nvm_wb_desc; |
e4c83c20 | 499 | struct i40e_virt_mem nvm_buff; |
cd552cb4 | 500 | |
d358aa9a GR |
501 | /* HMC info */ |
502 | struct i40e_hmc_info hmc; /* HMC info struct */ | |
503 | ||
504 | /* LLDP/DCBX Status */ | |
505 | u16 dcbx_status; | |
506 | ||
507 | /* DCBX info */ | |
1a9375eb NP |
508 | struct i40e_dcbx_config local_dcbx_config; /* Oper/Local Cfg */ |
509 | struct i40e_dcbx_config remote_dcbx_config; /* Peer Cfg */ | |
510 | struct i40e_dcbx_config desired_dcbx_config; /* CEE Desired Cfg */ | |
d358aa9a GR |
511 | |
512 | /* debug mask */ | |
513 | u32 debug_mask; | |
f1c7e72e | 514 | char err_str[16]; |
d358aa9a GR |
515 | }; |
516 | ||
4bd145be JK |
517 | static inline bool i40e_is_vf(struct i40e_hw *hw) |
518 | { | |
87e6c1d7 ASJ |
519 | return (hw->mac.type == I40E_MAC_VF || |
520 | hw->mac.type == I40E_MAC_X722_VF); | |
4bd145be | 521 | } |
e7f2e4b9 | 522 | |
d358aa9a GR |
523 | struct i40e_driver_version { |
524 | u8 major_version; | |
525 | u8 minor_version; | |
526 | u8 build_version; | |
527 | u8 subbuild_version; | |
d2466013 | 528 | u8 driver_string[32]; |
d358aa9a GR |
529 | }; |
530 | ||
531 | /* RX Descriptors */ | |
532 | union i40e_16byte_rx_desc { | |
533 | struct { | |
534 | __le64 pkt_addr; /* Packet buffer address */ | |
535 | __le64 hdr_addr; /* Header buffer address */ | |
536 | } read; | |
537 | struct { | |
538 | struct { | |
539 | struct { | |
540 | union { | |
541 | __le16 mirroring_status; | |
542 | __le16 fcoe_ctx_id; | |
543 | } mirr_fcoe; | |
544 | __le16 l2tag1; | |
545 | } lo_dword; | |
546 | union { | |
547 | __le32 rss; /* RSS Hash */ | |
548 | __le32 fd_id; /* Flow director filter id */ | |
549 | __le32 fcoe_param; /* FCoE DDP Context id */ | |
550 | } hi_dword; | |
551 | } qword0; | |
552 | struct { | |
553 | /* ext status/error/pktype/length */ | |
554 | __le64 status_error_len; | |
555 | } qword1; | |
556 | } wb; /* writeback */ | |
557 | }; | |
558 | ||
559 | union i40e_32byte_rx_desc { | |
560 | struct { | |
561 | __le64 pkt_addr; /* Packet buffer address */ | |
562 | __le64 hdr_addr; /* Header buffer address */ | |
563 | /* bit 0 of hdr_buffer_addr is DD bit */ | |
564 | __le64 rsvd1; | |
565 | __le64 rsvd2; | |
566 | } read; | |
567 | struct { | |
568 | struct { | |
569 | struct { | |
570 | union { | |
571 | __le16 mirroring_status; | |
572 | __le16 fcoe_ctx_id; | |
573 | } mirr_fcoe; | |
574 | __le16 l2tag1; | |
575 | } lo_dword; | |
576 | union { | |
577 | __le32 rss; /* RSS Hash */ | |
578 | __le32 fcoe_param; /* FCoE DDP Context id */ | |
77e29bc6 ASJ |
579 | /* Flow director filter id in case of |
580 | * Programming status desc WB | |
581 | */ | |
582 | __le32 fd_id; | |
d358aa9a GR |
583 | } hi_dword; |
584 | } qword0; | |
585 | struct { | |
586 | /* status/error/pktype/length */ | |
587 | __le64 status_error_len; | |
588 | } qword1; | |
589 | struct { | |
590 | __le16 ext_status; /* extended status */ | |
591 | __le16 rsvd; | |
592 | __le16 l2tag2_1; | |
593 | __le16 l2tag2_2; | |
594 | } qword2; | |
595 | struct { | |
596 | union { | |
597 | __le32 flex_bytes_lo; | |
598 | __le32 pe_status; | |
599 | } lo_dword; | |
600 | union { | |
601 | __le32 flex_bytes_hi; | |
602 | __le32 fd_id; | |
603 | } hi_dword; | |
604 | } qword3; | |
605 | } wb; /* writeback */ | |
606 | }; | |
607 | ||
d358aa9a GR |
608 | enum i40e_rx_desc_status_bits { |
609 | /* Note: These are predefined bit offsets */ | |
610 | I40E_RX_DESC_STATUS_DD_SHIFT = 0, | |
611 | I40E_RX_DESC_STATUS_EOF_SHIFT = 1, | |
612 | I40E_RX_DESC_STATUS_L2TAG1P_SHIFT = 2, | |
613 | I40E_RX_DESC_STATUS_L3L4P_SHIFT = 3, | |
614 | I40E_RX_DESC_STATUS_CRCP_SHIFT = 4, | |
615 | I40E_RX_DESC_STATUS_TSYNINDX_SHIFT = 5, /* 2 BITS */ | |
616 | I40E_RX_DESC_STATUS_TSYNVALID_SHIFT = 7, | |
527274c7 ASJ |
617 | /* Note: Bit 8 is reserved in X710 and XL710 */ |
618 | I40E_RX_DESC_STATUS_EXT_UDP_0_SHIFT = 8, | |
d358aa9a GR |
619 | I40E_RX_DESC_STATUS_UMBCAST_SHIFT = 9, /* 2 BITS */ |
620 | I40E_RX_DESC_STATUS_FLM_SHIFT = 11, | |
621 | I40E_RX_DESC_STATUS_FLTSTAT_SHIFT = 12, /* 2 BITS */ | |
622 | I40E_RX_DESC_STATUS_LPBK_SHIFT = 14, | |
623 | I40E_RX_DESC_STATUS_IPV6EXADD_SHIFT = 15, | |
624 | I40E_RX_DESC_STATUS_RESERVED_SHIFT = 16, /* 2 BITS */ | |
527274c7 ASJ |
625 | /* Note: For non-tunnel packets INT_UDP_0 is the right status for |
626 | * UDP header | |
627 | */ | |
628 | I40E_RX_DESC_STATUS_INT_UDP_0_SHIFT = 18, | |
c2451d7f | 629 | I40E_RX_DESC_STATUS_LAST /* this entry must be last!!! */ |
d358aa9a GR |
630 | }; |
631 | ||
c2451d7f | 632 | #define I40E_RXD_QW1_STATUS_SHIFT 0 |
41a1d04b | 633 | #define I40E_RXD_QW1_STATUS_MASK ((BIT(I40E_RX_DESC_STATUS_LAST) - 1) \ |
c2451d7f JB |
634 | << I40E_RXD_QW1_STATUS_SHIFT) |
635 | ||
d358aa9a GR |
636 | #define I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT I40E_RX_DESC_STATUS_TSYNINDX_SHIFT |
637 | #define I40E_RXD_QW1_STATUS_TSYNINDX_MASK (0x3UL << \ | |
638 | I40E_RXD_QW1_STATUS_TSYNINDX_SHIFT) | |
639 | ||
640 | #define I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT I40E_RX_DESC_STATUS_TSYNVALID_SHIFT | |
41a1d04b JB |
641 | #define I40E_RXD_QW1_STATUS_TSYNVALID_MASK \ |
642 | BIT_ULL(I40E_RXD_QW1_STATUS_TSYNVALID_SHIFT) | |
d358aa9a GR |
643 | |
644 | enum i40e_rx_desc_fltstat_values { | |
645 | I40E_RX_DESC_FLTSTAT_NO_DATA = 0, | |
646 | I40E_RX_DESC_FLTSTAT_RSV_FD_ID = 1, /* 16byte desc? FD_ID : RSV */ | |
647 | I40E_RX_DESC_FLTSTAT_RSV = 2, | |
648 | I40E_RX_DESC_FLTSTAT_RSS_HASH = 3, | |
649 | }; | |
650 | ||
651 | #define I40E_RXD_QW1_ERROR_SHIFT 19 | |
652 | #define I40E_RXD_QW1_ERROR_MASK (0xFFUL << I40E_RXD_QW1_ERROR_SHIFT) | |
653 | ||
654 | enum i40e_rx_desc_error_bits { | |
655 | /* Note: These are predefined bit offsets */ | |
656 | I40E_RX_DESC_ERROR_RXE_SHIFT = 0, | |
657 | I40E_RX_DESC_ERROR_RECIPE_SHIFT = 1, | |
658 | I40E_RX_DESC_ERROR_HBO_SHIFT = 2, | |
659 | I40E_RX_DESC_ERROR_L3L4E_SHIFT = 3, /* 3 BITS */ | |
660 | I40E_RX_DESC_ERROR_IPE_SHIFT = 3, | |
661 | I40E_RX_DESC_ERROR_L4E_SHIFT = 4, | |
662 | I40E_RX_DESC_ERROR_EIPE_SHIFT = 5, | |
8a3c91cc JB |
663 | I40E_RX_DESC_ERROR_OVERSIZE_SHIFT = 6, |
664 | I40E_RX_DESC_ERROR_PPRS_SHIFT = 7 | |
d358aa9a GR |
665 | }; |
666 | ||
667 | enum i40e_rx_desc_error_l3l4e_fcoe_masks { | |
668 | I40E_RX_DESC_ERROR_L3L4E_NONE = 0, | |
669 | I40E_RX_DESC_ERROR_L3L4E_PROT = 1, | |
670 | I40E_RX_DESC_ERROR_L3L4E_FC = 2, | |
671 | I40E_RX_DESC_ERROR_L3L4E_DMAC_ERR = 3, | |
672 | I40E_RX_DESC_ERROR_L3L4E_DMAC_WARN = 4 | |
673 | }; | |
674 | ||
675 | #define I40E_RXD_QW1_PTYPE_SHIFT 30 | |
676 | #define I40E_RXD_QW1_PTYPE_MASK (0xFFULL << I40E_RXD_QW1_PTYPE_SHIFT) | |
677 | ||
678 | /* Packet type non-ip values */ | |
679 | enum i40e_rx_l2_ptype { | |
680 | I40E_RX_PTYPE_L2_RESERVED = 0, | |
681 | I40E_RX_PTYPE_L2_MAC_PAY2 = 1, | |
682 | I40E_RX_PTYPE_L2_TIMESYNC_PAY2 = 2, | |
683 | I40E_RX_PTYPE_L2_FIP_PAY2 = 3, | |
684 | I40E_RX_PTYPE_L2_OUI_PAY2 = 4, | |
685 | I40E_RX_PTYPE_L2_MACCNTRL_PAY2 = 5, | |
686 | I40E_RX_PTYPE_L2_LLDP_PAY2 = 6, | |
687 | I40E_RX_PTYPE_L2_ECP_PAY2 = 7, | |
688 | I40E_RX_PTYPE_L2_EVB_PAY2 = 8, | |
689 | I40E_RX_PTYPE_L2_QCN_PAY2 = 9, | |
690 | I40E_RX_PTYPE_L2_EAPOL_PAY2 = 10, | |
691 | I40E_RX_PTYPE_L2_ARP = 11, | |
692 | I40E_RX_PTYPE_L2_FCOE_PAY3 = 12, | |
693 | I40E_RX_PTYPE_L2_FCOE_FCDATA_PAY3 = 13, | |
694 | I40E_RX_PTYPE_L2_FCOE_FCRDY_PAY3 = 14, | |
695 | I40E_RX_PTYPE_L2_FCOE_FCRSP_PAY3 = 15, | |
696 | I40E_RX_PTYPE_L2_FCOE_FCOTHER_PA = 16, | |
697 | I40E_RX_PTYPE_L2_FCOE_VFT_PAY3 = 17, | |
698 | I40E_RX_PTYPE_L2_FCOE_VFT_FCDATA = 18, | |
699 | I40E_RX_PTYPE_L2_FCOE_VFT_FCRDY = 19, | |
700 | I40E_RX_PTYPE_L2_FCOE_VFT_FCRSP = 20, | |
701 | I40E_RX_PTYPE_L2_FCOE_VFT_FCOTHER = 21, | |
702 | I40E_RX_PTYPE_GRENAT4_MAC_PAY3 = 58, | |
703 | I40E_RX_PTYPE_GRENAT4_MACVLAN_IPV6_ICMP_PAY4 = 87, | |
704 | I40E_RX_PTYPE_GRENAT6_MAC_PAY3 = 124, | |
705 | I40E_RX_PTYPE_GRENAT6_MACVLAN_IPV6_ICMP_PAY4 = 153 | |
706 | }; | |
707 | ||
708 | struct i40e_rx_ptype_decoded { | |
709 | u32 ptype:8; | |
710 | u32 known:1; | |
711 | u32 outer_ip:1; | |
712 | u32 outer_ip_ver:1; | |
713 | u32 outer_frag:1; | |
714 | u32 tunnel_type:3; | |
715 | u32 tunnel_end_prot:2; | |
716 | u32 tunnel_end_frag:1; | |
717 | u32 inner_prot:4; | |
718 | u32 payload_layer:3; | |
719 | }; | |
720 | ||
721 | enum i40e_rx_ptype_outer_ip { | |
722 | I40E_RX_PTYPE_OUTER_L2 = 0, | |
723 | I40E_RX_PTYPE_OUTER_IP = 1 | |
724 | }; | |
725 | ||
726 | enum i40e_rx_ptype_outer_ip_ver { | |
727 | I40E_RX_PTYPE_OUTER_NONE = 0, | |
728 | I40E_RX_PTYPE_OUTER_IPV4 = 0, | |
729 | I40E_RX_PTYPE_OUTER_IPV6 = 1 | |
730 | }; | |
731 | ||
732 | enum i40e_rx_ptype_outer_fragmented { | |
733 | I40E_RX_PTYPE_NOT_FRAG = 0, | |
734 | I40E_RX_PTYPE_FRAG = 1 | |
735 | }; | |
736 | ||
737 | enum i40e_rx_ptype_tunnel_type { | |
738 | I40E_RX_PTYPE_TUNNEL_NONE = 0, | |
739 | I40E_RX_PTYPE_TUNNEL_IP_IP = 1, | |
740 | I40E_RX_PTYPE_TUNNEL_IP_GRENAT = 2, | |
741 | I40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC = 3, | |
742 | I40E_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN = 4, | |
743 | }; | |
744 | ||
745 | enum i40e_rx_ptype_tunnel_end_prot { | |
746 | I40E_RX_PTYPE_TUNNEL_END_NONE = 0, | |
747 | I40E_RX_PTYPE_TUNNEL_END_IPV4 = 1, | |
748 | I40E_RX_PTYPE_TUNNEL_END_IPV6 = 2, | |
749 | }; | |
750 | ||
751 | enum i40e_rx_ptype_inner_prot { | |
752 | I40E_RX_PTYPE_INNER_PROT_NONE = 0, | |
753 | I40E_RX_PTYPE_INNER_PROT_UDP = 1, | |
754 | I40E_RX_PTYPE_INNER_PROT_TCP = 2, | |
755 | I40E_RX_PTYPE_INNER_PROT_SCTP = 3, | |
756 | I40E_RX_PTYPE_INNER_PROT_ICMP = 4, | |
757 | I40E_RX_PTYPE_INNER_PROT_TIMESYNC = 5 | |
758 | }; | |
759 | ||
760 | enum i40e_rx_ptype_payload_layer { | |
761 | I40E_RX_PTYPE_PAYLOAD_LAYER_NONE = 0, | |
762 | I40E_RX_PTYPE_PAYLOAD_LAYER_PAY2 = 1, | |
763 | I40E_RX_PTYPE_PAYLOAD_LAYER_PAY3 = 2, | |
764 | I40E_RX_PTYPE_PAYLOAD_LAYER_PAY4 = 3, | |
765 | }; | |
766 | ||
767 | #define I40E_RXD_QW1_LENGTH_PBUF_SHIFT 38 | |
768 | #define I40E_RXD_QW1_LENGTH_PBUF_MASK (0x3FFFULL << \ | |
769 | I40E_RXD_QW1_LENGTH_PBUF_SHIFT) | |
770 | ||
771 | #define I40E_RXD_QW1_LENGTH_HBUF_SHIFT 52 | |
772 | #define I40E_RXD_QW1_LENGTH_HBUF_MASK (0x7FFULL << \ | |
773 | I40E_RXD_QW1_LENGTH_HBUF_SHIFT) | |
774 | ||
775 | #define I40E_RXD_QW1_LENGTH_SPH_SHIFT 63 | |
41a1d04b | 776 | #define I40E_RXD_QW1_LENGTH_SPH_MASK BIT_ULL(I40E_RXD_QW1_LENGTH_SPH_SHIFT) |
d358aa9a GR |
777 | |
778 | enum i40e_rx_desc_ext_status_bits { | |
779 | /* Note: These are predefined bit offsets */ | |
780 | I40E_RX_DESC_EXT_STATUS_L2TAG2P_SHIFT = 0, | |
781 | I40E_RX_DESC_EXT_STATUS_L2TAG3P_SHIFT = 1, | |
782 | I40E_RX_DESC_EXT_STATUS_FLEXBL_SHIFT = 2, /* 2 BITS */ | |
783 | I40E_RX_DESC_EXT_STATUS_FLEXBH_SHIFT = 4, /* 2 BITS */ | |
d358aa9a GR |
784 | I40E_RX_DESC_EXT_STATUS_FDLONGB_SHIFT = 9, |
785 | I40E_RX_DESC_EXT_STATUS_FCOELONGB_SHIFT = 10, | |
786 | I40E_RX_DESC_EXT_STATUS_PELONGB_SHIFT = 11, | |
787 | }; | |
788 | ||
789 | enum i40e_rx_desc_pe_status_bits { | |
790 | /* Note: These are predefined bit offsets */ | |
791 | I40E_RX_DESC_PE_STATUS_QPID_SHIFT = 0, /* 18 BITS */ | |
792 | I40E_RX_DESC_PE_STATUS_L4PORT_SHIFT = 0, /* 16 BITS */ | |
793 | I40E_RX_DESC_PE_STATUS_IPINDEX_SHIFT = 16, /* 8 BITS */ | |
794 | I40E_RX_DESC_PE_STATUS_QPIDHIT_SHIFT = 24, | |
795 | I40E_RX_DESC_PE_STATUS_APBVTHIT_SHIFT = 25, | |
796 | I40E_RX_DESC_PE_STATUS_PORTV_SHIFT = 26, | |
797 | I40E_RX_DESC_PE_STATUS_URG_SHIFT = 27, | |
798 | I40E_RX_DESC_PE_STATUS_IPFRAG_SHIFT = 28, | |
799 | I40E_RX_DESC_PE_STATUS_IPOPT_SHIFT = 29 | |
800 | }; | |
801 | ||
802 | #define I40E_RX_PROG_STATUS_DESC_LENGTH_SHIFT 38 | |
803 | #define I40E_RX_PROG_STATUS_DESC_LENGTH 0x2000000 | |
804 | ||
805 | #define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT 2 | |
806 | #define I40E_RX_PROG_STATUS_DESC_QW1_PROGID_MASK (0x7UL << \ | |
807 | I40E_RX_PROG_STATUS_DESC_QW1_PROGID_SHIFT) | |
808 | ||
809 | #define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT 19 | |
810 | #define I40E_RX_PROG_STATUS_DESC_QW1_ERROR_MASK (0x3FUL << \ | |
811 | I40E_RX_PROG_STATUS_DESC_QW1_ERROR_SHIFT) | |
812 | ||
813 | enum i40e_rx_prog_status_desc_status_bits { | |
814 | /* Note: These are predefined bit offsets */ | |
815 | I40E_RX_PROG_STATUS_DESC_DD_SHIFT = 0, | |
816 | I40E_RX_PROG_STATUS_DESC_PROG_ID_SHIFT = 2 /* 3 BITS */ | |
817 | }; | |
818 | ||
819 | enum i40e_rx_prog_status_desc_prog_id_masks { | |
820 | I40E_RX_PROG_STATUS_DESC_FD_FILTER_STATUS = 1, | |
821 | I40E_RX_PROG_STATUS_DESC_FCOE_CTXT_PROG_STATUS = 2, | |
822 | I40E_RX_PROG_STATUS_DESC_FCOE_CTXT_INVL_STATUS = 4, | |
823 | }; | |
824 | ||
825 | enum i40e_rx_prog_status_desc_error_bits { | |
826 | /* Note: These are predefined bit offsets */ | |
827 | I40E_RX_PROG_STATUS_DESC_FD_TBL_FULL_SHIFT = 0, | |
77e29bc6 | 828 | I40E_RX_PROG_STATUS_DESC_NO_FD_ENTRY_SHIFT = 1, |
d358aa9a GR |
829 | I40E_RX_PROG_STATUS_DESC_FCOE_TBL_FULL_SHIFT = 2, |
830 | I40E_RX_PROG_STATUS_DESC_FCOE_CONFLICT_SHIFT = 3 | |
831 | }; | |
832 | ||
833 | /* TX Descriptor */ | |
834 | struct i40e_tx_desc { | |
835 | __le64 buffer_addr; /* Address of descriptor's data buf */ | |
836 | __le64 cmd_type_offset_bsz; | |
837 | }; | |
838 | ||
839 | #define I40E_TXD_QW1_DTYPE_SHIFT 0 | |
840 | #define I40E_TXD_QW1_DTYPE_MASK (0xFUL << I40E_TXD_QW1_DTYPE_SHIFT) | |
841 | ||
842 | enum i40e_tx_desc_dtype_value { | |
843 | I40E_TX_DESC_DTYPE_DATA = 0x0, | |
844 | I40E_TX_DESC_DTYPE_NOP = 0x1, /* same as Context desc */ | |
845 | I40E_TX_DESC_DTYPE_CONTEXT = 0x1, | |
846 | I40E_TX_DESC_DTYPE_FCOE_CTX = 0x2, | |
847 | I40E_TX_DESC_DTYPE_FILTER_PROG = 0x8, | |
848 | I40E_TX_DESC_DTYPE_DDP_CTX = 0x9, | |
849 | I40E_TX_DESC_DTYPE_FLEX_DATA = 0xB, | |
850 | I40E_TX_DESC_DTYPE_FLEX_CTX_1 = 0xC, | |
851 | I40E_TX_DESC_DTYPE_FLEX_CTX_2 = 0xD, | |
852 | I40E_TX_DESC_DTYPE_DESC_DONE = 0xF | |
853 | }; | |
854 | ||
855 | #define I40E_TXD_QW1_CMD_SHIFT 4 | |
856 | #define I40E_TXD_QW1_CMD_MASK (0x3FFUL << I40E_TXD_QW1_CMD_SHIFT) | |
857 | ||
858 | enum i40e_tx_desc_cmd_bits { | |
859 | I40E_TX_DESC_CMD_EOP = 0x0001, | |
860 | I40E_TX_DESC_CMD_RS = 0x0002, | |
861 | I40E_TX_DESC_CMD_ICRC = 0x0004, | |
862 | I40E_TX_DESC_CMD_IL2TAG1 = 0x0008, | |
863 | I40E_TX_DESC_CMD_DUMMY = 0x0010, | |
864 | I40E_TX_DESC_CMD_IIPT_NONIP = 0x0000, /* 2 BITS */ | |
865 | I40E_TX_DESC_CMD_IIPT_IPV6 = 0x0020, /* 2 BITS */ | |
866 | I40E_TX_DESC_CMD_IIPT_IPV4 = 0x0040, /* 2 BITS */ | |
867 | I40E_TX_DESC_CMD_IIPT_IPV4_CSUM = 0x0060, /* 2 BITS */ | |
868 | I40E_TX_DESC_CMD_FCOET = 0x0080, | |
869 | I40E_TX_DESC_CMD_L4T_EOFT_UNK = 0x0000, /* 2 BITS */ | |
870 | I40E_TX_DESC_CMD_L4T_EOFT_TCP = 0x0100, /* 2 BITS */ | |
871 | I40E_TX_DESC_CMD_L4T_EOFT_SCTP = 0x0200, /* 2 BITS */ | |
872 | I40E_TX_DESC_CMD_L4T_EOFT_UDP = 0x0300, /* 2 BITS */ | |
873 | I40E_TX_DESC_CMD_L4T_EOFT_EOF_N = 0x0000, /* 2 BITS */ | |
874 | I40E_TX_DESC_CMD_L4T_EOFT_EOF_T = 0x0100, /* 2 BITS */ | |
875 | I40E_TX_DESC_CMD_L4T_EOFT_EOF_NI = 0x0200, /* 2 BITS */ | |
876 | I40E_TX_DESC_CMD_L4T_EOFT_EOF_A = 0x0300, /* 2 BITS */ | |
877 | }; | |
878 | ||
879 | #define I40E_TXD_QW1_OFFSET_SHIFT 16 | |
880 | #define I40E_TXD_QW1_OFFSET_MASK (0x3FFFFULL << \ | |
881 | I40E_TXD_QW1_OFFSET_SHIFT) | |
882 | ||
883 | enum i40e_tx_desc_length_fields { | |
884 | /* Note: These are predefined bit offsets */ | |
885 | I40E_TX_DESC_LENGTH_MACLEN_SHIFT = 0, /* 7 BITS */ | |
886 | I40E_TX_DESC_LENGTH_IPLEN_SHIFT = 7, /* 7 BITS */ | |
887 | I40E_TX_DESC_LENGTH_L4_FC_LEN_SHIFT = 14 /* 4 BITS */ | |
888 | }; | |
889 | ||
890 | #define I40E_TXD_QW1_TX_BUF_SZ_SHIFT 34 | |
891 | #define I40E_TXD_QW1_TX_BUF_SZ_MASK (0x3FFFULL << \ | |
892 | I40E_TXD_QW1_TX_BUF_SZ_SHIFT) | |
893 | ||
894 | #define I40E_TXD_QW1_L2TAG1_SHIFT 48 | |
895 | #define I40E_TXD_QW1_L2TAG1_MASK (0xFFFFULL << I40E_TXD_QW1_L2TAG1_SHIFT) | |
896 | ||
897 | /* Context descriptors */ | |
898 | struct i40e_tx_context_desc { | |
899 | __le32 tunneling_params; | |
900 | __le16 l2tag2; | |
901 | __le16 rsvd; | |
902 | __le64 type_cmd_tso_mss; | |
903 | }; | |
904 | ||
905 | #define I40E_TXD_CTX_QW1_DTYPE_SHIFT 0 | |
906 | #define I40E_TXD_CTX_QW1_DTYPE_MASK (0xFUL << I40E_TXD_CTX_QW1_DTYPE_SHIFT) | |
907 | ||
908 | #define I40E_TXD_CTX_QW1_CMD_SHIFT 4 | |
909 | #define I40E_TXD_CTX_QW1_CMD_MASK (0xFFFFUL << I40E_TXD_CTX_QW1_CMD_SHIFT) | |
910 | ||
911 | enum i40e_tx_ctx_desc_cmd_bits { | |
912 | I40E_TX_CTX_DESC_TSO = 0x01, | |
913 | I40E_TX_CTX_DESC_TSYN = 0x02, | |
914 | I40E_TX_CTX_DESC_IL2TAG2 = 0x04, | |
915 | I40E_TX_CTX_DESC_IL2TAG2_IL2H = 0x08, | |
916 | I40E_TX_CTX_DESC_SWTCH_NOTAG = 0x00, | |
917 | I40E_TX_CTX_DESC_SWTCH_UPLINK = 0x10, | |
918 | I40E_TX_CTX_DESC_SWTCH_LOCAL = 0x20, | |
919 | I40E_TX_CTX_DESC_SWTCH_VSI = 0x30, | |
920 | I40E_TX_CTX_DESC_SWPE = 0x40 | |
921 | }; | |
922 | ||
923 | #define I40E_TXD_CTX_QW1_TSO_LEN_SHIFT 30 | |
924 | #define I40E_TXD_CTX_QW1_TSO_LEN_MASK (0x3FFFFULL << \ | |
925 | I40E_TXD_CTX_QW1_TSO_LEN_SHIFT) | |
926 | ||
927 | #define I40E_TXD_CTX_QW1_MSS_SHIFT 50 | |
928 | #define I40E_TXD_CTX_QW1_MSS_MASK (0x3FFFULL << \ | |
929 | I40E_TXD_CTX_QW1_MSS_SHIFT) | |
930 | ||
931 | #define I40E_TXD_CTX_QW1_VSI_SHIFT 50 | |
932 | #define I40E_TXD_CTX_QW1_VSI_MASK (0x1FFULL << I40E_TXD_CTX_QW1_VSI_SHIFT) | |
933 | ||
934 | #define I40E_TXD_CTX_QW0_EXT_IP_SHIFT 0 | |
935 | #define I40E_TXD_CTX_QW0_EXT_IP_MASK (0x3ULL << \ | |
936 | I40E_TXD_CTX_QW0_EXT_IP_SHIFT) | |
937 | ||
938 | enum i40e_tx_ctx_desc_eipt_offload { | |
939 | I40E_TX_CTX_EXT_IP_NONE = 0x0, | |
940 | I40E_TX_CTX_EXT_IP_IPV6 = 0x1, | |
941 | I40E_TX_CTX_EXT_IP_IPV4_NO_CSUM = 0x2, | |
942 | I40E_TX_CTX_EXT_IP_IPV4 = 0x3 | |
943 | }; | |
944 | ||
945 | #define I40E_TXD_CTX_QW0_EXT_IPLEN_SHIFT 2 | |
946 | #define I40E_TXD_CTX_QW0_EXT_IPLEN_MASK (0x3FULL << \ | |
947 | I40E_TXD_CTX_QW0_EXT_IPLEN_SHIFT) | |
948 | ||
949 | #define I40E_TXD_CTX_QW0_NATT_SHIFT 9 | |
950 | #define I40E_TXD_CTX_QW0_NATT_MASK (0x3ULL << I40E_TXD_CTX_QW0_NATT_SHIFT) | |
951 | ||
41a1d04b | 952 | #define I40E_TXD_CTX_UDP_TUNNELING BIT_ULL(I40E_TXD_CTX_QW0_NATT_SHIFT) |
d358aa9a GR |
953 | #define I40E_TXD_CTX_GRE_TUNNELING (0x2ULL << I40E_TXD_CTX_QW0_NATT_SHIFT) |
954 | ||
955 | #define I40E_TXD_CTX_QW0_EIP_NOINC_SHIFT 11 | |
41a1d04b JB |
956 | #define I40E_TXD_CTX_QW0_EIP_NOINC_MASK \ |
957 | BIT_ULL(I40E_TXD_CTX_QW0_EIP_NOINC_SHIFT) | |
d358aa9a GR |
958 | |
959 | #define I40E_TXD_CTX_EIP_NOINC_IPID_CONST I40E_TXD_CTX_QW0_EIP_NOINC_MASK | |
960 | ||
961 | #define I40E_TXD_CTX_QW0_NATLEN_SHIFT 12 | |
962 | #define I40E_TXD_CTX_QW0_NATLEN_MASK (0X7FULL << \ | |
963 | I40E_TXD_CTX_QW0_NATLEN_SHIFT) | |
964 | ||
965 | #define I40E_TXD_CTX_QW0_DECTTL_SHIFT 19 | |
966 | #define I40E_TXD_CTX_QW0_DECTTL_MASK (0xFULL << \ | |
967 | I40E_TXD_CTX_QW0_DECTTL_SHIFT) | |
968 | ||
527274c7 ASJ |
969 | #define I40E_TXD_CTX_QW0_L4T_CS_SHIFT 23 |
970 | #define I40E_TXD_CTX_QW0_L4T_CS_MASK BIT_ULL(I40E_TXD_CTX_QW0_L4T_CS_SHIFT) | |
d358aa9a GR |
971 | struct i40e_filter_program_desc { |
972 | __le32 qindex_flex_ptype_vsi; | |
973 | __le32 rsvd; | |
974 | __le32 dtype_cmd_cntindex; | |
975 | __le32 fd_id; | |
976 | }; | |
977 | #define I40E_TXD_FLTR_QW0_QINDEX_SHIFT 0 | |
978 | #define I40E_TXD_FLTR_QW0_QINDEX_MASK (0x7FFUL << \ | |
979 | I40E_TXD_FLTR_QW0_QINDEX_SHIFT) | |
980 | #define I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT 11 | |
981 | #define I40E_TXD_FLTR_QW0_FLEXOFF_MASK (0x7UL << \ | |
982 | I40E_TXD_FLTR_QW0_FLEXOFF_SHIFT) | |
983 | #define I40E_TXD_FLTR_QW0_PCTYPE_SHIFT 17 | |
984 | #define I40E_TXD_FLTR_QW0_PCTYPE_MASK (0x3FUL << \ | |
985 | I40E_TXD_FLTR_QW0_PCTYPE_SHIFT) | |
986 | ||
987 | /* Packet Classifier Types for filters */ | |
988 | enum i40e_filter_pctype { | |
e25d00b8 ASJ |
989 | /* Note: Values 0-28 are reserved for future use. |
990 | * Value 29, 30, 32 are not supported on XL710 and X710. | |
991 | */ | |
992 | I40E_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP = 29, | |
993 | I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP = 30, | |
d358aa9a | 994 | I40E_FILTER_PCTYPE_NONF_IPV4_UDP = 31, |
e25d00b8 | 995 | I40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN_NO_ACK = 32, |
d358aa9a GR |
996 | I40E_FILTER_PCTYPE_NONF_IPV4_TCP = 33, |
997 | I40E_FILTER_PCTYPE_NONF_IPV4_SCTP = 34, | |
998 | I40E_FILTER_PCTYPE_NONF_IPV4_OTHER = 35, | |
999 | I40E_FILTER_PCTYPE_FRAG_IPV4 = 36, | |
e25d00b8 ASJ |
1000 | /* Note: Values 37-38 are reserved for future use. |
1001 | * Value 39, 40, 42 are not supported on XL710 and X710. | |
1002 | */ | |
1003 | I40E_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP = 39, | |
1004 | I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP = 40, | |
d358aa9a | 1005 | I40E_FILTER_PCTYPE_NONF_IPV6_UDP = 41, |
e25d00b8 | 1006 | I40E_FILTER_PCTYPE_NONF_IPV6_TCP_SYN_NO_ACK = 42, |
d358aa9a GR |
1007 | I40E_FILTER_PCTYPE_NONF_IPV6_TCP = 43, |
1008 | I40E_FILTER_PCTYPE_NONF_IPV6_SCTP = 44, | |
1009 | I40E_FILTER_PCTYPE_NONF_IPV6_OTHER = 45, | |
1010 | I40E_FILTER_PCTYPE_FRAG_IPV6 = 46, | |
1011 | /* Note: Value 47 is reserved for future use */ | |
1012 | I40E_FILTER_PCTYPE_FCOE_OX = 48, | |
1013 | I40E_FILTER_PCTYPE_FCOE_RX = 49, | |
1014 | I40E_FILTER_PCTYPE_FCOE_OTHER = 50, | |
1015 | /* Note: Values 51-62 are reserved for future use */ | |
1016 | I40E_FILTER_PCTYPE_L2_PAYLOAD = 63, | |
1017 | }; | |
1018 | ||
1019 | enum i40e_filter_program_desc_dest { | |
1020 | I40E_FILTER_PROGRAM_DESC_DEST_DROP_PACKET = 0x0, | |
1021 | I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_QINDEX = 0x1, | |
1022 | I40E_FILTER_PROGRAM_DESC_DEST_DIRECT_PACKET_OTHER = 0x2, | |
1023 | }; | |
1024 | ||
1025 | enum i40e_filter_program_desc_fd_status { | |
1026 | I40E_FILTER_PROGRAM_DESC_FD_STATUS_NONE = 0x0, | |
1027 | I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID = 0x1, | |
1028 | I40E_FILTER_PROGRAM_DESC_FD_STATUS_FD_ID_4FLEX_BYTES = 0x2, | |
1029 | I40E_FILTER_PROGRAM_DESC_FD_STATUS_8FLEX_BYTES = 0x3, | |
1030 | }; | |
1031 | ||
1032 | #define I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT 23 | |
41a1d04b JB |
1033 | #define I40E_TXD_FLTR_QW0_DEST_VSI_MASK \ |
1034 | BIT_ULL(I40E_TXD_FLTR_QW0_DEST_VSI_SHIFT) | |
d358aa9a GR |
1035 | |
1036 | #define I40E_TXD_FLTR_QW1_CMD_SHIFT 4 | |
1037 | #define I40E_TXD_FLTR_QW1_CMD_MASK (0xFFFFULL << \ | |
1038 | I40E_TXD_FLTR_QW1_CMD_SHIFT) | |
1039 | ||
1040 | #define I40E_TXD_FLTR_QW1_PCMD_SHIFT (0x0ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT) | |
1041 | #define I40E_TXD_FLTR_QW1_PCMD_MASK (0x7ULL << I40E_TXD_FLTR_QW1_PCMD_SHIFT) | |
1042 | ||
1043 | enum i40e_filter_program_desc_pcmd { | |
1044 | I40E_FILTER_PROGRAM_DESC_PCMD_ADD_UPDATE = 0x1, | |
1045 | I40E_FILTER_PROGRAM_DESC_PCMD_REMOVE = 0x2, | |
1046 | }; | |
1047 | ||
1048 | #define I40E_TXD_FLTR_QW1_DEST_SHIFT (0x3ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT) | |
1049 | #define I40E_TXD_FLTR_QW1_DEST_MASK (0x3ULL << I40E_TXD_FLTR_QW1_DEST_SHIFT) | |
1050 | ||
1051 | #define I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT (0x7ULL + I40E_TXD_FLTR_QW1_CMD_SHIFT) | |
41a1d04b | 1052 | #define I40E_TXD_FLTR_QW1_CNT_ENA_MASK BIT_ULL(I40E_TXD_FLTR_QW1_CNT_ENA_SHIFT) |
d358aa9a GR |
1053 | |
1054 | #define I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT (0x9ULL + \ | |
1055 | I40E_TXD_FLTR_QW1_CMD_SHIFT) | |
1056 | #define I40E_TXD_FLTR_QW1_FD_STATUS_MASK (0x3ULL << \ | |
1057 | I40E_TXD_FLTR_QW1_FD_STATUS_SHIFT) | |
1058 | ||
1059 | #define I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT 20 | |
1060 | #define I40E_TXD_FLTR_QW1_CNTINDEX_MASK (0x1FFUL << \ | |
1061 | I40E_TXD_FLTR_QW1_CNTINDEX_SHIFT) | |
1062 | ||
1063 | enum i40e_filter_type { | |
1064 | I40E_FLOW_DIRECTOR_FLTR = 0, | |
1065 | I40E_PE_QUAD_HASH_FLTR = 1, | |
1066 | I40E_ETHERTYPE_FLTR, | |
1067 | I40E_FCOE_CTX_FLTR, | |
1068 | I40E_MAC_VLAN_FLTR, | |
1069 | I40E_HASH_FLTR | |
1070 | }; | |
1071 | ||
1072 | struct i40e_vsi_context { | |
1073 | u16 seid; | |
1074 | u16 uplink_seid; | |
1075 | u16 vsi_number; | |
1076 | u16 vsis_allocated; | |
1077 | u16 vsis_unallocated; | |
1078 | u16 flags; | |
1079 | u8 pf_num; | |
1080 | u8 vf_num; | |
1081 | u8 connection_type; | |
1082 | struct i40e_aqc_vsi_properties_data info; | |
1083 | }; | |
1084 | ||
4f4e17bd KK |
1085 | struct i40e_veb_context { |
1086 | u16 seid; | |
1087 | u16 uplink_seid; | |
1088 | u16 veb_number; | |
1089 | u16 vebs_allocated; | |
1090 | u16 vebs_unallocated; | |
1091 | u16 flags; | |
1092 | struct i40e_aqc_get_veb_parameters_completion info; | |
1093 | }; | |
1094 | ||
d358aa9a GR |
1095 | /* Statistics collected by each port, VSI, VEB, and S-channel */ |
1096 | struct i40e_eth_stats { | |
1097 | u64 rx_bytes; /* gorc */ | |
1098 | u64 rx_unicast; /* uprc */ | |
1099 | u64 rx_multicast; /* mprc */ | |
1100 | u64 rx_broadcast; /* bprc */ | |
1101 | u64 rx_discards; /* rdpc */ | |
d358aa9a GR |
1102 | u64 rx_unknown_protocol; /* rupp */ |
1103 | u64 tx_bytes; /* gotc */ | |
1104 | u64 tx_unicast; /* uptc */ | |
1105 | u64 tx_multicast; /* mptc */ | |
1106 | u64 tx_broadcast; /* bptc */ | |
1107 | u64 tx_discards; /* tdpc */ | |
1108 | u64 tx_errors; /* tepc */ | |
1109 | }; | |
1110 | ||
fe860afb NP |
1111 | /* Statistics collected per VEB per TC */ |
1112 | struct i40e_veb_tc_stats { | |
1113 | u64 tc_rx_packets[I40E_MAX_TRAFFIC_CLASS]; | |
1114 | u64 tc_rx_bytes[I40E_MAX_TRAFFIC_CLASS]; | |
1115 | u64 tc_tx_packets[I40E_MAX_TRAFFIC_CLASS]; | |
1116 | u64 tc_tx_bytes[I40E_MAX_TRAFFIC_CLASS]; | |
1117 | }; | |
1118 | ||
d358aa9a GR |
1119 | /* Statistics collected by the MAC */ |
1120 | struct i40e_hw_port_stats { | |
1121 | /* eth stats collected by the port */ | |
1122 | struct i40e_eth_stats eth; | |
1123 | ||
1124 | /* additional port specific stats */ | |
1125 | u64 tx_dropped_link_down; /* tdold */ | |
1126 | u64 crc_errors; /* crcerrs */ | |
1127 | u64 illegal_bytes; /* illerrc */ | |
1128 | u64 error_bytes; /* errbc */ | |
1129 | u64 mac_local_faults; /* mlfc */ | |
1130 | u64 mac_remote_faults; /* mrfc */ | |
1131 | u64 rx_length_errors; /* rlec */ | |
1132 | u64 link_xon_rx; /* lxonrxc */ | |
1133 | u64 link_xoff_rx; /* lxoffrxc */ | |
1134 | u64 priority_xon_rx[8]; /* pxonrxc[8] */ | |
1135 | u64 priority_xoff_rx[8]; /* pxoffrxc[8] */ | |
1136 | u64 link_xon_tx; /* lxontxc */ | |
1137 | u64 link_xoff_tx; /* lxofftxc */ | |
1138 | u64 priority_xon_tx[8]; /* pxontxc[8] */ | |
1139 | u64 priority_xoff_tx[8]; /* pxofftxc[8] */ | |
1140 | u64 priority_xon_2_xoff[8]; /* pxon2offc[8] */ | |
1141 | u64 rx_size_64; /* prc64 */ | |
1142 | u64 rx_size_127; /* prc127 */ | |
1143 | u64 rx_size_255; /* prc255 */ | |
1144 | u64 rx_size_511; /* prc511 */ | |
1145 | u64 rx_size_1023; /* prc1023 */ | |
1146 | u64 rx_size_1522; /* prc1522 */ | |
1147 | u64 rx_size_big; /* prc9522 */ | |
1148 | u64 rx_undersize; /* ruc */ | |
1149 | u64 rx_fragments; /* rfc */ | |
1150 | u64 rx_oversize; /* roc */ | |
1151 | u64 rx_jabber; /* rjc */ | |
1152 | u64 tx_size_64; /* ptc64 */ | |
1153 | u64 tx_size_127; /* ptc127 */ | |
1154 | u64 tx_size_255; /* ptc255 */ | |
1155 | u64 tx_size_511; /* ptc511 */ | |
1156 | u64 tx_size_1023; /* ptc1023 */ | |
1157 | u64 tx_size_1522; /* ptc1522 */ | |
1158 | u64 tx_size_big; /* ptc9522 */ | |
1159 | u64 mac_short_packet_dropped; /* mspdc */ | |
1160 | u64 checksum_error; /* xec */ | |
433c47de ASJ |
1161 | /* flow director stats */ |
1162 | u64 fd_atr_match; | |
1163 | u64 fd_sb_match; | |
60ccd45c | 1164 | u64 fd_atr_tunnel_match; |
d0389e51 ASJ |
1165 | u32 fd_atr_status; |
1166 | u32 fd_sb_status; | |
bee5af7e | 1167 | /* EEE LPI */ |
10bc478a GR |
1168 | u32 tx_lpi_status; |
1169 | u32 rx_lpi_status; | |
bee5af7e ASJ |
1170 | u64 tx_lpi_count; /* etlpic */ |
1171 | u64 rx_lpi_count; /* erlpic */ | |
d358aa9a GR |
1172 | }; |
1173 | ||
1174 | /* Checksum and Shadow RAM pointers */ | |
1175 | #define I40E_SR_NVM_CONTROL_WORD 0x00 | |
1176 | #define I40E_SR_EMP_MODULE_PTR 0x0F | |
ac24382d | 1177 | #define I40E_NVM_OEM_VER_OFF 0x83 |
4f651a5b | 1178 | #define I40E_SR_NVM_DEV_STARTER_VERSION 0x18 |
d358aa9a GR |
1179 | #define I40E_SR_NVM_WAKE_ON_LAN 0x19 |
1180 | #define I40E_SR_ALTERNATE_SAN_MAC_ADDRESS_PTR 0x27 | |
1181 | #define I40E_SR_NVM_EETRACK_LO 0x2D | |
1182 | #define I40E_SR_NVM_EETRACK_HI 0x2E | |
1183 | #define I40E_SR_VPD_PTR 0x2F | |
1184 | #define I40E_SR_PCIE_ALT_AUTO_LOAD_PTR 0x3E | |
1185 | #define I40E_SR_SW_CHECKSUM_WORD 0x3F | |
1186 | ||
1187 | /* Auxiliary field, mask and shift definition for Shadow RAM and NVM Flash */ | |
1188 | #define I40E_SR_VPD_MODULE_MAX_SIZE 1024 | |
1189 | #define I40E_SR_PCIE_ALT_MODULE_MAX_SIZE 1024 | |
1190 | #define I40E_SR_CONTROL_WORD_1_SHIFT 0x06 | |
1191 | #define I40E_SR_CONTROL_WORD_1_MASK (0x03 << I40E_SR_CONTROL_WORD_1_SHIFT) | |
1192 | ||
1193 | /* Shadow RAM related */ | |
1194 | #define I40E_SR_SECTOR_SIZE_IN_WORDS 0x800 | |
1195 | #define I40E_SR_WORDS_IN_1KB 512 | |
1196 | /* Checksum should be calculated such that after adding all the words, | |
1197 | * including the checksum word itself, the sum should be 0xBABA. | |
1198 | */ | |
1199 | #define I40E_SR_SW_CHECKSUM_BASE 0xBABA | |
1200 | ||
1201 | #define I40E_SRRD_SRCTL_ATTEMPTS 100000 | |
1202 | ||
1203 | enum i40e_switch_element_types { | |
1204 | I40E_SWITCH_ELEMENT_TYPE_MAC = 1, | |
1205 | I40E_SWITCH_ELEMENT_TYPE_PF = 2, | |
1206 | I40E_SWITCH_ELEMENT_TYPE_VF = 3, | |
1207 | I40E_SWITCH_ELEMENT_TYPE_EMP = 4, | |
1208 | I40E_SWITCH_ELEMENT_TYPE_BMC = 6, | |
1209 | I40E_SWITCH_ELEMENT_TYPE_PE = 16, | |
1210 | I40E_SWITCH_ELEMENT_TYPE_VEB = 17, | |
1211 | I40E_SWITCH_ELEMENT_TYPE_PA = 18, | |
1212 | I40E_SWITCH_ELEMENT_TYPE_VSI = 19, | |
1213 | }; | |
1214 | ||
1215 | /* Supported EtherType filters */ | |
1216 | enum i40e_ether_type_index { | |
1217 | I40E_ETHER_TYPE_1588 = 0, | |
1218 | I40E_ETHER_TYPE_FIP = 1, | |
1219 | I40E_ETHER_TYPE_OUI_EXTENDED = 2, | |
1220 | I40E_ETHER_TYPE_MAC_CONTROL = 3, | |
1221 | I40E_ETHER_TYPE_LLDP = 4, | |
1222 | I40E_ETHER_TYPE_EVB_PROTOCOL1 = 5, | |
1223 | I40E_ETHER_TYPE_EVB_PROTOCOL2 = 6, | |
1224 | I40E_ETHER_TYPE_QCN_CNM = 7, | |
1225 | I40E_ETHER_TYPE_8021X = 8, | |
1226 | I40E_ETHER_TYPE_ARP = 9, | |
1227 | I40E_ETHER_TYPE_RSV1 = 10, | |
1228 | I40E_ETHER_TYPE_RSV2 = 11, | |
1229 | }; | |
1230 | ||
1231 | /* Filter context base size is 1K */ | |
1232 | #define I40E_HASH_FILTER_BASE_SIZE 1024 | |
1233 | /* Supported Hash filter values */ | |
1234 | enum i40e_hash_filter_size { | |
1235 | I40E_HASH_FILTER_SIZE_1K = 0, | |
1236 | I40E_HASH_FILTER_SIZE_2K = 1, | |
1237 | I40E_HASH_FILTER_SIZE_4K = 2, | |
1238 | I40E_HASH_FILTER_SIZE_8K = 3, | |
1239 | I40E_HASH_FILTER_SIZE_16K = 4, | |
1240 | I40E_HASH_FILTER_SIZE_32K = 5, | |
1241 | I40E_HASH_FILTER_SIZE_64K = 6, | |
1242 | I40E_HASH_FILTER_SIZE_128K = 7, | |
1243 | I40E_HASH_FILTER_SIZE_256K = 8, | |
1244 | I40E_HASH_FILTER_SIZE_512K = 9, | |
1245 | I40E_HASH_FILTER_SIZE_1M = 10, | |
1246 | }; | |
1247 | ||
1248 | /* DMA context base size is 0.5K */ | |
1249 | #define I40E_DMA_CNTX_BASE_SIZE 512 | |
1250 | /* Supported DMA context values */ | |
1251 | enum i40e_dma_cntx_size { | |
1252 | I40E_DMA_CNTX_SIZE_512 = 0, | |
1253 | I40E_DMA_CNTX_SIZE_1K = 1, | |
1254 | I40E_DMA_CNTX_SIZE_2K = 2, | |
1255 | I40E_DMA_CNTX_SIZE_4K = 3, | |
1256 | I40E_DMA_CNTX_SIZE_8K = 4, | |
1257 | I40E_DMA_CNTX_SIZE_16K = 5, | |
1258 | I40E_DMA_CNTX_SIZE_32K = 6, | |
1259 | I40E_DMA_CNTX_SIZE_64K = 7, | |
1260 | I40E_DMA_CNTX_SIZE_128K = 8, | |
1261 | I40E_DMA_CNTX_SIZE_256K = 9, | |
1262 | }; | |
1263 | ||
1264 | /* Supported Hash look up table (LUT) sizes */ | |
1265 | enum i40e_hash_lut_size { | |
1266 | I40E_HASH_LUT_SIZE_128 = 0, | |
1267 | I40E_HASH_LUT_SIZE_512 = 1, | |
1268 | }; | |
1269 | ||
1270 | /* Structure to hold a per PF filter control settings */ | |
1271 | struct i40e_filter_control_settings { | |
1272 | /* number of PE Quad Hash filter buckets */ | |
1273 | enum i40e_hash_filter_size pe_filt_num; | |
1274 | /* number of PE Quad Hash contexts */ | |
1275 | enum i40e_dma_cntx_size pe_cntx_num; | |
1276 | /* number of FCoE filter buckets */ | |
1277 | enum i40e_hash_filter_size fcoe_filt_num; | |
1278 | /* number of FCoE DDP contexts */ | |
1279 | enum i40e_dma_cntx_size fcoe_cntx_num; | |
1280 | /* size of the Hash LUT */ | |
1281 | enum i40e_hash_lut_size hash_lut_size; | |
1282 | /* enable FDIR filters for PF and its VFs */ | |
1283 | bool enable_fdir; | |
1284 | /* enable Ethertype filters for PF and its VFs */ | |
1285 | bool enable_ethtype; | |
1286 | /* enable MAC/VLAN filters for PF and its VFs */ | |
1287 | bool enable_macvlan; | |
1288 | }; | |
1289 | ||
1290 | /* Structure to hold device level control filter counts */ | |
1291 | struct i40e_control_filter_stats { | |
1292 | u16 mac_etype_used; /* Used perfect match MAC/EtherType filters */ | |
1293 | u16 etype_used; /* Used perfect EtherType filters */ | |
1294 | u16 mac_etype_free; /* Un-used perfect match MAC/EtherType filters */ | |
1295 | u16 etype_free; /* Un-used perfect EtherType filters */ | |
1296 | }; | |
1297 | ||
1298 | enum i40e_reset_type { | |
1299 | I40E_RESET_POR = 0, | |
1300 | I40E_RESET_CORER = 1, | |
1301 | I40E_RESET_GLOBR = 2, | |
1302 | I40E_RESET_EMPR = 3, | |
1303 | }; | |
e157ea30 CW |
1304 | |
1305 | /* RSS Hash Table Size */ | |
1306 | #define I40E_PFQF_CTL_0_HASHLUTSIZE_512 0x00010000 | |
d358aa9a | 1307 | #endif /* _I40E_TYPE_H_ */ |