]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/net/ethernet/intel/ixgbe/ixgbe_main.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: fix disabling of Tx laser at probe
[mirror_ubuntu-zesty-kernel.git] / drivers / net / ethernet / intel / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
a52055e0 4 Copyright(c) 1999 - 2011 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/types.h>
29#include <linux/module.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/vmalloc.h>
33#include <linux/string.h>
34#include <linux/in.h>
a6b7a407 35#include <linux/interrupt.h>
9a799d71
AK		 36#include <linux/ip.h>
37#include <linux/tcp.h>
897ab156 38#include <linux/sctp.h>
60127865 39#include <linux/pkt_sched.h>
9a799d71 40#include <linux/ipv6.h>
5a0e3ad6 41#include <linux/slab.h>
9a799d71
AK		 42#include <net/checksum.h>
43#include <net/ip6_checksum.h>
44#include <linux/ethtool.h>
01789349 45#include <linux/if.h>
9a799d71 46#include <linux/if_vlan.h>
70c71606 47#include <linux/prefetch.h>
eacd73f7 48#include <scsi/fc/fc_fcoe.h>
9a799d71
AK		 49
50#include "ixgbe.h"
51#include "ixgbe_common.h"
ee5f784a 52#include "ixgbe_dcb_82599.h"
1cdd1ec8 53#include "ixgbe_sriov.h"
9a799d71
AK		 54
55char ixgbe_driver_name[] = "ixgbe";
9c8eb720 56static const char ixgbe_driver_string[] =
e8e9f696 57 "Intel(R) 10 Gigabit PCI Express Network Driver";
75e3d3c6 58#define MAJ 3
19d478bb
DS		 59#define MIN 6
60#define BUILD 7
75e3d3c6 61#define DRV_VERSION __stringify(MAJ) "." __stringify(MIN) "." \
a38a104d 62 __stringify(BUILD) "-k"
9c8eb720 63const char ixgbe_driver_version[] = DRV_VERSION;
a52055e0
DS		 64static const char ixgbe_copyright[] =
65 "Copyright (c) 1999-2011 Intel Corporation.";
9a799d71
AK		 66
67static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 68 [board_82598] = &ixgbe_82598_info,
e8e26350 69 [board_82599] = &ixgbe_82599_info,
fe15e8e1 70 [board_X540] = &ixgbe_X540_info,
9a799d71
AK		 71};
72
73/* ixgbe_pci_tbl - PCI Device ID Table
74 *
75 * Wildcard entries (PCI_ANY_ID) should come last
76 * Last entry must be all 0s
77 *
78 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
79 * Class, Class Mask, private data (not used) }
80 */
a3aa1884 81static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = {
54239c67
AD		 82 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598), board_82598 },
83 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT), board_82598 },
84 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT), board_82598 },
85 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT), board_82598 },
86 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2), board_82598 },
87 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4), board_82598 },
88 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT), board_82598 },
89 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT), board_82598 },
90 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM), board_82598 },
91 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR), board_82598 },
92 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM), board_82598 },
93 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX), board_82598 },
94 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4), board_82599 },
95 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM), board_82599 },
96 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR), board_82599 },
97 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP), board_82599 },
98 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM), board_82599 },
99 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ), board_82599 },
100 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4), board_82599 },
101 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_BACKPLANE_FCOE), board_82599 },
102 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_FCOE), board_82599 },
103 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM), board_82599 },
104 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE), board_82599 },
105 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540T), board_X540 },
106 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_SF2), board_82599 },
107 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_LS), board_82599 },
7d145282 108 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599EN_SFP), board_82599 },
9a799d71
AK		 109 /* required last entry */
110 {0, }
111};
112MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
113
5dd2d332 114#ifdef CONFIG_IXGBE_DCA
bd0362dd 115static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
e8e9f696 116 void *p);
bd0362dd
JC		 117static struct notifier_block dca_notifier = {
118 .notifier_call = ixgbe_notify_dca,
119 .next = NULL,
120 .priority = 0
121};
122#endif
123
1cdd1ec8
GR		 124#ifdef CONFIG_PCI_IOV
125static unsigned int max_vfs;
126module_param(max_vfs, uint, 0);
e8e9f696
JP		 127MODULE_PARM_DESC(max_vfs,
128 "Maximum number of virtual functions to allocate per physical function");
1cdd1ec8
GR		 129#endif /* CONFIG_PCI_IOV */
130
9a799d71
AK		 131MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
132MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
133MODULE_LICENSE("GPL");
134MODULE_VERSION(DRV_VERSION);
135
136#define DEFAULT_DEBUG_LEVEL_SHIFT 3
137
7086400d
AD		 138static void ixgbe_service_event_schedule(struct ixgbe_adapter *adapter)
139{
140 if (!test_bit(__IXGBE_DOWN, &adapter->state) &&
141 !test_and_set_bit(__IXGBE_SERVICE_SCHED, &adapter->state))
142 schedule_work(&adapter->service_task);
143}
144
145static void ixgbe_service_event_complete(struct ixgbe_adapter *adapter)
146{
147 BUG_ON(!test_bit(__IXGBE_SERVICE_SCHED, &adapter->state));
148
149 /* flush memory to make sure state is correct before next watchog */
150 smp_mb__before_clear_bit();
151 clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state);
152}
153
dcd79aeb
TI		 154struct ixgbe_reg_info {
155 u32 ofs;
156 char *name;
157};
158
159static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = {
160
161 /* General Registers */
162 {IXGBE_CTRL, "CTRL"},
163 {IXGBE_STATUS, "STATUS"},
164 {IXGBE_CTRL_EXT, "CTRL_EXT"},
165
166 /* Interrupt Registers */
167 {IXGBE_EICR, "EICR"},
168
169 /* RX Registers */
170 {IXGBE_SRRCTL(0), "SRRCTL"},
171 {IXGBE_DCA_RXCTRL(0), "DRXCTL"},
172 {IXGBE_RDLEN(0), "RDLEN"},
173 {IXGBE_RDH(0), "RDH"},
174 {IXGBE_RDT(0), "RDT"},
175 {IXGBE_RXDCTL(0), "RXDCTL"},
176 {IXGBE_RDBAL(0), "RDBAL"},
177 {IXGBE_RDBAH(0), "RDBAH"},
178
179 /* TX Registers */
180 {IXGBE_TDBAL(0), "TDBAL"},
181 {IXGBE_TDBAH(0), "TDBAH"},
182 {IXGBE_TDLEN(0), "TDLEN"},
183 {IXGBE_TDH(0), "TDH"},
184 {IXGBE_TDT(0), "TDT"},
185 {IXGBE_TXDCTL(0), "TXDCTL"},
186
187 /* List Terminator */
188 {}
189};
190
191
192/*
193 * ixgbe_regdump - register printout routine
194 */
195static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo)
196{
197 int i = 0, j = 0;
198 char rname[16];
199 u32 regs[64];
200
201 switch (reginfo->ofs) {
202 case IXGBE_SRRCTL(0):
203 for (i = 0; i < 64; i++)
204 regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
205 break;
206 case IXGBE_DCA_RXCTRL(0):
207 for (i = 0; i < 64; i++)
208 regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
209 break;
210 case IXGBE_RDLEN(0):
211 for (i = 0; i < 64; i++)
212 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
213 break;
214 case IXGBE_RDH(0):
215 for (i = 0; i < 64; i++)
216 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
217 break;
218 case IXGBE_RDT(0):
219 for (i = 0; i < 64; i++)
220 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
221 break;
222 case IXGBE_RXDCTL(0):
223 for (i = 0; i < 64; i++)
224 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
225 break;
226 case IXGBE_RDBAL(0):
227 for (i = 0; i < 64; i++)
228 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
229 break;
230 case IXGBE_RDBAH(0):
231 for (i = 0; i < 64; i++)
232 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
233 break;
234 case IXGBE_TDBAL(0):
235 for (i = 0; i < 64; i++)
236 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
237 break;
238 case IXGBE_TDBAH(0):
239 for (i = 0; i < 64; i++)
240 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
241 break;
242 case IXGBE_TDLEN(0):
243 for (i = 0; i < 64; i++)
244 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
245 break;
246 case IXGBE_TDH(0):
247 for (i = 0; i < 64; i++)
248 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
249 break;
250 case IXGBE_TDT(0):
251 for (i = 0; i < 64; i++)
252 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
253 break;
254 case IXGBE_TXDCTL(0):
255 for (i = 0; i < 64; i++)
256 regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
257 break;
258 default:
c7689578 259 pr_info("%-15s %08x\n", reginfo->name,
dcd79aeb
TI		 260 IXGBE_READ_REG(hw, reginfo->ofs));
261 return;
262 }
263
264 for (i = 0; i < 8; i++) {
265 snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7);
c7689578 266 pr_err("%-15s", rname);
dcd79aeb 267 for (j = 0; j < 8; j++)
c7689578
JP		 268 pr_cont(" %08x", regs[i*8+j]);
269 pr_cont("\n");
dcd79aeb
TI		 270 }
271
272}
273
274/*
275 * ixgbe_dump - Print registers, tx-rings and rx-rings
276 */
277static void ixgbe_dump(struct ixgbe_adapter *adapter)
278{
279 struct net_device *netdev = adapter->netdev;
280 struct ixgbe_hw *hw = &adapter->hw;
281 struct ixgbe_reg_info *reginfo;
282 int n = 0;
283 struct ixgbe_ring *tx_ring;
284 struct ixgbe_tx_buffer *tx_buffer_info;
285 union ixgbe_adv_tx_desc *tx_desc;
286 struct my_u0 { u64 a; u64 b; } *u0;
287 struct ixgbe_ring *rx_ring;
288 union ixgbe_adv_rx_desc *rx_desc;
289 struct ixgbe_rx_buffer *rx_buffer_info;
290 u32 staterr;
291 int i = 0;
292
293 if (!netif_msg_hw(adapter))
294 return;
295
296 /* Print netdevice Info */
297 if (netdev) {
298 dev_info(&adapter->pdev->dev, "Net device Info\n");
c7689578 299 pr_info("Device Name state "
dcd79aeb 300 "trans_start last_rx\n");
c7689578
JP		 301 pr_info("%-15s %016lX %016lX %016lX\n",
302 netdev->name,
303 netdev->state,
304 netdev->trans_start,
305 netdev->last_rx);
dcd79aeb
TI		 306 }
307
308 /* Print Registers */
309 dev_info(&adapter->pdev->dev, "Register Dump\n");
c7689578 310 pr_info(" Register Name Value\n");
dcd79aeb
TI		 311 for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl;
312 reginfo->name; reginfo++) {
313 ixgbe_regdump(hw, reginfo);
314 }
315
316 /* Print TX Ring Summary */
317 if (!netdev || !netif_running(netdev))
318 goto exit;
319
320 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
c7689578 321 pr_info("Queue [NTU] [NTC] [bi(ntc)->dma ] leng ntw timestamp\n");
dcd79aeb
TI		 322 for (n = 0; n < adapter->num_tx_queues; n++) {
323 tx_ring = adapter->tx_ring[n];
324 tx_buffer_info =
325 &tx_ring->tx_buffer_info[tx_ring->next_to_clean];
d3d00239 326 pr_info(" %5d %5X %5X %016llX %04X %p %016llX\n",
dcd79aeb
TI		 327 n, tx_ring->next_to_use, tx_ring->next_to_clean,
328 (u64)tx_buffer_info->dma,
329 tx_buffer_info->length,
330 tx_buffer_info->next_to_watch,
331 (u64)tx_buffer_info->time_stamp);
332 }
333
334 /* Print TX Rings */
335 if (!netif_msg_tx_done(adapter))
336 goto rx_ring_summary;
337
338 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
339
340 /* Transmit Descriptor Formats
341 *
342 * Advanced Transmit Descriptor
343 * +--------------------------------------------------------------+
344 * 0 | Buffer Address [63:0] |
345 * +--------------------------------------------------------------+
346 * 8 | PAYLEN | PORTS | IDX | STA | DCMD |DTYP | RSV | DTALEN |
347 * +--------------------------------------------------------------+
348 * 63 46 45 40 39 36 35 32 31 24 23 20 19 0
349 */
350
351 for (n = 0; n < adapter->num_tx_queues; n++) {
352 tx_ring = adapter->tx_ring[n];
c7689578
JP		 353 pr_info("------------------------------------\n");
354 pr_info("TX QUEUE INDEX = %d\n", tx_ring->queue_index);
355 pr_info("------------------------------------\n");
356 pr_info("T [desc] [address 63:0 ] "
dcd79aeb
TI		 357 "[PlPOIdStDDt Ln] [bi->dma ] "
358 "leng ntw timestamp bi->skb\n");
359
360 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
31f05a2d 361 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
dcd79aeb
TI		 362 tx_buffer_info = &tx_ring->tx_buffer_info[i];
363 u0 = (struct my_u0 *)tx_desc;
c7689578 364 pr_info("T [0x%03X] %016llX %016llX %016llX"
d3d00239 365 " %04X %p %016llX %p", i,
dcd79aeb
TI		 366 le64_to_cpu(u0->a),
367 le64_to_cpu(u0->b),
368 (u64)tx_buffer_info->dma,
369 tx_buffer_info->length,
370 tx_buffer_info->next_to_watch,
371 (u64)tx_buffer_info->time_stamp,
372 tx_buffer_info->skb);
373 if (i == tx_ring->next_to_use &&
374 i == tx_ring->next_to_clean)
c7689578 375 pr_cont(" NTC/U\n");
dcd79aeb 376 else if (i == tx_ring->next_to_use)
c7689578 377 pr_cont(" NTU\n");
dcd79aeb 378 else if (i == tx_ring->next_to_clean)
c7689578 379 pr_cont(" NTC\n");
dcd79aeb 380 else
c7689578 381 pr_cont("\n");
dcd79aeb
TI		 382
383 if (netif_msg_pktdata(adapter) &&
384 tx_buffer_info->dma != 0)
385 print_hex_dump(KERN_INFO, "",
386 DUMP_PREFIX_ADDRESS, 16, 1,
387 phys_to_virt(tx_buffer_info->dma),
388 tx_buffer_info->length, true);
389 }
390 }
391
392 /* Print RX Rings Summary */
393rx_ring_summary:
394 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
c7689578 395 pr_info("Queue [NTU] [NTC]\n");
dcd79aeb
TI		 396 for (n = 0; n < adapter->num_rx_queues; n++) {
397 rx_ring = adapter->rx_ring[n];
c7689578
JP		 398 pr_info("%5d %5X %5X\n",
399 n, rx_ring->next_to_use, rx_ring->next_to_clean);
dcd79aeb
TI		 400 }
401
402 /* Print RX Rings */
403 if (!netif_msg_rx_status(adapter))
404 goto exit;
405
406 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
407
408 /* Advanced Receive Descriptor (Read) Format
409 * 63 1 0
410 * +-----------------------------------------------------+
411 * 0 | Packet Buffer Address [63:1] |A0/NSE|
412 * +----------------------------------------------+------+
413 * 8 | Header Buffer Address [63:1] | DD |
414 * +-----------------------------------------------------+
415 *
416 *
417 * Advanced Receive Descriptor (Write-Back) Format
418 *
419 * 63 48 47 32 31 30 21 20 16 15 4 3 0
420 * +------------------------------------------------------+
421 * 0 | Packet IP |SPH| HDR_LEN | RSV|Packet| RSS |
422 * | Checksum Ident | | | | Type | Type |
423 * +------------------------------------------------------+
424 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
425 * +------------------------------------------------------+
426 * 63 48 47 32 31 20 19 0
427 */
428 for (n = 0; n < adapter->num_rx_queues; n++) {
429 rx_ring = adapter->rx_ring[n];
c7689578
JP		 430 pr_info("------------------------------------\n");
431 pr_info("RX QUEUE INDEX = %d\n", rx_ring->queue_index);
432 pr_info("------------------------------------\n");
433 pr_info("R [desc] [ PktBuf A0] "
dcd79aeb
TI		 434 "[ HeadBuf DD] [bi->dma ] [bi->skb] "
435 "<-- Adv Rx Read format\n");
c7689578 436 pr_info("RWB[desc] [PcsmIpSHl PtRs] "
dcd79aeb
TI		 437 "[vl er S cks ln] ---------------- [bi->skb] "
438 "<-- Adv Rx Write-Back format\n");
439
440 for (i = 0; i < rx_ring->count; i++) {
441 rx_buffer_info = &rx_ring->rx_buffer_info[i];
31f05a2d 442 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i);
dcd79aeb
TI		 443 u0 = (struct my_u0 *)rx_desc;
444 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
445 if (staterr & IXGBE_RXD_STAT_DD) {
446 /* Descriptor Done */
c7689578 447 pr_info("RWB[0x%03X] %016llX "
dcd79aeb
TI		 448 "%016llX ---------------- %p", i,
449 le64_to_cpu(u0->a),
450 le64_to_cpu(u0->b),
451 rx_buffer_info->skb);
452 } else {
c7689578 453 pr_info("R [0x%03X] %016llX "
dcd79aeb
TI		 454 "%016llX %016llX %p", i,
455 le64_to_cpu(u0->a),
456 le64_to_cpu(u0->b),
457 (u64)rx_buffer_info->dma,
458 rx_buffer_info->skb);
459
460 if (netif_msg_pktdata(adapter)) {
461 print_hex_dump(KERN_INFO, "",
462 DUMP_PREFIX_ADDRESS, 16, 1,
463 phys_to_virt(rx_buffer_info->dma),
464 rx_ring->rx_buf_len, true);
465
466 if (rx_ring->rx_buf_len
919e78a6 467 < IXGBE_RXBUFFER_2K)
dcd79aeb
TI		 468 print_hex_dump(KERN_INFO, "",
469 DUMP_PREFIX_ADDRESS, 16, 1,
470 phys_to_virt(
471 rx_buffer_info->page_dma +
472 rx_buffer_info->page_offset
473 ),
474 PAGE_SIZE/2, true);
475 }
476 }
477
478 if (i == rx_ring->next_to_use)
c7689578 479 pr_cont(" NTU\n");
dcd79aeb 480 else if (i == rx_ring->next_to_clean)
c7689578 481 pr_cont(" NTC\n");
dcd79aeb 482 else
c7689578 483 pr_cont("\n");
dcd79aeb
TI		 484
485 }
486 }
487
488exit:
489 return;
490}
491
5eba3699
AV		 492static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
493{
494 u32 ctrl_ext;
495
496 /* Let firmware take over control of h/w */
497 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
498 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 499 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 500}
501
502static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
503{
504 u32 ctrl_ext;
505
506 /* Let firmware know the driver has taken over */
507 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
508 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 509 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 510}
9a799d71 511
e8e26350
PW		 512/*
513 * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors
514 * @adapter: pointer to adapter struct
515 * @direction: 0 for Rx, 1 for Tx, -1 for other causes
516 * @queue: queue to map the corresponding interrupt to
517 * @msix_vector: the vector to map to the corresponding queue
518 *
519 */
520static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction,
e8e9f696 521 u8 queue, u8 msix_vector)
9a799d71
AK		 522{
523 u32 ivar, index;
e8e26350
PW		 524 struct ixgbe_hw *hw = &adapter->hw;
525 switch (hw->mac.type) {
526 case ixgbe_mac_82598EB:
527 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
528 if (direction == -1)
529 direction = 0;
530 index = (((direction * 64) + queue) >> 2) & 0x1F;
531 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index));
532 ivar &= ~(0xFF << (8 * (queue & 0x3)));
533 ivar |= (msix_vector << (8 * (queue & 0x3)));
534 IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar);
535 break;
536 case ixgbe_mac_82599EB:
b93a2226 537 case ixgbe_mac_X540:
e8e26350
PW		 538 if (direction == -1) {
539 /* other causes */
540 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
541 index = ((queue & 1) * 8);
542 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC);
543 ivar &= ~(0xFF << index);
544 ivar |= (msix_vector << index);
545 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar);
546 break;
547 } else {
548 /* tx or rx causes */
549 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
550 index = ((16 * (queue & 1)) + (8 * direction));
551 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
552 ivar &= ~(0xFF << index);
553 ivar |= (msix_vector << index);
554 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar);
555 break;
556 }
557 default:
558 break;
559 }
9a799d71
AK		 560}
561
fe49f04a 562static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter,
e8e9f696 563 u64 qmask)
fe49f04a
AD		 564{
565 u32 mask;
566
bd508178
AD		 567 switch (adapter->hw.mac.type) {
568 case ixgbe_mac_82598EB:
fe49f04a
AD		 569 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
570 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
bd508178
AD		 571 break;
572 case ixgbe_mac_82599EB:
b93a2226 573 case ixgbe_mac_X540:
fe49f04a
AD		 574 mask = (qmask & 0xFFFFFFFF);
575 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask);
576 mask = (qmask >> 32);
577 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask);
bd508178
AD		 578 break;
579 default:
580 break;
fe49f04a
AD		 581 }
582}
583
d3d00239
AD		 584static inline void ixgbe_unmap_tx_resource(struct ixgbe_ring *ring,
585 struct ixgbe_tx_buffer *tx_buffer)
9a799d71 586{
d3d00239
AD		 587 if (tx_buffer->dma) {
588 if (tx_buffer->tx_flags & IXGBE_TX_FLAGS_MAPPED_AS_PAGE)
589 dma_unmap_page(ring->dev,
590 tx_buffer->dma,
591 tx_buffer->length,
592 DMA_TO_DEVICE);
e5a43549 593 else
d3d00239
AD		 594 dma_unmap_single(ring->dev,
595 tx_buffer->dma,
596 tx_buffer->length,
597 DMA_TO_DEVICE);
e5a43549 598 }
d3d00239
AD		 599 tx_buffer->dma = 0;
600}
601
602void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *tx_ring,
603 struct ixgbe_tx_buffer *tx_buffer_info)
604{
605 ixgbe_unmap_tx_resource(tx_ring, tx_buffer_info);
606 if (tx_buffer_info->skb)
9a799d71 607 dev_kfree_skb_any(tx_buffer_info->skb);
d3d00239 608 tx_buffer_info->skb = NULL;
9a799d71
AK		 609 /* tx_buffer_info must be completely set up in the transmit path */
610}
611
c84d324c
JF		 612static void ixgbe_update_xoff_received(struct ixgbe_adapter *adapter)
613{
614 struct ixgbe_hw *hw = &adapter->hw;
615 struct ixgbe_hw_stats *hwstats = &adapter->stats;
616 u32 data = 0;
617 u32 xoff[8] = {0};
618 int i;
619
620 if ((hw->fc.current_mode == ixgbe_fc_full) ||
621 (hw->fc.current_mode == ixgbe_fc_rx_pause)) {
622 switch (hw->mac.type) {
623 case ixgbe_mac_82598EB:
624 data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
6837e895
PW		 625 break;
626 default:
c84d324c
JF		 627 data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
628 }
629 hwstats->lxoffrxc += data;
630
631 /* refill credits (no tx hang) if we received xoff */
632 if (!data)
633 return;
634
635 for (i = 0; i < adapter->num_tx_queues; i++)
636 clear_bit(__IXGBE_HANG_CHECK_ARMED,
637 &adapter->tx_ring[i]->state);
638 return;
639 } else if (!(adapter->dcb_cfg.pfc_mode_enable))
640 return;
641
642 /* update stats for each tc, only valid with PFC enabled */
643 for (i = 0; i < MAX_TX_PACKET_BUFFERS; i++) {
644 switch (hw->mac.type) {
645 case ixgbe_mac_82598EB:
646 xoff[i] = IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
bd508178 647 break;
c84d324c
JF		 648 default:
649 xoff[i] = IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
26f23d82 650 }
c84d324c
JF		 651 hwstats->pxoffrxc[i] += xoff[i];
652 }
653
654 /* disarm tx queues that have received xoff frames */
655 for (i = 0; i < adapter->num_tx_queues; i++) {
656 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
fb5475ff 657 u8 tc = tx_ring->dcb_tc;
c84d324c
JF		 658
659 if (xoff[tc])
660 clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state);
26f23d82 661 }
26f23d82
YZ		 662}
663
c84d324c 664static u64 ixgbe_get_tx_completed(struct ixgbe_ring *ring)
9a799d71 665{
c84d324c
JF		 666 return ring->tx_stats.completed;
667}
668
669static u64 ixgbe_get_tx_pending(struct ixgbe_ring *ring)
670{
671 struct ixgbe_adapter *adapter = netdev_priv(ring->netdev);
e01c31a5 672 struct ixgbe_hw *hw = &adapter->hw;
e01c31a5 673
c84d324c
JF		 674 u32 head = IXGBE_READ_REG(hw, IXGBE_TDH(ring->reg_idx));
675 u32 tail = IXGBE_READ_REG(hw, IXGBE_TDT(ring->reg_idx));
676
677 if (head != tail)
678 return (head < tail) ?
679 tail - head : (tail + ring->count - head);
680
681 return 0;
682}
683
684static inline bool ixgbe_check_tx_hang(struct ixgbe_ring *tx_ring)
685{
686 u32 tx_done = ixgbe_get_tx_completed(tx_ring);
687 u32 tx_done_old = tx_ring->tx_stats.tx_done_old;
688 u32 tx_pending = ixgbe_get_tx_pending(tx_ring);
689 bool ret = false;
690
7d637bcc 691 clear_check_for_tx_hang(tx_ring);
c84d324c
JF		 692
693 /*
694 * Check for a hung queue, but be thorough. This verifies
695 * that a transmit has been completed since the previous
696 * check AND there is at least one packet pending. The
697 * ARMED bit is set to indicate a potential hang. The
698 * bit is cleared if a pause frame is received to remove
699 * false hang detection due to PFC or 802.3x frames. By
700 * requiring this to fail twice we avoid races with
701 * pfc clearing the ARMED bit and conditions where we
702 * run the check_tx_hang logic with a transmit completion
703 * pending but without time to complete it yet.
704 */
705 if ((tx_done_old == tx_done) && tx_pending) {
706 /* make sure it is true for two checks in a row */
707 ret = test_and_set_bit(__IXGBE_HANG_CHECK_ARMED,
708 &tx_ring->state);
709 } else {
710 /* update completed stats and continue */
711 tx_ring->tx_stats.tx_done_old = tx_done;
712 /* reset the countdown */
713 clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state);
9a799d71
AK		 714 }
715
c84d324c 716 return ret;
9a799d71
AK		 717}
718
c83c6cbd
AD		 719/**
720 * ixgbe_tx_timeout_reset - initiate reset due to Tx timeout
721 * @adapter: driver private struct
722 **/
723static void ixgbe_tx_timeout_reset(struct ixgbe_adapter *adapter)
724{
725
726 /* Do the reset outside of interrupt context */
727 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
728 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
729 ixgbe_service_event_schedule(adapter);
730 }
731}
e01c31a5 732
9a799d71
AK		 733/**
734 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
fe49f04a 735 * @q_vector: structure containing interrupt and ring information
e01c31a5 736 * @tx_ring: tx ring to clean
9a799d71 737 **/
fe49f04a 738static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 739 struct ixgbe_ring *tx_ring)
9a799d71 740{
fe49f04a 741 struct ixgbe_adapter *adapter = q_vector->adapter;
d3d00239
AD		 742 struct ixgbe_tx_buffer *tx_buffer;
743 union ixgbe_adv_tx_desc *tx_desc;
e01c31a5 744 unsigned int total_bytes = 0, total_packets = 0;
59224555 745 unsigned int budget = q_vector->tx.work_limit;
d3d00239 746 u16 i = tx_ring->next_to_clean;
9a799d71 747
d3d00239
AD		 748 tx_buffer = &tx_ring->tx_buffer_info[i];
749 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
12207e49 750
30065e63 751 for (; budget; budget--) {
d3d00239
AD		 752 union ixgbe_adv_tx_desc *eop_desc = tx_buffer->next_to_watch;
753
754 /* if next_to_watch is not set then there is no work pending */
755 if (!eop_desc)
756 break;
757
758 /* if DD is not set pending work has not been completed */
759 if (!(eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)))
760 break;
8ad494b0 761
d3d00239
AD		 762 /* count the packet as being completed */
763 tx_ring->tx_stats.completed++;
764
765 /* clear next_to_watch to prevent false hangs */
766 tx_buffer->next_to_watch = NULL;
8ad494b0 767
d3d00239
AD		 768 /* prevent any other reads prior to eop_desc being verified */
769 rmb();
770
771 do {
772 ixgbe_unmap_tx_resource(tx_ring, tx_buffer);
8ad494b0 773 tx_desc->wb.status = 0;
d3d00239
AD		 774 if (likely(tx_desc == eop_desc)) {
775 eop_desc = NULL;
776 dev_kfree_skb_any(tx_buffer->skb);
777 tx_buffer->skb = NULL;
778
779 total_bytes += tx_buffer->bytecount;
780 total_packets += tx_buffer->gso_segs;
781 }
9a799d71 782
d3d00239
AD		 783 tx_buffer++;
784 tx_desc++;
8ad494b0 785 i++;
d3d00239 786 if (unlikely(i == tx_ring->count)) {
8ad494b0 787 i = 0;
e01c31a5 788
d3d00239
AD		 789 tx_buffer = tx_ring->tx_buffer_info;
790 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, 0);
e092be60 791 }
e01c31a5 792
d3d00239 793 } while (eop_desc);
12207e49
PWJ		 794 }
795
9a799d71 796 tx_ring->next_to_clean = i;
d3d00239 797 u64_stats_update_begin(&tx_ring->syncp);
b953799e 798 tx_ring->stats.bytes += total_bytes;
bd198058 799 tx_ring->stats.packets += total_packets;
d3d00239 800 u64_stats_update_end(&tx_ring->syncp);
bd198058
AD		 801 q_vector->tx.total_bytes += total_bytes;
802 q_vector->tx.total_packets += total_packets;
b953799e 803
c84d324c
JF		 804 if (check_for_tx_hang(tx_ring) && ixgbe_check_tx_hang(tx_ring)) {
805 /* schedule immediate reset if we believe we hung */
806 struct ixgbe_hw *hw = &adapter->hw;
d3d00239 807 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
c84d324c
JF		 808 e_err(drv, "Detected Tx Unit Hang\n"
809 " Tx Queue <%d>\n"
810 " TDH, TDT <%x>, <%x>\n"
811 " next_to_use <%x>\n"
812 " next_to_clean <%x>\n"
813 "tx_buffer_info[next_to_clean]\n"
814 " time_stamp <%lx>\n"
815 " jiffies <%lx>\n",
816 tx_ring->queue_index,
817 IXGBE_READ_REG(hw, IXGBE_TDH(tx_ring->reg_idx)),
818 IXGBE_READ_REG(hw, IXGBE_TDT(tx_ring->reg_idx)),
d3d00239
AD		 819 tx_ring->next_to_use, i,
820 tx_ring->tx_buffer_info[i].time_stamp, jiffies);
c84d324c
JF		 821
822 netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
823
824 e_info(probe,
825 "tx hang %d detected on queue %d, resetting adapter\n",
826 adapter->tx_timeout_count + 1, tx_ring->queue_index);
827
b953799e 828 /* schedule immediate reset if we believe we hung */
c83c6cbd 829 ixgbe_tx_timeout_reset(adapter);
b953799e
AD		 830
831 /* the adapter is about to reset, no point in enabling stuff */
59224555 832 return true;
b953799e 833 }
9a799d71 834
e092be60 835#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
30065e63 836 if (unlikely(total_packets && netif_carrier_ok(tx_ring->netdev) &&
7d4987de 837 (ixgbe_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 838 /* Make sure that anybody stopping the queue after this
839 * sees the new next_to_clean.
840 */
841 smp_mb();
fc77dc3c 842 if (__netif_subqueue_stopped(tx_ring->netdev, tx_ring->queue_index) &&
30eba97a 843 !test_bit(__IXGBE_DOWN, &adapter->state)) {
fc77dc3c 844 netif_wake_subqueue(tx_ring->netdev, tx_ring->queue_index);
5b7da515 845 ++tx_ring->tx_stats.restart_queue;
30eba97a 846 }
e092be60 847 }
9a799d71 848
59224555 849 return !!budget;
9a799d71
AK		 850}
851
5dd2d332 852#ifdef CONFIG_IXGBE_DCA
bd0362dd 853static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
33cf09c9
AD		 854 struct ixgbe_ring *rx_ring,
855 int cpu)
bd0362dd 856{
33cf09c9 857 struct ixgbe_hw *hw = &adapter->hw;
bd0362dd 858 u32 rxctrl;
33cf09c9
AD		 859 u8 reg_idx = rx_ring->reg_idx;
860
861 rxctrl = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(reg_idx));
862 switch (hw->mac.type) {
863 case ixgbe_mac_82598EB:
864 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK;
263a84e7 865 rxctrl |= dca3_get_tag(rx_ring->dev, cpu);
33cf09c9
AD		 866 break;
867 case ixgbe_mac_82599EB:
b93a2226 868 case ixgbe_mac_X540:
33cf09c9 869 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK_82599;
263a84e7 870 rxctrl |= (dca3_get_tag(rx_ring->dev, cpu) <<
33cf09c9
AD		 871 IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599);
872 break;
873 default:
874 break;
bd0362dd 875 }
33cf09c9
AD		 876 rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN;
877 rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN;
878 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_RRO_EN);
33cf09c9 879 IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(reg_idx), rxctrl);
bd0362dd
JC		 880}
881
882static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
33cf09c9
AD		 883 struct ixgbe_ring *tx_ring,
884 int cpu)
bd0362dd 885{
33cf09c9 886 struct ixgbe_hw *hw = &adapter->hw;
bd0362dd 887 u32 txctrl;
33cf09c9
AD		 888 u8 reg_idx = tx_ring->reg_idx;
889
890 switch (hw->mac.type) {
891 case ixgbe_mac_82598EB:
892 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(reg_idx));
893 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK;
263a84e7 894 txctrl |= dca3_get_tag(tx_ring->dev, cpu);
33cf09c9 895 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
33cf09c9
AD		 896 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(reg_idx), txctrl);
897 break;
898 case ixgbe_mac_82599EB:
b93a2226 899 case ixgbe_mac_X540:
33cf09c9
AD		 900 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(reg_idx));
901 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK_82599;
263a84e7 902 txctrl |= (dca3_get_tag(tx_ring->dev, cpu) <<
33cf09c9
AD		 903 IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599);
904 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
33cf09c9
AD		 905 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(reg_idx), txctrl);
906 break;
907 default:
908 break;
909 }
910}
911
912static void ixgbe_update_dca(struct ixgbe_q_vector *q_vector)
913{
914 struct ixgbe_adapter *adapter = q_vector->adapter;
efe3d3c8 915 struct ixgbe_ring *ring;
bd0362dd 916 int cpu = get_cpu();
bd0362dd 917
33cf09c9
AD		 918 if (q_vector->cpu == cpu)
919 goto out_no_update;
920
efe3d3c8
AD		 921 for (ring = q_vector->tx.ring; ring != NULL; ring = ring->next)
922 ixgbe_update_tx_dca(adapter, ring, cpu);
33cf09c9 923
efe3d3c8
AD		 924 for (ring = q_vector->rx.ring; ring != NULL; ring = ring->next)
925 ixgbe_update_rx_dca(adapter, ring, cpu);
33cf09c9
AD		 926
927 q_vector->cpu = cpu;
928out_no_update:
bd0362dd
JC		 929 put_cpu();
930}
931
932static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
933{
33cf09c9 934 int num_q_vectors;
bd0362dd
JC		 935 int i;
936
937 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
938 return;
939
e35ec126
AD		 940 /* always use CB2 mode, difference is masked in the CB driver */
941 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
942
33cf09c9
AD		 943 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
944 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
945 else
946 num_q_vectors = 1;
947
948 for (i = 0; i < num_q_vectors; i++) {
949 adapter->q_vector[i]->cpu = -1;
950 ixgbe_update_dca(adapter->q_vector[i]);
bd0362dd
JC		 951 }
952}
953
954static int __ixgbe_notify_dca(struct device *dev, void *data)
955{
c60fbb00 956 struct ixgbe_adapter *adapter = dev_get_drvdata(dev);
bd0362dd
JC		 957 unsigned long event = *(unsigned long *)data;
958
2a72c31e 959 if (!(adapter->flags & IXGBE_FLAG_DCA_CAPABLE))
33cf09c9
AD		 960 return 0;
961
bd0362dd
JC		 962 switch (event) {
963 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 964 /* if we're already enabled, don't do it again */
965 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
966 break;
652f093f 967 if (dca_add_requester(dev) == 0) {
96b0e0f6 968 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 969 ixgbe_setup_dca(adapter);
970 break;
971 }
972 /* Fall Through since DCA is disabled. */
973 case DCA_PROVIDER_REMOVE:
974 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
975 dca_remove_requester(dev);
976 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
977 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
978 }
979 break;
980 }
981
652f093f 982 return 0;
bd0362dd 983}
5dd2d332 984#endif /* CONFIG_IXGBE_DCA */
67a74ee2
ET		 985
986static inline void ixgbe_rx_hash(union ixgbe_adv_rx_desc *rx_desc,
987 struct sk_buff *skb)
988{
989 skb->rxhash = le32_to_cpu(rx_desc->wb.lower.hi_dword.rss);
990}
991
ff886dfc
AD		 992/**
993 * ixgbe_rx_is_fcoe - check the rx desc for incoming pkt type
994 * @adapter: address of board private structure
995 * @rx_desc: advanced rx descriptor
996 *
997 * Returns : true if it is FCoE pkt
998 */
999static inline bool ixgbe_rx_is_fcoe(struct ixgbe_adapter *adapter,
1000 union ixgbe_adv_rx_desc *rx_desc)
1001{
1002 __le16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1003
1004 return (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) &&
1005 ((pkt_info & cpu_to_le16(IXGBE_RXDADV_PKTTYPE_ETQF_MASK)) ==
1006 (cpu_to_le16(IXGBE_ETQF_FILTER_FCOE <<
1007 IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT)));
1008}
1009
9a799d71
AK		 1010/**
1011 * ixgbe_receive_skb - Send a completed packet up the stack
1012 * @adapter: board private structure
1013 * @skb: packet to send up
177db6ff
MC		 1014 * @status: hardware indication of status of receive
1015 * @rx_ring: rx descriptor ring (for a specific queue) to setup
1016 * @rx_desc: rx descriptor
9a799d71 1017 **/
78b6f4ce 1018static void ixgbe_receive_skb(struct ixgbe_q_vector *q_vector,
e8e9f696
JP		 1019 struct sk_buff *skb, u8 status,
1020 struct ixgbe_ring *ring,
1021 union ixgbe_adv_rx_desc *rx_desc)
9a799d71 1022{
78b6f4ce
HX		 1023 struct ixgbe_adapter *adapter = q_vector->adapter;
1024 struct napi_struct *napi = &q_vector->napi;
177db6ff
MC		 1025 bool is_vlan = (status & IXGBE_RXD_STAT_VP);
1026 u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
9a799d71 1027
f62bbb5e
JG		 1028 if (is_vlan && (tag & VLAN_VID_MASK))
1029 __vlan_hwaccel_put_tag(skb, tag);
1030
1031 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL))
1032 napi_gro_receive(napi, skb);
1033 else
1034 netif_rx(skb);
9a799d71
AK		 1035}
1036
e59bd25d
AV		 1037/**
1038 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
1039 * @adapter: address of board private structure
1040 * @status_err: hardware indication of status of receive
1041 * @skb: skb currently being received and modified
ff886dfc 1042 * @status_err: status error value of last descriptor in packet
e59bd25d 1043 **/
9a799d71 1044static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter,
8bae1b2b 1045 union ixgbe_adv_rx_desc *rx_desc,
ff886dfc
AD		 1046 struct sk_buff *skb,
1047 u32 status_err)
9a799d71 1048{
ff886dfc 1049 skb->ip_summed = CHECKSUM_NONE;
9a799d71 1050
712744be
JB		 1051 /* Rx csum disabled */
1052 if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED))
9a799d71 1053 return;
e59bd25d
AV		 1054
1055 /* if IP and error */
1056 if ((status_err & IXGBE_RXD_STAT_IPCS) &&
1057 (status_err & IXGBE_RXDADV_ERR_IPE)) {
9a799d71
AK		 1058 adapter->hw_csum_rx_error++;
1059 return;
1060 }
e59bd25d
AV		 1061
1062 if (!(status_err & IXGBE_RXD_STAT_L4CS))
1063 return;
1064
1065 if (status_err & IXGBE_RXDADV_ERR_TCPE) {
8bae1b2b
DS		 1066 u16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1067
1068 /*
1069 * 82599 errata, UDP frames with a 0 checksum can be marked as
1070 * checksum errors.
1071 */
1072 if ((pkt_info & IXGBE_RXDADV_PKTTYPE_UDP) &&
1073 (adapter->hw.mac.type == ixgbe_mac_82599EB))
1074 return;
1075
e59bd25d
AV		 1076 adapter->hw_csum_rx_error++;
1077 return;
1078 }
1079
9a799d71 1080 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 1081 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 1082}
1083
84ea2591 1084static inline void ixgbe_release_rx_desc(struct ixgbe_ring *rx_ring, u32 val)
e8e26350
PW		 1085{
1086 /*
1087 * Force memory writes to complete before letting h/w
1088 * know there are new descriptors to fetch. (Only
1089 * applicable for weak-ordered memory model archs,
1090 * such as IA-64).
1091 */
1092 wmb();
84ea2591 1093 writel(val, rx_ring->tail);
e8e26350
PW		 1094}
1095
9a799d71
AK		 1096/**
1097 * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split
fc77dc3c
AD		 1098 * @rx_ring: ring to place buffers on
1099 * @cleaned_count: number of buffers to replace
9a799d71 1100 **/
fc77dc3c 1101void ixgbe_alloc_rx_buffers(struct ixgbe_ring *rx_ring, u16 cleaned_count)
9a799d71 1102{
9a799d71 1103 union ixgbe_adv_rx_desc *rx_desc;
3a581073 1104 struct ixgbe_rx_buffer *bi;
d5f398ed
AD		 1105 struct sk_buff *skb;
1106 u16 i = rx_ring->next_to_use;
9a799d71 1107
fc77dc3c
AD		 1108 /* do nothing if no valid netdev defined */
1109 if (!rx_ring->netdev)
1110 return;
1111
9a799d71 1112 while (cleaned_count--) {
31f05a2d 1113 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i);
d5f398ed
AD		 1114 bi = &rx_ring->rx_buffer_info[i];
1115 skb = bi->skb;
9a799d71 1116
d5f398ed 1117 if (!skb) {
fc77dc3c 1118 skb = netdev_alloc_skb_ip_align(rx_ring->netdev,
d5f398ed 1119 rx_ring->rx_buf_len);
9a799d71 1120 if (!skb) {
5b7da515 1121 rx_ring->rx_stats.alloc_rx_buff_failed++;
9a799d71
AK		 1122 goto no_buffers;
1123 }
d716a7d8
AD		 1124 /* initialize queue mapping */
1125 skb_record_rx_queue(skb, rx_ring->queue_index);
d5f398ed 1126 bi->skb = skb;
d716a7d8 1127 }
9a799d71 1128
d716a7d8 1129 if (!bi->dma) {
b6ec895e 1130 bi->dma = dma_map_single(rx_ring->dev,
d5f398ed 1131 skb->data,
e8e9f696 1132 rx_ring->rx_buf_len,
1b507730 1133 DMA_FROM_DEVICE);
b6ec895e 1134 if (dma_mapping_error(rx_ring->dev, bi->dma)) {
5b7da515 1135 rx_ring->rx_stats.alloc_rx_buff_failed++;
d5f398ed
AD		 1136 bi->dma = 0;
1137 goto no_buffers;
1138 }
9a799d71 1139 }
d5f398ed 1140
7d637bcc 1141 if (ring_is_ps_enabled(rx_ring)) {
d5f398ed 1142 if (!bi->page) {
fc77dc3c 1143 bi->page = netdev_alloc_page(rx_ring->netdev);
d5f398ed 1144 if (!bi->page) {
5b7da515 1145 rx_ring->rx_stats.alloc_rx_page_failed++;
d5f398ed
AD		 1146 goto no_buffers;
1147 }
1148 }
1149
1150 if (!bi->page_dma) {
1151 /* use a half page if we're re-using */
1152 bi->page_offset ^= PAGE_SIZE / 2;
b6ec895e 1153 bi->page_dma = dma_map_page(rx_ring->dev,
d5f398ed
AD		 1154 bi->page,
1155 bi->page_offset,
1156 PAGE_SIZE / 2,
1157 DMA_FROM_DEVICE);
b6ec895e 1158 if (dma_mapping_error(rx_ring->dev,
d5f398ed 1159 bi->page_dma)) {
5b7da515 1160 rx_ring->rx_stats.alloc_rx_page_failed++;
d5f398ed
AD		 1161 bi->page_dma = 0;
1162 goto no_buffers;
1163 }
1164 }
1165
1166 /* Refresh the desc even if buffer_addrs didn't change
1167 * because each write-back erases this info. */
3a581073
JB		 1168 rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma);
1169 rx_desc->read.hdr_addr = cpu_to_le64(bi->dma);
9a799d71 1170 } else {
3a581073 1171 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
84418e3b 1172 rx_desc->read.hdr_addr = 0;
9a799d71
AK		 1173 }
1174
1175 i++;
1176 if (i == rx_ring->count)
1177 i = 0;
9a799d71 1178 }
7c6e0a43 1179
9a799d71
AK		 1180no_buffers:
1181 if (rx_ring->next_to_use != i) {
1182 rx_ring->next_to_use = i;
84ea2591 1183 ixgbe_release_rx_desc(rx_ring, i);
9a799d71
AK		 1184 }
1185}
1186
c267fc16 1187static inline u16 ixgbe_get_hlen(union ixgbe_adv_rx_desc *rx_desc)
7c6e0a43 1188{
c267fc16
AD		 1189 /* HW will not DMA in data larger than the given buffer, even if it
1190 * parses the (NFS, of course) header to be larger. In that case, it
1191 * fills the header buffer and spills the rest into the page.
1192 */
1193 u16 hdr_info = le16_to_cpu(rx_desc->wb.lower.lo_dword.hs_rss.hdr_info);
1194 u16 hlen = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >>
1195 IXGBE_RXDADV_HDRBUFLEN_SHIFT;
1196 if (hlen > IXGBE_RX_HDR_SIZE)
1197 hlen = IXGBE_RX_HDR_SIZE;
1198 return hlen;
7c6e0a43
JB		 1199}
1200
f8212f97
AD		 1201/**
1202 * ixgbe_transform_rsc_queue - change rsc queue into a full packet
1203 * @skb: pointer to the last skb in the rsc queue
1204 *
1205 * This function changes a queue full of hw rsc buffers into a completed
1206 * packet. It uses the ->prev pointers to find the first packet and then
1207 * turns it into the frag list owner.
1208 **/
aa80175a 1209static inline struct sk_buff *ixgbe_transform_rsc_queue(struct sk_buff *skb)
f8212f97
AD		 1210{
1211 unsigned int frag_list_size = 0;
aa80175a 1212 unsigned int skb_cnt = 1;
f8212f97
AD		 1213
1214 while (skb->prev) {
1215 struct sk_buff *prev = skb->prev;
1216 frag_list_size += skb->len;
1217 skb->prev = NULL;
1218 skb = prev;
aa80175a 1219 skb_cnt++;
f8212f97
AD		 1220 }
1221
1222 skb_shinfo(skb)->frag_list = skb->next;
1223 skb->next = NULL;
1224 skb->len += frag_list_size;
1225 skb->data_len += frag_list_size;
1226 skb->truesize += frag_list_size;
aa80175a
AD		 1227 IXGBE_RSC_CB(skb)->skb_cnt = skb_cnt;
1228
f8212f97
AD		 1229 return skb;
1230}
1231
aa80175a
AD		 1232static inline bool ixgbe_get_rsc_state(union ixgbe_adv_rx_desc *rx_desc)
1233{
1234 return !!(le32_to_cpu(rx_desc->wb.lower.lo_dword.data) &
1235 IXGBE_RXDADV_RSCCNT_MASK);
1236}
43634e82 1237
4ff7fb12 1238static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 1239 struct ixgbe_ring *rx_ring,
4ff7fb12 1240 int budget)
9a799d71 1241{
78b6f4ce 1242 struct ixgbe_adapter *adapter = q_vector->adapter;
9a799d71
AK		 1243 union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
1244 struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer;
1245 struct sk_buff *skb;
d2f4fbe2 1246 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
c267fc16 1247 const int current_node = numa_node_id();
3d8fd385
YZ		 1248#ifdef IXGBE_FCOE
1249 int ddp_bytes = 0;
1250#endif /* IXGBE_FCOE */
c267fc16
AD		 1251 u32 staterr;
1252 u16 i;
1253 u16 cleaned_count = 0;
aa80175a 1254 bool pkt_is_rsc = false;
9a799d71
AK		 1255
1256 i = rx_ring->next_to_clean;
31f05a2d 1257 rx_desc = IXGBE_RX_DESC_ADV(rx_ring, i);
9a799d71 1258 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
9a799d71
AK		 1259
1260 while (staterr & IXGBE_RXD_STAT_DD) {
7c6e0a43 1261 u32 upper_len = 0;
9a799d71 1262
3c945e5b 1263 rmb(); /* read descriptor and rx_buffer_info after status DD */
9a799d71 1264
c267fc16
AD		 1265 rx_buffer_info = &rx_ring->rx_buffer_info[i];
1266
9a799d71 1267 skb = rx_buffer_info->skb;
9a799d71 1268 rx_buffer_info->skb = NULL;
c267fc16 1269 prefetch(skb->data);
9a799d71 1270
c267fc16 1271 if (ring_is_rsc_enabled(rx_ring))
aa80175a 1272 pkt_is_rsc = ixgbe_get_rsc_state(rx_desc);
c267fc16 1273
b811ce91
JB		 1274 /* linear means we are building an skb from multiple pages */
1275 if (!skb_is_nonlinear(skb)) {
c267fc16 1276 u16 hlen;
aa80175a 1277 if (pkt_is_rsc &&
c267fc16
AD		 1278 !(staterr & IXGBE_RXD_STAT_EOP) &&
1279 !skb->prev) {
43634e82
MC		 1280 /*
1281 * When HWRSC is enabled, delay unmapping
1282 * of the first packet. It carries the
1283 * header information, HW may still
1284 * access the header after the writeback.
1285 * Only unmap it when EOP is reached
1286 */
e8171aaa 1287 IXGBE_RSC_CB(skb)->delay_unmap = true;
43634e82 1288 IXGBE_RSC_CB(skb)->dma = rx_buffer_info->dma;
e8171aaa 1289 } else {
b6ec895e 1290 dma_unmap_single(rx_ring->dev,
e8e9f696
JP		 1291 rx_buffer_info->dma,
1292 rx_ring->rx_buf_len,
1293 DMA_FROM_DEVICE);
e8171aaa 1294 }
4f57ca6e 1295 rx_buffer_info->dma = 0;
c267fc16
AD		 1296
1297 if (ring_is_ps_enabled(rx_ring)) {
1298 hlen = ixgbe_get_hlen(rx_desc);
1299 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
1300 } else {
1301 hlen = le16_to_cpu(rx_desc->wb.upper.length);
1302 }
1303
1304 skb_put(skb, hlen);
1305 } else {
1306 /* assume packet split since header is unmapped */
1307 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
9a799d71
AK		 1308 }
1309
1310 if (upper_len) {
b6ec895e
AD		 1311 dma_unmap_page(rx_ring->dev,
1312 rx_buffer_info->page_dma,
1313 PAGE_SIZE / 2,
1314 DMA_FROM_DEVICE);
9a799d71
AK		 1315 rx_buffer_info->page_dma = 0;
1316 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
e8e9f696
JP		 1317 rx_buffer_info->page,
1318 rx_buffer_info->page_offset,
1319 upper_len);
762f4c57 1320
c267fc16
AD		 1321 if ((page_count(rx_buffer_info->page) == 1) &&
1322 (page_to_nid(rx_buffer_info->page) == current_node))
762f4c57 1323 get_page(rx_buffer_info->page);
c267fc16
AD		 1324 else
1325 rx_buffer_info->page = NULL;
9a799d71
AK		 1326
1327 skb->len += upper_len;
1328 skb->data_len += upper_len;
98130646 1329 skb->truesize += PAGE_SIZE / 2;
9a799d71
AK		 1330 }
1331
1332 i++;
1333 if (i == rx_ring->count)
1334 i = 0;
9a799d71 1335
31f05a2d 1336 next_rxd = IXGBE_RX_DESC_ADV(rx_ring, i);
9a799d71 1337 prefetch(next_rxd);
9a799d71 1338 cleaned_count++;
f8212f97 1339
aa80175a 1340 if (pkt_is_rsc) {
f8212f97
AD		 1341 u32 nextp = (staterr & IXGBE_RXDADV_NEXTP_MASK) >>
1342 IXGBE_RXDADV_NEXTP_SHIFT;
1343 next_buffer = &rx_ring->rx_buffer_info[nextp];
f8212f97
AD		 1344 } else {
1345 next_buffer = &rx_ring->rx_buffer_info[i];
1346 }
1347
c267fc16 1348 if (!(staterr & IXGBE_RXD_STAT_EOP)) {
7d637bcc 1349 if (ring_is_ps_enabled(rx_ring)) {
f8212f97
AD		 1350 rx_buffer_info->skb = next_buffer->skb;
1351 rx_buffer_info->dma = next_buffer->dma;
1352 next_buffer->skb = skb;
1353 next_buffer->dma = 0;
1354 } else {
1355 skb->next = next_buffer->skb;
1356 skb->next->prev = skb;
1357 }
5b7da515 1358 rx_ring->rx_stats.non_eop_descs++;
9a799d71
AK		 1359 goto next_desc;
1360 }
1361
aa80175a
AD		 1362 if (skb->prev) {
1363 skb = ixgbe_transform_rsc_queue(skb);
1364 /* if we got here without RSC the packet is invalid */
1365 if (!pkt_is_rsc) {
1366 __pskb_trim(skb, 0);
1367 rx_buffer_info->skb = skb;
1368 goto next_desc;
1369 }
1370 }
c267fc16
AD		 1371
1372 if (ring_is_rsc_enabled(rx_ring)) {
1373 if (IXGBE_RSC_CB(skb)->delay_unmap) {
1374 dma_unmap_single(rx_ring->dev,
1375 IXGBE_RSC_CB(skb)->dma,
1376 rx_ring->rx_buf_len,
1377 DMA_FROM_DEVICE);
1378 IXGBE_RSC_CB(skb)->dma = 0;
1379 IXGBE_RSC_CB(skb)->delay_unmap = false;
1380 }
aa80175a
AD		 1381 }
1382 if (pkt_is_rsc) {
c267fc16
AD		 1383 if (ring_is_ps_enabled(rx_ring))
1384 rx_ring->rx_stats.rsc_count +=
aa80175a 1385 skb_shinfo(skb)->nr_frags;
c267fc16 1386 else
aa80175a
AD		 1387 rx_ring->rx_stats.rsc_count +=
1388 IXGBE_RSC_CB(skb)->skb_cnt;
c267fc16
AD		 1389 rx_ring->rx_stats.rsc_flush++;
1390 }
1391
1392 /* ERR_MASK will only have valid bits if EOP set */
ff886dfc
AD		 1393 if (unlikely(staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK)) {
1394 dev_kfree_skb_any(skb);
9a799d71
AK		 1395 goto next_desc;
1396 }
1397
ff886dfc 1398 ixgbe_rx_checksum(adapter, rx_desc, skb, staterr);
67a74ee2
ET		 1399 if (adapter->netdev->features & NETIF_F_RXHASH)
1400 ixgbe_rx_hash(rx_desc, skb);
d2f4fbe2
AV		 1401
1402 /* probably a little skewed due to removing CRC */
1403 total_rx_bytes += skb->len;
1404 total_rx_packets++;
1405
fc77dc3c 1406 skb->protocol = eth_type_trans(skb, rx_ring->netdev);
332d4a7d
YZ		 1407#ifdef IXGBE_FCOE
1408 /* if ddp, not passing to ULD unless for FCP_RSP or error */
ff886dfc
AD		 1409 if (ixgbe_rx_is_fcoe(adapter, rx_desc)) {
1410 ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb,
1411 staterr);
63d635b2
AD		 1412 if (!ddp_bytes) {
1413 dev_kfree_skb_any(skb);
332d4a7d 1414 goto next_desc;
63d635b2 1415 }
3d8fd385 1416 }
332d4a7d 1417#endif /* IXGBE_FCOE */
fdaff1ce 1418 ixgbe_receive_skb(q_vector, skb, staterr, rx_ring, rx_desc);
9a799d71 1419
4ff7fb12 1420 budget--;
9a799d71
AK		 1421next_desc:
1422 rx_desc->wb.upper.status_error = 0;
1423
4ff7fb12 1424 if (!budget)
c267fc16
AD		 1425 break;
1426
9a799d71
AK		 1427 /* return some buffers to hardware, one at a time is too slow */
1428 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
fc77dc3c 1429 ixgbe_alloc_rx_buffers(rx_ring, cleaned_count);
9a799d71
AK		 1430 cleaned_count = 0;
1431 }
1432
1433 /* use prefetched values */
1434 rx_desc = next_rxd;
9a799d71 1435 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
177db6ff
MC		 1436 }
1437
9a799d71 1438 rx_ring->next_to_clean = i;
7d4987de 1439 cleaned_count = ixgbe_desc_unused(rx_ring);
9a799d71
AK		 1440
1441 if (cleaned_count)
fc77dc3c 1442 ixgbe_alloc_rx_buffers(rx_ring, cleaned_count);
9a799d71 1443
3d8fd385
YZ		 1444#ifdef IXGBE_FCOE
1445 /* include DDPed FCoE data */
1446 if (ddp_bytes > 0) {
1447 unsigned int mss;
1448
fc77dc3c 1449 mss = rx_ring->netdev->mtu - sizeof(struct fcoe_hdr) -
3d8fd385
YZ		 1450 sizeof(struct fc_frame_header) -
1451 sizeof(struct fcoe_crc_eof);
1452 if (mss > 512)
1453 mss &= ~511;
1454 total_rx_bytes += ddp_bytes;
1455 total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss);
1456 }
1457#endif /* IXGBE_FCOE */
1458
c267fc16
AD		 1459 u64_stats_update_begin(&rx_ring->syncp);
1460 rx_ring->stats.packets += total_rx_packets;
1461 rx_ring->stats.bytes += total_rx_bytes;
1462 u64_stats_update_end(&rx_ring->syncp);
bd198058
AD		 1463 q_vector->rx.total_packets += total_rx_packets;
1464 q_vector->rx.total_bytes += total_rx_bytes;
4ff7fb12
AD		 1465
1466 return !!budget;
9a799d71
AK		 1467}
1468
9a799d71
AK		 1469/**
1470 * ixgbe_configure_msix - Configure MSI-X hardware
1471 * @adapter: board private structure
1472 *
1473 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
1474 * interrupts.
1475 **/
1476static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
1477{
021230d4 1478 struct ixgbe_q_vector *q_vector;
efe3d3c8 1479 int q_vectors, v_idx;
021230d4 1480 u32 mask;
9a799d71 1481
021230d4 1482 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
9a799d71 1483
8e34d1aa
AD		 1484 /* Populate MSIX to EITR Select */
1485 if (adapter->num_vfs > 32) {
1486 u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1;
1487 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel);
1488 }
1489
4df10466
JB		 1490 /*
1491 * Populate the IVAR table and set the ITR values to the
021230d4
AV		 1492 * corresponding register.
1493 */
1494 for (v_idx = 0; v_idx < q_vectors; v_idx++) {
efe3d3c8 1495 struct ixgbe_ring *ring;
7a921c93 1496 q_vector = adapter->q_vector[v_idx];
021230d4 1497
efe3d3c8
AD		 1498 for (ring = q_vector->rx.ring; ring != NULL; ring = ring->next)
1499 ixgbe_set_ivar(adapter, 0, ring->reg_idx, v_idx);
1500
1501 for (ring = q_vector->tx.ring; ring != NULL; ring = ring->next)
1502 ixgbe_set_ivar(adapter, 1, ring->reg_idx, v_idx);
1503
d5bf4f67
ET		 1504 if (q_vector->tx.ring && !q_vector->rx.ring) {
1505 /* tx only vector */
1506 if (adapter->tx_itr_setting == 1)
1507 q_vector->itr = IXGBE_10K_ITR;
1508 else
1509 q_vector->itr = adapter->tx_itr_setting;
1510 } else {
1511 /* rx or rx/tx vector */
1512 if (adapter->rx_itr_setting == 1)
1513 q_vector->itr = IXGBE_20K_ITR;
1514 else
1515 q_vector->itr = adapter->rx_itr_setting;
1516 }
021230d4 1517
fe49f04a 1518 ixgbe_write_eitr(q_vector);
9a799d71
AK		 1519 }
1520
bd508178
AD		 1521 switch (adapter->hw.mac.type) {
1522 case ixgbe_mac_82598EB:
e8e26350 1523 ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
e8e9f696 1524 v_idx);
bd508178
AD		 1525 break;
1526 case ixgbe_mac_82599EB:
b93a2226 1527 case ixgbe_mac_X540:
e8e26350 1528 ixgbe_set_ivar(adapter, -1, 1, v_idx);
bd508178 1529 break;
bd508178
AD		 1530 default:
1531 break;
1532 }
021230d4
AV		 1533 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
1534
41fb9248 1535 /* set up to autoclear timer, and the vectors */
021230d4 1536 mask = IXGBE_EIMS_ENABLE_MASK;
d5bf4f67
ET		 1537 mask &= ~(IXGBE_EIMS_OTHER |
1538 IXGBE_EIMS_MAILBOX |
1539 IXGBE_EIMS_LSC);
1540
021230d4 1541 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 1542}
1543
f494e8fa
AV		 1544enum latency_range {
1545 lowest_latency = 0,
1546 low_latency = 1,
1547 bulk_latency = 2,
1548 latency_invalid = 255
1549};
1550
1551/**
1552 * ixgbe_update_itr - update the dynamic ITR value based on statistics
bd198058
AD		 1553 * @q_vector: structure containing interrupt and ring information
1554 * @ring_container: structure containing ring performance data
f494e8fa
AV		 1555 *
1556 * Stores a new ITR value based on packets and byte
1557 * counts during the last interrupt. The advantage of per interrupt
1558 * computation is faster updates and more accurate ITR for the current
1559 * traffic pattern. Constants in this function were computed
1560 * based on theoretical maximum wire speed and thresholds were set based
1561 * on testing data as well as attempting to minimize response time
1562 * while increasing bulk throughput.
1563 * this functionality is controlled by the InterruptThrottleRate module
1564 * parameter (see ixgbe_param.c)
1565 **/
bd198058
AD		 1566static void ixgbe_update_itr(struct ixgbe_q_vector *q_vector,
1567 struct ixgbe_ring_container *ring_container)
f494e8fa 1568{
f494e8fa 1569 u64 bytes_perint;
bd198058
AD		 1570 struct ixgbe_adapter *adapter = q_vector->adapter;
1571 int bytes = ring_container->total_bytes;
1572 int packets = ring_container->total_packets;
1573 u32 timepassed_us;
1574 u8 itr_setting = ring_container->itr;
f494e8fa
AV		 1575
1576 if (packets == 0)
bd198058 1577 return;
f494e8fa
AV		 1578
1579 /* simple throttlerate management
1580 * 0-20MB/s lowest (100000 ints/s)
1581 * 20-100MB/s low (20000 ints/s)
1582 * 100-1249MB/s bulk (8000 ints/s)
1583 */
1584 /* what was last interrupt timeslice? */
d5bf4f67 1585 timepassed_us = q_vector->itr >> 2;
f494e8fa
AV		 1586 bytes_perint = bytes / timepassed_us; /* bytes/usec */
1587
1588 switch (itr_setting) {
1589 case lowest_latency:
1590 if (bytes_perint > adapter->eitr_low)
bd198058 1591 itr_setting = low_latency;
f494e8fa
AV		 1592 break;
1593 case low_latency:
1594 if (bytes_perint > adapter->eitr_high)
bd198058 1595 itr_setting = bulk_latency;
f494e8fa 1596 else if (bytes_perint <= adapter->eitr_low)
bd198058 1597 itr_setting = lowest_latency;
f494e8fa
AV		 1598 break;
1599 case bulk_latency:
1600 if (bytes_perint <= adapter->eitr_high)
bd198058 1601 itr_setting = low_latency;
f494e8fa
AV		 1602 break;
1603 }
1604
bd198058
AD		 1605 /* clear work counters since we have the values we need */
1606 ring_container->total_bytes = 0;
1607 ring_container->total_packets = 0;
1608
1609 /* write updated itr to ring container */
1610 ring_container->itr = itr_setting;
f494e8fa
AV		 1611}
1612
509ee935
JB		 1613/**
1614 * ixgbe_write_eitr - write EITR register in hardware specific way
fe49f04a 1615 * @q_vector: structure containing interrupt and ring information
509ee935
JB		 1616 *
1617 * This function is made to be called by ethtool and by the driver
1618 * when it needs to update EITR registers at runtime. Hardware
1619 * specific quirks/differences are taken care of here.
1620 */
fe49f04a 1621void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector)
509ee935 1622{
fe49f04a 1623 struct ixgbe_adapter *adapter = q_vector->adapter;
509ee935 1624 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 1625 int v_idx = q_vector->v_idx;
d5bf4f67 1626 u32 itr_reg = q_vector->itr;
fe49f04a 1627
bd508178
AD		 1628 switch (adapter->hw.mac.type) {
1629 case ixgbe_mac_82598EB:
509ee935
JB		 1630 /* must write high and low 16 bits to reset counter */
1631 itr_reg |= (itr_reg << 16);
bd508178
AD		 1632 break;
1633 case ixgbe_mac_82599EB:
b93a2226 1634 case ixgbe_mac_X540:
509ee935
JB		 1635 /*
1636 * set the WDIS bit to not clear the timer bits and cause an
1637 * immediate assertion of the interrupt
1638 */
1639 itr_reg |= IXGBE_EITR_CNT_WDIS;
bd508178
AD		 1640 break;
1641 default:
1642 break;
509ee935
JB		 1643 }
1644 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg);
1645}
1646
bd198058 1647static void ixgbe_set_itr(struct ixgbe_q_vector *q_vector)
f494e8fa 1648{
d5bf4f67 1649 u32 new_itr = q_vector->itr;
bd198058 1650 u8 current_itr;
f494e8fa 1651
bd198058
AD		 1652 ixgbe_update_itr(q_vector, &q_vector->tx);
1653 ixgbe_update_itr(q_vector, &q_vector->rx);
f494e8fa 1654
08c8833b 1655 current_itr = max(q_vector->rx.itr, q_vector->tx.itr);
f494e8fa
AV		 1656
1657 switch (current_itr) {
1658 /* counts and packets in update_itr are dependent on these numbers */
1659 case lowest_latency:
d5bf4f67 1660 new_itr = IXGBE_100K_ITR;
f494e8fa
AV		 1661 break;
1662 case low_latency:
d5bf4f67 1663 new_itr = IXGBE_20K_ITR;
f494e8fa
AV		 1664 break;
1665 case bulk_latency:
d5bf4f67 1666 new_itr = IXGBE_8K_ITR;
f494e8fa 1667 break;
bd198058
AD		 1668 default:
1669 break;
f494e8fa
AV		 1670 }
1671
d5bf4f67 1672 if (new_itr != q_vector->itr) {
fe49f04a 1673 /* do an exponential smoothing */
d5bf4f67
ET		 1674 new_itr = (10 * new_itr * q_vector->itr) /
1675 ((9 * new_itr) + q_vector->itr);
509ee935 1676
bd198058 1677 /* save the algorithm value here */
d5bf4f67 1678 q_vector->itr = new_itr & IXGBE_MAX_EITR;
fe49f04a
AD		 1679
1680 ixgbe_write_eitr(q_vector);
f494e8fa 1681 }
f494e8fa
AV		 1682}
1683
119fc60a 1684/**
f0f9778d
AD		 1685 * ixgbe_check_overtemp_subtask - check for over tempurature
1686 * @adapter: pointer to adapter
119fc60a 1687 **/
f0f9778d 1688static void ixgbe_check_overtemp_subtask(struct ixgbe_adapter *adapter)
119fc60a 1689{
119fc60a
MC		 1690 struct ixgbe_hw *hw = &adapter->hw;
1691 u32 eicr = adapter->interrupt_event;
1692
f0f9778d 1693 if (test_bit(__IXGBE_DOWN, &adapter->state))
7ca647bd
JP		 1694 return;
1695
f0f9778d
AD		 1696 if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
1697 !(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_EVENT))
1698 return;
1699
1700 adapter->flags2 &= ~IXGBE_FLAG2_TEMP_SENSOR_EVENT;
1701
7ca647bd 1702 switch (hw->device_id) {
f0f9778d
AD		 1703 case IXGBE_DEV_ID_82599_T3_LOM:
1704 /*
1705 * Since the warning interrupt is for both ports
1706 * we don't have to check if:
1707 * - This interrupt wasn't for our port.
1708 * - We may have missed the interrupt so always have to
1709 * check if we got a LSC
1710 */
1711 if (!(eicr & IXGBE_EICR_GPI_SDP0) &&
1712 !(eicr & IXGBE_EICR_LSC))
1713 return;
1714
1715 if (!(eicr & IXGBE_EICR_LSC) && hw->mac.ops.check_link) {
1716 u32 autoneg;
1717 bool link_up = false;
7ca647bd 1718
7ca647bd
JP		 1719 hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
1720
f0f9778d
AD		 1721 if (link_up)
1722 return;
1723 }
1724
1725 /* Check if this is not due to overtemp */
1726 if (hw->phy.ops.check_overtemp(hw) != IXGBE_ERR_OVERTEMP)
1727 return;
1728
1729 break;
7ca647bd
JP		 1730 default:
1731 if (!(eicr & IXGBE_EICR_GPI_SDP0))
119fc60a 1732 return;
7ca647bd 1733 break;
119fc60a 1734 }
7ca647bd
JP		 1735 e_crit(drv,
1736 "Network adapter has been stopped because it has over heated. "
1737 "Restart the computer. If the problem persists, "
1738 "power off the system and replace the adapter\n");
f0f9778d
AD		 1739
1740 adapter->interrupt_event = 0;
119fc60a
MC		 1741}
1742
0befdb3e
JB		 1743static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
1744{
1745 struct ixgbe_hw *hw = &adapter->hw;
1746
1747 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
1748 (eicr & IXGBE_EICR_GPI_SDP1)) {
396e799c 1749 e_crit(probe, "Fan has stopped, replace the adapter\n");
0befdb3e
JB		 1750 /* write to clear the interrupt */
1751 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1752 }
1753}
cf8280ee 1754
4f51bf70
JK		 1755static void ixgbe_check_overtemp_event(struct ixgbe_adapter *adapter, u32 eicr)
1756{
1757 if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE))
1758 return;
1759
1760 switch (adapter->hw.mac.type) {
1761 case ixgbe_mac_82599EB:
1762 /*
1763 * Need to check link state so complete overtemp check
1764 * on service task
1765 */
1766 if (((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)) &&
1767 (!test_bit(__IXGBE_DOWN, &adapter->state))) {
1768 adapter->interrupt_event = eicr;
1769 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_EVENT;
1770 ixgbe_service_event_schedule(adapter);
1771 return;
1772 }
1773 return;
1774 case ixgbe_mac_X540:
1775 if (!(eicr & IXGBE_EICR_TS))
1776 return;
1777 break;
1778 default:
1779 return;
1780 }
1781
1782 e_crit(drv,
1783 "Network adapter has been stopped because it has over heated. "
1784 "Restart the computer. If the problem persists, "
1785 "power off the system and replace the adapter\n");
1786}
1787
e8e26350
PW		 1788static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr)
1789{
1790 struct ixgbe_hw *hw = &adapter->hw;
1791
73c4b7cd
AD		 1792 if (eicr & IXGBE_EICR_GPI_SDP2) {
1793 /* Clear the interrupt */
1794 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2);
7086400d
AD		 1795 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1796 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
1797 ixgbe_service_event_schedule(adapter);
1798 }
73c4b7cd
AD		 1799 }
1800
e8e26350
PW		 1801 if (eicr & IXGBE_EICR_GPI_SDP1) {
1802 /* Clear the interrupt */
1803 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
7086400d
AD		 1804 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1805 adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
1806 ixgbe_service_event_schedule(adapter);
1807 }
e8e26350
PW		 1808 }
1809}
1810
cf8280ee
JB		 1811static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
1812{
1813 struct ixgbe_hw *hw = &adapter->hw;
1814
1815 adapter->lsc_int++;
1816 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
1817 adapter->link_check_timeout = jiffies;
1818 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1819 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
8a0717f3 1820 IXGBE_WRITE_FLUSH(hw);
93c52dd0 1821 ixgbe_service_event_schedule(adapter);
cf8280ee
JB		 1822 }
1823}
1824
fe49f04a
AD		 1825static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter,
1826 u64 qmask)
1827{
1828 u32 mask;
bd508178 1829 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 1830
bd508178
AD		 1831 switch (hw->mac.type) {
1832 case ixgbe_mac_82598EB:
fe49f04a 1833 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
bd508178
AD		 1834 IXGBE_WRITE_REG(hw, IXGBE_EIMS, mask);
1835 break;
1836 case ixgbe_mac_82599EB:
b93a2226 1837 case ixgbe_mac_X540:
fe49f04a 1838 mask = (qmask & 0xFFFFFFFF);
bd508178
AD		 1839 if (mask)
1840 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
fe49f04a 1841 mask = (qmask >> 32);
bd508178
AD		 1842 if (mask)
1843 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
1844 break;
1845 default:
1846 break;
fe49f04a
AD		 1847 }
1848 /* skip the flush */
1849}
1850
1851static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter,
e8e9f696 1852 u64 qmask)
fe49f04a
AD		 1853{
1854 u32 mask;
bd508178 1855 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 1856
bd508178
AD		 1857 switch (hw->mac.type) {
1858 case ixgbe_mac_82598EB:
fe49f04a 1859 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
bd508178
AD		 1860 IXGBE_WRITE_REG(hw, IXGBE_EIMC, mask);
1861 break;
1862 case ixgbe_mac_82599EB:
b93a2226 1863 case ixgbe_mac_X540:
fe49f04a 1864 mask = (qmask & 0xFFFFFFFF);
bd508178
AD		 1865 if (mask)
1866 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), mask);
fe49f04a 1867 mask = (qmask >> 32);
bd508178
AD		 1868 if (mask)
1869 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), mask);
1870 break;
1871 default:
1872 break;
fe49f04a
AD		 1873 }
1874 /* skip the flush */
1875}
1876
021230d4 1877/**
2c4af694
AD		 1878 * ixgbe_irq_enable - Enable default interrupt generation settings
1879 * @adapter: board private structure
021230d4 1880 **/
2c4af694
AD		 1881static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter, bool queues,
1882 bool flush)
9a799d71 1883{
2c4af694 1884 u32 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE);
9a799d71 1885
2c4af694
AD		 1886 /* don't reenable LSC while waiting for link */
1887 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)
1888 mask &= ~IXGBE_EIMS_LSC;
9a799d71 1889
2c4af694 1890 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
4f51bf70
JK		 1891 switch (adapter->hw.mac.type) {
1892 case ixgbe_mac_82599EB:
1893 mask |= IXGBE_EIMS_GPI_SDP0;
1894 break;
1895 case ixgbe_mac_X540:
1896 mask |= IXGBE_EIMS_TS;
1897 break;
1898 default:
1899 break;
1900 }
2c4af694
AD		 1901 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
1902 mask |= IXGBE_EIMS_GPI_SDP1;
1903 switch (adapter->hw.mac.type) {
1904 case ixgbe_mac_82599EB:
2c4af694
AD		 1905 mask |= IXGBE_EIMS_GPI_SDP1;
1906 mask |= IXGBE_EIMS_GPI_SDP2;
858bc081
DS		 1907 case ixgbe_mac_X540:
1908 mask |= IXGBE_EIMS_ECC;
2c4af694
AD		 1909 mask |= IXGBE_EIMS_MAILBOX;
1910 break;
1911 default:
1912 break;
9a799d71 1913 }
2c4af694
AD		 1914 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) &&
1915 !(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT))
1916 mask |= IXGBE_EIMS_FLOW_DIR;
9a799d71 1917
2c4af694
AD		 1918 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
1919 if (queues)
1920 ixgbe_irq_enable_queues(adapter, ~0);
1921 if (flush)
1922 IXGBE_WRITE_FLUSH(&adapter->hw);
9a799d71
AK		 1923}
1924
2c4af694 1925static irqreturn_t ixgbe_msix_other(int irq, void *data)
f0848276 1926{
a65151ba 1927 struct ixgbe_adapter *adapter = data;
9a799d71 1928 struct ixgbe_hw *hw = &adapter->hw;
54037505 1929 u32 eicr;
91281fd3 1930
54037505
DS		 1931 /*
1932 * Workaround for Silicon errata. Use clear-by-write instead
1933 * of clear-by-read. Reading with EICS will return the
1934 * interrupt causes without clearing, which later be done
1935 * with the write to EICR.
1936 */
1937 eicr = IXGBE_READ_REG(hw, IXGBE_EICS);
1938 IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr);
33cf09c9 1939
cf8280ee
JB		 1940 if (eicr & IXGBE_EICR_LSC)
1941 ixgbe_check_lsc(adapter);
f0848276 1942
1cdd1ec8
GR		 1943 if (eicr & IXGBE_EICR_MAILBOX)
1944 ixgbe_msg_task(adapter);
efe3d3c8 1945
bd508178
AD		 1946 switch (hw->mac.type) {
1947 case ixgbe_mac_82599EB:
b93a2226 1948 case ixgbe_mac_X540:
2c4af694
AD		 1949 if (eicr & IXGBE_EICR_ECC)
1950 e_info(link, "Received unrecoverable ECC Err, please "
1951 "reboot\n");
c4cf55e5
PWJ		 1952 /* Handle Flow Director Full threshold interrupt */
1953 if (eicr & IXGBE_EICR_FLOW_DIR) {
d034acf1 1954 int reinit_count = 0;
c4cf55e5 1955 int i;
c4cf55e5 1956 for (i = 0; i < adapter->num_tx_queues; i++) {
d034acf1 1957 struct ixgbe_ring *ring = adapter->tx_ring[i];
7d637bcc 1958 if (test_and_clear_bit(__IXGBE_TX_FDIR_INIT_DONE,
d034acf1
AD		 1959 &ring->state))
1960 reinit_count++;
1961 }
1962 if (reinit_count) {
1963 /* no more flow director interrupts until after init */
1964 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_FLOW_DIR);
d034acf1
AD		 1965 adapter->flags2 |= IXGBE_FLAG2_FDIR_REQUIRES_REINIT;
1966 ixgbe_service_event_schedule(adapter);
c4cf55e5
PWJ		 1967 }
1968 }
f0f9778d 1969 ixgbe_check_sfp_event(adapter, eicr);
4f51bf70 1970 ixgbe_check_overtemp_event(adapter, eicr);
bd508178
AD		 1971 break;
1972 default:
1973 break;
c4cf55e5 1974 }
f0848276 1975
bd508178 1976 ixgbe_check_fan_failure(adapter, eicr);
efe3d3c8 1977
7086400d 1978 /* re-enable the original interrupt state, no lsc, no queues */
d4f80882 1979 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2c4af694 1980 ixgbe_irq_enable(adapter, false, false);
f0848276 1981
9a799d71 1982 return IRQ_HANDLED;
f0848276 1983}
91281fd3 1984
4ff7fb12 1985static irqreturn_t ixgbe_msix_clean_rings(int irq, void *data)
91281fd3 1986{
021230d4 1987 struct ixgbe_q_vector *q_vector = data;
91281fd3 1988
9b471446 1989 /* EIAM disabled interrupts (on this vector) for us */
91281fd3 1990
4ff7fb12
AD		 1991 if (q_vector->rx.ring || q_vector->tx.ring)
1992 napi_schedule(&q_vector->napi);
91281fd3 1993
9a799d71 1994 return IRQ_HANDLED;
91281fd3
AD		 1995}
1996
021230d4 1997static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx,
e8e9f696 1998 int r_idx)
021230d4 1999{
7a921c93 2000 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2274543f 2001 struct ixgbe_ring *rx_ring = a->rx_ring[r_idx];
7a921c93 2002
2274543f 2003 rx_ring->q_vector = q_vector;
efe3d3c8
AD		 2004 rx_ring->next = q_vector->rx.ring;
2005 q_vector->rx.ring = rx_ring;
2006 q_vector->rx.count++;
021230d4
AV		 2007}
2008
2009static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx,
e8e9f696 2010 int t_idx)
021230d4 2011{
7a921c93 2012 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2274543f 2013 struct ixgbe_ring *tx_ring = a->tx_ring[t_idx];
7a921c93 2014
2274543f 2015 tx_ring->q_vector = q_vector;
efe3d3c8
AD		 2016 tx_ring->next = q_vector->tx.ring;
2017 q_vector->tx.ring = tx_ring;
2018 q_vector->tx.count++;
bd198058 2019 q_vector->tx.work_limit = a->tx_work_limit;
021230d4
AV		 2020}
2021
9a799d71 2022/**
021230d4
AV		 2023 * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors
2024 * @adapter: board private structure to initialize
9a799d71 2025 *
021230d4
AV		 2026 * This function maps descriptor rings to the queue-specific vectors
2027 * we were allotted through the MSI-X enabling code. Ideally, we'd have
2028 * one vector per ring/queue, but on a constrained vector budget, we
2029 * group the rings as "efficiently" as possible. You would add new
2030 * mapping configurations in here.
9a799d71 2031 **/
4cc6df29 2032static void ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter)
021230d4 2033{
4cc6df29
AD		 2034 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2035 int rxr_remaining = adapter->num_rx_queues, rxr_idx = 0;
2036 int txr_remaining = adapter->num_tx_queues, txr_idx = 0;
021230d4 2037 int v_start = 0;
021230d4 2038
4cc6df29 2039 /* only one q_vector if MSI-X is disabled. */
021230d4 2040 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
4cc6df29 2041 q_vectors = 1;
d0759ebb 2042
021230d4 2043 /*
4cc6df29
AD		 2044 * If we don't have enough vectors for a 1-to-1 mapping, we'll have to
2045 * group them so there are multiple queues per vector.
2046 *
2047 * Re-adjusting *qpv takes care of the remainder.
021230d4 2048 */
4cc6df29
AD		 2049 for (; v_start < q_vectors && rxr_remaining; v_start++) {
2050 int rqpv = DIV_ROUND_UP(rxr_remaining, q_vectors - v_start);
2051 for (; rqpv; rqpv--, rxr_idx++, rxr_remaining--)
021230d4 2052 map_vector_to_rxq(adapter, v_start, rxr_idx);
021230d4 2053 }
9a799d71 2054
021230d4 2055 /*
4cc6df29
AD		 2056 * If there are not enough q_vectors for each ring to have it's own
2057 * vector then we must pair up Rx/Tx on a each vector
021230d4 2058 */
4cc6df29
AD		 2059 if ((v_start + txr_remaining) > q_vectors)
2060 v_start = 0;
2061
2062 for (; v_start < q_vectors && txr_remaining; v_start++) {
2063 int tqpv = DIV_ROUND_UP(txr_remaining, q_vectors - v_start);
2064 for (; tqpv; tqpv--, txr_idx++, txr_remaining--)
2065 map_vector_to_txq(adapter, v_start, txr_idx);
9a799d71 2066 }
021230d4
AV		 2067}
2068
2069/**
2070 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
2071 * @adapter: board private structure
2072 *
2073 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
2074 * interrupts from the kernel.
2075 **/
2076static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
2077{
2078 struct net_device *netdev = adapter->netdev;
207867f5
AD		 2079 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2080 int vector, err;
e8e9f696 2081 int ri = 0, ti = 0;
021230d4 2082
021230d4 2083 for (vector = 0; vector < q_vectors; vector++) {
d0759ebb 2084 struct ixgbe_q_vector *q_vector = adapter->q_vector[vector];
207867f5 2085 struct msix_entry *entry = &adapter->msix_entries[vector];
cb13fc20 2086
4ff7fb12 2087 if (q_vector->tx.ring && q_vector->rx.ring) {
9fe93afd 2088 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12
AD		 2089 "%s-%s-%d", netdev->name, "TxRx", ri++);
2090 ti++;
2091 } else if (q_vector->rx.ring) {
9fe93afd 2092 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12
AD		 2093 "%s-%s-%d", netdev->name, "rx", ri++);
2094 } else if (q_vector->tx.ring) {
9fe93afd 2095 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12 2096 "%s-%s-%d", netdev->name, "tx", ti++);
d0759ebb
AD		 2097 } else {
2098 /* skip this unused q_vector */
2099 continue;
32aa77a4 2100 }
207867f5
AD		 2101 err = request_irq(entry->vector, &ixgbe_msix_clean_rings, 0,
2102 q_vector->name, q_vector);
9a799d71 2103 if (err) {
396e799c 2104 e_err(probe, "request_irq failed for MSIX interrupt "
849c4542 2105 "Error: %d\n", err);
021230d4 2106 goto free_queue_irqs;
9a799d71 2107 }
207867f5
AD		 2108 /* If Flow Director is enabled, set interrupt affinity */
2109 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
2110 /* assign the mask for this irq */
2111 irq_set_affinity_hint(entry->vector,
2112 q_vector->affinity_mask);
2113 }
9a799d71
AK		 2114 }
2115
021230d4 2116 err = request_irq(adapter->msix_entries[vector].vector,
2c4af694 2117 ixgbe_msix_other, 0, netdev->name, adapter);
9a799d71 2118 if (err) {
396e799c 2119 e_err(probe, "request_irq for msix_lsc failed: %d\n", err);
021230d4 2120 goto free_queue_irqs;
9a799d71
AK		 2121 }
2122
9a799d71
AK		 2123 return 0;
2124
021230d4 2125free_queue_irqs:
207867f5
AD		 2126 while (vector) {
2127 vector--;
2128 irq_set_affinity_hint(adapter->msix_entries[vector].vector,
2129 NULL);
2130 free_irq(adapter->msix_entries[vector].vector,
2131 adapter->q_vector[vector]);
2132 }
021230d4
AV		 2133 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2134 pci_disable_msix(adapter->pdev);
9a799d71
AK		 2135 kfree(adapter->msix_entries);
2136 adapter->msix_entries = NULL;
9a799d71
AK		 2137 return err;
2138}
2139
2140/**
021230d4 2141 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 2142 * @irq: interrupt number
2143 * @data: pointer to a network interface device structure
9a799d71
AK		 2144 **/
2145static irqreturn_t ixgbe_intr(int irq, void *data)
2146{
a65151ba 2147 struct ixgbe_adapter *adapter = data;
9a799d71 2148 struct ixgbe_hw *hw = &adapter->hw;
7a921c93 2149 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71
AK		 2150 u32 eicr;
2151
54037505 2152 /*
6af3b9eb 2153 * Workaround for silicon errata on 82598. Mask the interrupts
54037505
DS		 2154 * before the read of EICR.
2155 */
2156 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
2157
021230d4
AV		 2158 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
2159 * therefore no explict interrupt disable is necessary */
2160 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e 2161 if (!eicr) {
6af3b9eb
ET		 2162 /*
2163 * shared interrupt alert!
f47cf66e 2164 * make sure interrupts are enabled because the read will
6af3b9eb
ET		 2165 * have disabled interrupts due to EIAM
2166 * finish the workaround of silicon errata on 82598. Unmask
2167 * the interrupt that we masked before the EICR read.
2168 */
2169 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2170 ixgbe_irq_enable(adapter, true, true);
9a799d71 2171 return IRQ_NONE; /* Not our interrupt */
f47cf66e 2172 }
9a799d71 2173
cf8280ee
JB		 2174 if (eicr & IXGBE_EICR_LSC)
2175 ixgbe_check_lsc(adapter);
021230d4 2176
bd508178
AD		 2177 switch (hw->mac.type) {
2178 case ixgbe_mac_82599EB:
e8e26350 2179 ixgbe_check_sfp_event(adapter, eicr);
0ccb974d
DS		 2180 /* Fall through */
2181 case ixgbe_mac_X540:
2182 if (eicr & IXGBE_EICR_ECC)
2183 e_info(link, "Received unrecoverable ECC err, please "
2184 "reboot\n");
4f51bf70 2185 ixgbe_check_overtemp_event(adapter, eicr);
bd508178
AD		 2186 break;
2187 default:
2188 break;
2189 }
e8e26350 2190
0befdb3e
JB		 2191 ixgbe_check_fan_failure(adapter, eicr);
2192
7a921c93 2193 if (napi_schedule_prep(&(q_vector->napi))) {
021230d4 2194 /* would disable interrupts here but EIAM disabled it */
7a921c93 2195 __napi_schedule(&(q_vector->napi));
9a799d71
AK		 2196 }
2197
6af3b9eb
ET		 2198 /*
2199 * re-enable link(maybe) and non-queue interrupts, no flush.
2200 * ixgbe_poll will re-enable the queue interrupts
2201 */
2202
2203 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2204 ixgbe_irq_enable(adapter, false, false);
2205
9a799d71
AK		 2206 return IRQ_HANDLED;
2207}
2208
021230d4
AV		 2209static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter)
2210{
efe3d3c8
AD		 2211 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2212 int i;
2213
2214 /* legacy and MSI only use one vector */
2215 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
2216 q_vectors = 1;
2217
2218 for (i = 0; i < adapter->num_rx_queues; i++) {
2219 adapter->rx_ring[i]->q_vector = NULL;
2220 adapter->rx_ring[i]->next = NULL;
2221 }
2222 for (i = 0; i < adapter->num_tx_queues; i++) {
2223 adapter->tx_ring[i]->q_vector = NULL;
2224 adapter->tx_ring[i]->next = NULL;
2225 }
021230d4
AV		 2226
2227 for (i = 0; i < q_vectors; i++) {
7a921c93 2228 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
efe3d3c8
AD		 2229 memset(&q_vector->rx, 0, sizeof(struct ixgbe_ring_container));
2230 memset(&q_vector->tx, 0, sizeof(struct ixgbe_ring_container));
021230d4
AV		 2231 }
2232}
2233
9a799d71
AK		 2234/**
2235 * ixgbe_request_irq - initialize interrupts
2236 * @adapter: board private structure
2237 *
2238 * Attempts to configure interrupts using the best available
2239 * capabilities of the hardware and kernel.
2240 **/
021230d4 2241static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 2242{
2243 struct net_device *netdev = adapter->netdev;
021230d4 2244 int err;
9a799d71 2245
4cc6df29
AD		 2246 /* map all of the rings to the q_vectors */
2247 ixgbe_map_rings_to_vectors(adapter);
2248
2249 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
021230d4 2250 err = ixgbe_request_msix_irqs(adapter);
4cc6df29 2251 else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED)
a0607fd3 2252 err = request_irq(adapter->pdev->irq, ixgbe_intr, 0,
a65151ba 2253 netdev->name, adapter);
4cc6df29 2254 else
a0607fd3 2255 err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED,
a65151ba 2256 netdev->name, adapter);
9a799d71 2257
4cc6df29 2258 if (err) {
396e799c 2259 e_err(probe, "request_irq failed, Error %d\n", err);
9a799d71 2260
4cc6df29
AD		 2261 /* place q_vectors and rings back into a known good state */
2262 ixgbe_reset_q_vectors(adapter);
2263 }
2264
9a799d71
AK		 2265 return err;
2266}
2267
2268static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
2269{
9a799d71 2270 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
021230d4 2271 int i, q_vectors;
9a799d71 2272
021230d4 2273 q_vectors = adapter->num_msix_vectors;
021230d4 2274 i = q_vectors - 1;
a65151ba 2275 free_irq(adapter->msix_entries[i].vector, adapter);
021230d4 2276 i--;
4cc6df29 2277
021230d4 2278 for (; i >= 0; i--) {
894ff7cf 2279 /* free only the irqs that were actually requested */
4ff7fb12
AD		 2280 if (!adapter->q_vector[i]->rx.ring &&
2281 !adapter->q_vector[i]->tx.ring)
894ff7cf
AD		 2282 continue;
2283
207867f5
AD		 2284 /* clear the affinity_mask in the IRQ descriptor */
2285 irq_set_affinity_hint(adapter->msix_entries[i].vector,
2286 NULL);
2287
021230d4 2288 free_irq(adapter->msix_entries[i].vector,
e8e9f696 2289 adapter->q_vector[i]);
021230d4 2290 }
021230d4 2291 } else {
a65151ba 2292 free_irq(adapter->pdev->irq, adapter);
9a799d71 2293 }
207867f5
AD		 2294
2295 /* clear q_vector state information */
2296 ixgbe_reset_q_vectors(adapter);
9a799d71
AK		 2297}
2298
22d5a71b
JB		 2299/**
2300 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
2301 * @adapter: board private structure
2302 **/
2303static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
2304{
bd508178
AD		 2305 switch (adapter->hw.mac.type) {
2306 case ixgbe_mac_82598EB:
835462fc 2307 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
bd508178
AD		 2308 break;
2309 case ixgbe_mac_82599EB:
b93a2226 2310 case ixgbe_mac_X540:
835462fc
NS		 2311 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000);
2312 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0);
22d5a71b 2313 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0);
bd508178
AD		 2314 break;
2315 default:
2316 break;
22d5a71b
JB		 2317 }
2318 IXGBE_WRITE_FLUSH(&adapter->hw);
2319 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2320 int i;
2321 for (i = 0; i < adapter->num_msix_vectors; i++)
2322 synchronize_irq(adapter->msix_entries[i].vector);
2323 } else {
2324 synchronize_irq(adapter->pdev->irq);
2325 }
2326}
2327
9a799d71
AK		 2328/**
2329 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
2330 *
2331 **/
2332static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
2333{
d5bf4f67 2334 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71 2335
d5bf4f67
ET		 2336 /* rx/tx vector */
2337 if (adapter->rx_itr_setting == 1)
2338 q_vector->itr = IXGBE_20K_ITR;
2339 else
2340 q_vector->itr = adapter->rx_itr_setting;
2341
2342 ixgbe_write_eitr(q_vector);
9a799d71 2343
e8e26350
PW		 2344 ixgbe_set_ivar(adapter, 0, 0, 0);
2345 ixgbe_set_ivar(adapter, 1, 0, 0);
021230d4 2346
396e799c 2347 e_info(hw, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 2348}
2349
43e69bf0
AD		 2350/**
2351 * ixgbe_configure_tx_ring - Configure 8259x Tx ring after Reset
2352 * @adapter: board private structure
2353 * @ring: structure containing ring specific data
2354 *
2355 * Configure the Tx descriptor ring after a reset.
2356 **/
84418e3b
AD		 2357void ixgbe_configure_tx_ring(struct ixgbe_adapter *adapter,
2358 struct ixgbe_ring *ring)
43e69bf0
AD		 2359{
2360 struct ixgbe_hw *hw = &adapter->hw;
2361 u64 tdba = ring->dma;
2f1860b8 2362 int wait_loop = 10;
b88c6de2 2363 u32 txdctl = IXGBE_TXDCTL_ENABLE;
bf29ee6c 2364 u8 reg_idx = ring->reg_idx;
43e69bf0 2365
2f1860b8 2366 /* disable queue to avoid issues while updating state */
b88c6de2 2367 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), 0);
2f1860b8
AD		 2368 IXGBE_WRITE_FLUSH(hw);
2369
43e69bf0 2370 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(reg_idx),
e8e9f696 2371 (tdba & DMA_BIT_MASK(32)));
43e69bf0
AD		 2372 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(reg_idx), (tdba >> 32));
2373 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(reg_idx),
2374 ring->count * sizeof(union ixgbe_adv_tx_desc));
2375 IXGBE_WRITE_REG(hw, IXGBE_TDH(reg_idx), 0);
2376 IXGBE_WRITE_REG(hw, IXGBE_TDT(reg_idx), 0);
84ea2591 2377 ring->tail = hw->hw_addr + IXGBE_TDT(reg_idx);
43e69bf0 2378
b88c6de2
AD		 2379 /*
2380 * set WTHRESH to encourage burst writeback, it should not be set
2381 * higher than 1 when ITR is 0 as it could cause false TX hangs
2382 *
2383 * In order to avoid issues WTHRESH + PTHRESH should always be equal
2384 * to or less than the number of on chip descriptors, which is
2385 * currently 40.
2386 */
2387 if (!adapter->tx_itr_setting || !adapter->rx_itr_setting)
2388 txdctl |= (1 << 16); /* WTHRESH = 1 */
2389 else
2390 txdctl |= (8 << 16); /* WTHRESH = 8 */
2391
2392 /* PTHRESH=32 is needed to avoid a Tx hang with DFP enabled. */
2393 txdctl |= (1 << 8) | /* HTHRESH = 1 */
2394 32; /* PTHRESH = 32 */
2f1860b8
AD		 2395
2396 /* reinitialize flowdirector state */
ee9e0f0b
AD		 2397 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) &&
2398 adapter->atr_sample_rate) {
2399 ring->atr_sample_rate = adapter->atr_sample_rate;
2400 ring->atr_count = 0;
2401 set_bit(__IXGBE_TX_FDIR_INIT_DONE, &ring->state);
2402 } else {
2403 ring->atr_sample_rate = 0;
2404 }
2f1860b8 2405
c84d324c
JF		 2406 clear_bit(__IXGBE_HANG_CHECK_ARMED, &ring->state);
2407
2f1860b8 2408 /* enable queue */
2f1860b8
AD		 2409 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), txdctl);
2410
2411 /* TXDCTL.EN will return 0 on 82598 if link is down, so skip it */
2412 if (hw->mac.type == ixgbe_mac_82598EB &&
2413 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
2414 return;
2415
2416 /* poll to verify queue is enabled */
2417 do {
032b4325 2418 usleep_range(1000, 2000);
2f1860b8
AD		 2419 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx));
2420 } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
2421 if (!wait_loop)
2422 e_err(drv, "Could not enable Tx Queue %d\n", reg_idx);
43e69bf0
AD		 2423}
2424
120ff942
AD		 2425static void ixgbe_setup_mtqc(struct ixgbe_adapter *adapter)
2426{
2427 struct ixgbe_hw *hw = &adapter->hw;
2428 u32 rttdcs;
72a32f1f 2429 u32 reg;
8b1c0b24 2430 u8 tcs = netdev_get_num_tc(adapter->netdev);
120ff942
AD		 2431
2432 if (hw->mac.type == ixgbe_mac_82598EB)
2433 return;
2434
2435 /* disable the arbiter while setting MTQC */
2436 rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
2437 rttdcs |= IXGBE_RTTDCS_ARBDIS;
2438 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2439
2440 /* set transmit pool layout */
8b1c0b24 2441 switch (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
120ff942
AD		 2442 case (IXGBE_FLAG_SRIOV_ENABLED):
2443 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2444 (IXGBE_MTQC_VT_ENA | IXGBE_MTQC_64VF));
2445 break;
8b1c0b24
JF		 2446 default:
2447 if (!tcs)
2448 reg = IXGBE_MTQC_64Q_1PB;
2449 else if (tcs <= 4)
2450 reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_4TC_4TQ;
2451 else
2452 reg = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
120ff942 2453
8b1c0b24 2454 IXGBE_WRITE_REG(hw, IXGBE_MTQC, reg);
120ff942 2455
8b1c0b24
JF		 2456 /* Enable Security TX Buffer IFG for multiple pb */
2457 if (tcs) {
2458 reg = IXGBE_READ_REG(hw, IXGBE_SECTXMINIFG);
2459 reg |= IXGBE_SECTX_DCB;
2460 IXGBE_WRITE_REG(hw, IXGBE_SECTXMINIFG, reg);
2461 }
120ff942
AD		 2462 break;
2463 }
2464
2465 /* re-enable the arbiter */
2466 rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
2467 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2468}
2469
9a799d71 2470/**
3a581073 2471 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 2472 * @adapter: board private structure
2473 *
2474 * Configure the Tx unit of the MAC after a reset.
2475 **/
2476static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
2477{
2f1860b8
AD		 2478 struct ixgbe_hw *hw = &adapter->hw;
2479 u32 dmatxctl;
43e69bf0 2480 u32 i;
9a799d71 2481
2f1860b8
AD		 2482 ixgbe_setup_mtqc(adapter);
2483
2484 if (hw->mac.type != ixgbe_mac_82598EB) {
2485 /* DMATXCTL.EN must be before Tx queues are enabled */
2486 dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2487 dmatxctl |= IXGBE_DMATXCTL_TE;
2488 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl);
2489 }
2490
9a799d71 2491 /* Setup the HW Tx Head and Tail descriptor pointers */
43e69bf0
AD		 2492 for (i = 0; i < adapter->num_tx_queues; i++)
2493 ixgbe_configure_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 2494}
2495
e8e26350 2496#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
cc41ac7c 2497
a6616b42 2498static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter,
e8e9f696 2499 struct ixgbe_ring *rx_ring)
cc41ac7c 2500{
cc41ac7c 2501 u32 srrctl;
bf29ee6c 2502 u8 reg_idx = rx_ring->reg_idx;
3be1adfb 2503
bd508178
AD		 2504 switch (adapter->hw.mac.type) {
2505 case ixgbe_mac_82598EB: {
2506 struct ixgbe_ring_feature *feature = adapter->ring_feature;
2507 const int mask = feature[RING_F_RSS].mask;
bf29ee6c 2508 reg_idx = reg_idx & mask;
cc41ac7c 2509 }
bd508178
AD		 2510 break;
2511 case ixgbe_mac_82599EB:
b93a2226 2512 case ixgbe_mac_X540:
bd508178
AD		 2513 default:
2514 break;
2515 }
2516
bf29ee6c 2517 srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(reg_idx));
cc41ac7c
JB		 2518
2519 srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK;
2520 srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK;
9e10e045
AD		 2521 if (adapter->num_vfs)
2522 srrctl |= IXGBE_SRRCTL_DROP_EN;
cc41ac7c 2523
afafd5b0
AD		 2524 srrctl |= (IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) &
2525 IXGBE_SRRCTL_BSIZEHDR_MASK;
2526
7d637bcc 2527 if (ring_is_ps_enabled(rx_ring)) {
afafd5b0
AD		 2528#if (PAGE_SIZE / 2) > IXGBE_MAX_RXBUFFER
2529 srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2530#else
2531 srrctl |= (PAGE_SIZE / 2) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2532#endif
cc41ac7c 2533 srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
cc41ac7c 2534 } else {
afafd5b0
AD		 2535 srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >>
2536 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
cc41ac7c 2537 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
cc41ac7c 2538 }
e8e26350 2539
bf29ee6c 2540 IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(reg_idx), srrctl);
cc41ac7c 2541}
9a799d71 2542
05abb126 2543static void ixgbe_setup_mrqc(struct ixgbe_adapter *adapter)
0cefafad 2544{
05abb126
AD		 2545 struct ixgbe_hw *hw = &adapter->hw;
2546 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
e8e9f696
JP		 2547 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
2548 0x6A3E67EA, 0x14364D17, 0x3BED200D};
05abb126
AD		 2549 u32 mrqc = 0, reta = 0;
2550 u32 rxcsum;
2551 int i, j;
8b1c0b24 2552 u8 tcs = netdev_get_num_tc(adapter->netdev);
86b4db3b
JF		 2553 int maxq = adapter->ring_feature[RING_F_RSS].indices;
2554
2555 if (tcs)
2556 maxq = min(maxq, adapter->num_tx_queues / tcs);
0cefafad 2557
05abb126
AD		 2558 /* Fill out hash function seeds */
2559 for (i = 0; i < 10; i++)
2560 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
2561
2562 /* Fill out redirection table */
2563 for (i = 0, j = 0; i < 128; i++, j++) {
86b4db3b 2564 if (j == maxq)
05abb126
AD		 2565 j = 0;
2566 /* reta = 4-byte sliding window of
2567 * 0x00..(indices-1)(indices-1)00..etc. */
2568 reta = (reta << 8) | (j * 0x11);
2569 if ((i & 3) == 3)
2570 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
2571 }
0cefafad 2572
05abb126
AD		 2573 /* Disable indicating checksum in descriptor, enables RSS hash */
2574 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
2575 rxcsum |= IXGBE_RXCSUM_PCSD;
2576 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
2577
8b1c0b24
JF		 2578 if (adapter->hw.mac.type == ixgbe_mac_82598EB &&
2579 (adapter->flags & IXGBE_FLAG_RSS_ENABLED)) {
0cefafad 2580 mrqc = IXGBE_MRQC_RSSEN;
8b1c0b24
JF		 2581 } else {
2582 int mask = adapter->flags & (IXGBE_FLAG_RSS_ENABLED
2583 | IXGBE_FLAG_SRIOV_ENABLED);
2584
2585 switch (mask) {
2586 case (IXGBE_FLAG_RSS_ENABLED):
2587 if (!tcs)
2588 mrqc = IXGBE_MRQC_RSSEN;
2589 else if (tcs <= 4)
2590 mrqc = IXGBE_MRQC_RTRSS4TCEN;
2591 else
2592 mrqc = IXGBE_MRQC_RTRSS8TCEN;
2593 break;
2594 case (IXGBE_FLAG_SRIOV_ENABLED):
2595 mrqc = IXGBE_MRQC_VMDQEN;
2596 break;
2597 default:
2598 break;
2599 }
0cefafad
JB		 2600 }
2601
05abb126
AD		 2602 /* Perform hash on these packet types */
2603 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4
2604 | IXGBE_MRQC_RSS_FIELD_IPV4_TCP
2605 | IXGBE_MRQC_RSS_FIELD_IPV6
2606 | IXGBE_MRQC_RSS_FIELD_IPV6_TCP;
2607
2608 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
0cefafad
JB		 2609}
2610
bb5a9ad2
NS		 2611/**
2612 * ixgbe_configure_rscctl - enable RSC for the indicated ring
2613 * @adapter: address of board private structure
2614 * @index: index of ring to set
bb5a9ad2 2615 **/
082757af 2616static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter,
7367096a 2617 struct ixgbe_ring *ring)
bb5a9ad2 2618{
bb5a9ad2 2619 struct ixgbe_hw *hw = &adapter->hw;
bb5a9ad2 2620 u32 rscctrl;
edd2ea55 2621 int rx_buf_len;
bf29ee6c 2622 u8 reg_idx = ring->reg_idx;
7367096a 2623
7d637bcc 2624 if (!ring_is_rsc_enabled(ring))
7367096a 2625 return;
bb5a9ad2 2626
7367096a
AD		 2627 rx_buf_len = ring->rx_buf_len;
2628 rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(reg_idx));
bb5a9ad2
NS		 2629 rscctrl |= IXGBE_RSCCTL_RSCEN;
2630 /*
2631 * we must limit the number of descriptors so that the
2632 * total size of max desc * buf_len is not greater
2633 * than 65535
2634 */
7d637bcc 2635 if (ring_is_ps_enabled(ring)) {
bb5a9ad2
NS		 2636#if (MAX_SKB_FRAGS > 16)
2637 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2638#elif (MAX_SKB_FRAGS > 8)
2639 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2640#elif (MAX_SKB_FRAGS > 4)
2641 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2642#else
2643 rscctrl |= IXGBE_RSCCTL_MAXDESC_1;
2644#endif
2645 } else {
919e78a6 2646 if (rx_buf_len < IXGBE_RXBUFFER_4K)
bb5a9ad2 2647 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
919e78a6 2648 else if (rx_buf_len < IXGBE_RXBUFFER_8K)
bb5a9ad2
NS		 2649 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2650 else
2651 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2652 }
7367096a 2653 IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(reg_idx), rscctrl);
bb5a9ad2
NS		 2654}
2655
9e10e045
AD		 2656/**
2657 * ixgbe_set_uta - Set unicast filter table address
2658 * @adapter: board private structure
2659 *
2660 * The unicast table address is a register array of 32-bit registers.
2661 * The table is meant to be used in a way similar to how the MTA is used
2662 * however due to certain limitations in the hardware it is necessary to
2663 * set all the hash bits to 1 and use the VMOLR ROPE bit as a promiscuous
2664 * enable bit to allow vlan tag stripping when promiscuous mode is enabled
2665 **/
2666static void ixgbe_set_uta(struct ixgbe_adapter *adapter)
2667{
2668 struct ixgbe_hw *hw = &adapter->hw;
2669 int i;
2670
2671 /* The UTA table only exists on 82599 hardware and newer */
2672 if (hw->mac.type < ixgbe_mac_82599EB)
2673 return;
2674
2675 /* we only need to do this if VMDq is enabled */
2676 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
2677 return;
2678
2679 for (i = 0; i < 128; i++)
2680 IXGBE_WRITE_REG(hw, IXGBE_UTA(i), ~0);
2681}
2682
2683#define IXGBE_MAX_RX_DESC_POLL 10
2684static void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter,
2685 struct ixgbe_ring *ring)
2686{
2687 struct ixgbe_hw *hw = &adapter->hw;
9e10e045
AD		 2688 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
2689 u32 rxdctl;
bf29ee6c 2690 u8 reg_idx = ring->reg_idx;
9e10e045
AD		 2691
2692 /* RXDCTL.EN will return 0 on 82598 if link is down, so skip it */
2693 if (hw->mac.type == ixgbe_mac_82598EB &&
2694 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
2695 return;
2696
2697 do {
032b4325 2698 usleep_range(1000, 2000);
9e10e045
AD		 2699 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2700 } while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE));
2701
2702 if (!wait_loop) {
2703 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within "
2704 "the polling period\n", reg_idx);
2705 }
2706}
2707
2d39d576
YZ		 2708void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter,
2709 struct ixgbe_ring *ring)
2710{
2711 struct ixgbe_hw *hw = &adapter->hw;
2712 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
2713 u32 rxdctl;
2714 u8 reg_idx = ring->reg_idx;
2715
2716 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2717 rxdctl &= ~IXGBE_RXDCTL_ENABLE;
2718
2719 /* write value back with RXDCTL.ENABLE bit cleared */
2720 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
2721
2722 if (hw->mac.type == ixgbe_mac_82598EB &&
2723 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
2724 return;
2725
2726 /* the hardware may take up to 100us to really disable the rx queue */
2727 do {
2728 udelay(10);
2729 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2730 } while (--wait_loop && (rxdctl & IXGBE_RXDCTL_ENABLE));
2731
2732 if (!wait_loop) {
2733 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not cleared within "
2734 "the polling period\n", reg_idx);
2735 }
2736}
2737
84418e3b
AD		 2738void ixgbe_configure_rx_ring(struct ixgbe_adapter *adapter,
2739 struct ixgbe_ring *ring)
acd37177
AD		 2740{
2741 struct ixgbe_hw *hw = &adapter->hw;
2742 u64 rdba = ring->dma;
9e10e045 2743 u32 rxdctl;
bf29ee6c 2744 u8 reg_idx = ring->reg_idx;
acd37177 2745
9e10e045
AD		 2746 /* disable queue to avoid issues while updating state */
2747 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2d39d576 2748 ixgbe_disable_rx_queue(adapter, ring);
9e10e045 2749
acd37177
AD		 2750 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(reg_idx), (rdba & DMA_BIT_MASK(32)));
2751 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(reg_idx), (rdba >> 32));
2752 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(reg_idx),
2753 ring->count * sizeof(union ixgbe_adv_rx_desc));
2754 IXGBE_WRITE_REG(hw, IXGBE_RDH(reg_idx), 0);
2755 IXGBE_WRITE_REG(hw, IXGBE_RDT(reg_idx), 0);
84ea2591 2756 ring->tail = hw->hw_addr + IXGBE_RDT(reg_idx);
9e10e045
AD		 2757
2758 ixgbe_configure_srrctl(adapter, ring);
2759 ixgbe_configure_rscctl(adapter, ring);
2760
e9f98072
GR		 2761 /* If operating in IOV mode set RLPML for X540 */
2762 if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) &&
2763 hw->mac.type == ixgbe_mac_X540) {
2764 rxdctl &= ~IXGBE_RXDCTL_RLPMLMASK;
2765 rxdctl |= ((ring->netdev->mtu + ETH_HLEN +
2766 ETH_FCS_LEN + VLAN_HLEN) | IXGBE_RXDCTL_RLPML_EN);
2767 }
2768
9e10e045
AD		 2769 if (hw->mac.type == ixgbe_mac_82598EB) {
2770 /*
2771 * enable cache line friendly hardware writes:
2772 * PTHRESH=32 descriptors (half the internal cache),
2773 * this also removes ugly rx_no_buffer_count increment
2774 * HTHRESH=4 descriptors (to minimize latency on fetch)
2775 * WTHRESH=8 burst writeback up to two cache lines
2776 */
2777 rxdctl &= ~0x3FFFFF;
2778 rxdctl |= 0x080420;
2779 }
2780
2781 /* enable receive descriptor ring */
2782 rxdctl |= IXGBE_RXDCTL_ENABLE;
2783 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
2784
2785 ixgbe_rx_desc_queue_enable(adapter, ring);
7d4987de 2786 ixgbe_alloc_rx_buffers(ring, ixgbe_desc_unused(ring));
acd37177
AD		 2787}
2788
48654521
AD		 2789static void ixgbe_setup_psrtype(struct ixgbe_adapter *adapter)
2790{
2791 struct ixgbe_hw *hw = &adapter->hw;
2792 int p;
2793
2794 /* PSRTYPE must be initialized in non 82598 adapters */
2795 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
e8e9f696
JP		 2796 IXGBE_PSRTYPE_UDPHDR |
2797 IXGBE_PSRTYPE_IPV4HDR |
48654521 2798 IXGBE_PSRTYPE_L2HDR |
e8e9f696 2799 IXGBE_PSRTYPE_IPV6HDR;
48654521
AD		 2800
2801 if (hw->mac.type == ixgbe_mac_82598EB)
2802 return;
2803
2804 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED)
2805 psrtype |= (adapter->num_rx_queues_per_pool << 29);
2806
2807 for (p = 0; p < adapter->num_rx_pools; p++)
2808 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(adapter->num_vfs + p),
2809 psrtype);
2810}
2811
f5b4a52e
AD		 2812static void ixgbe_configure_virtualization(struct ixgbe_adapter *adapter)
2813{
2814 struct ixgbe_hw *hw = &adapter->hw;
2815 u32 gcr_ext;
2816 u32 vt_reg_bits;
2817 u32 reg_offset, vf_shift;
2818 u32 vmdctl;
de4c7f65 2819 int i;
f5b4a52e
AD		 2820
2821 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
2822 return;
2823
2824 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2825 vt_reg_bits = IXGBE_VMD_CTL_VMDQ_EN | IXGBE_VT_CTL_REPLEN;
2826 vt_reg_bits |= (adapter->num_vfs << IXGBE_VT_CTL_POOL_SHIFT);
2827 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl | vt_reg_bits);
2828
2829 vf_shift = adapter->num_vfs % 32;
2830 reg_offset = (adapter->num_vfs > 32) ? 1 : 0;
2831
2832 /* Enable only the PF's pool for Tx/Rx */
2833 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (1 << vf_shift));
2834 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset ^ 1), 0);
2835 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (1 << vf_shift));
2836 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset ^ 1), 0);
2837 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
2838
2839 /* Map PF MAC address in RAR Entry 0 to first pool following VFs */
2840 hw->mac.ops.set_vmdq(hw, 0, adapter->num_vfs);
2841
2842 /*
2843 * Set up VF register offsets for selected VT Mode,
2844 * i.e. 32 or 64 VFs for SR-IOV
2845 */
2846 gcr_ext = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
2847 gcr_ext |= IXGBE_GCR_EXT_MSIX_EN;
2848 gcr_ext |= IXGBE_GCR_EXT_VT_MODE_64;
2849 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr_ext);
2850
2851 /* enable Tx loopback for VF/PF communication */
2852 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
a985b6c3 2853 /* Enable MAC Anti-Spoofing */
a1cbb15c 2854 hw->mac.ops.set_mac_anti_spoofing(hw,
de4c7f65 2855 (adapter->num_vfs != 0),
a985b6c3 2856 adapter->num_vfs);
de4c7f65
GR		 2857 /* For VFs that have spoof checking turned off */
2858 for (i = 0; i < adapter->num_vfs; i++) {
2859 if (!adapter->vfinfo[i].spoofchk_enabled)
2860 ixgbe_ndo_set_vf_spoofchk(adapter->netdev, i, false);
2861 }
f5b4a52e
AD		 2862}
2863
477de6ed 2864static void ixgbe_set_rx_buffer_len(struct ixgbe_adapter *adapter)
9a799d71 2865{
9a799d71
AK		 2866 struct ixgbe_hw *hw = &adapter->hw;
2867 struct net_device *netdev = adapter->netdev;
2868 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
7c6e0a43 2869 int rx_buf_len;
477de6ed
AD		 2870 struct ixgbe_ring *rx_ring;
2871 int i;
2872 u32 mhadd, hlreg0;
48654521 2873
9a799d71 2874 /* Decide whether to use packet split mode or not */
a124339a
DS		 2875 /* On by default */
2876 adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED;
2877
1cdd1ec8 2878 /* Do not use packet split if we're in SR-IOV Mode */
a124339a
DS		 2879 if (adapter->num_vfs)
2880 adapter->flags &= ~IXGBE_FLAG_RX_PS_ENABLED;
2881
2882 /* Disable packet split due to 82599 erratum #45 */
2883 if (hw->mac.type == ixgbe_mac_82599EB)
2884 adapter->flags &= ~IXGBE_FLAG_RX_PS_ENABLED;
9a799d71 2885
63f39bd1 2886#ifdef IXGBE_FCOE
477de6ed
AD		 2887 /* adjust max frame to be able to do baby jumbo for FCoE */
2888 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) &&
2889 (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE))
2890 max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9a799d71 2891
477de6ed
AD		 2892#endif /* IXGBE_FCOE */
2893 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
2894 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
2895 mhadd &= ~IXGBE_MHADD_MFS_MASK;
2896 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
2897
2898 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
2899 }
2900
919e78a6
AD		 2901 /* MHADD will allow an extra 4 bytes past for vlan tagged frames */
2902 max_frame += VLAN_HLEN;
2903
2904 /* Set the RX buffer length according to the mode */
2905 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
2906 rx_buf_len = IXGBE_RX_HDR_SIZE;
2907 } else {
2908 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
2909 (netdev->mtu <= ETH_DATA_LEN))
2910 rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
2911 /*
2912 * Make best use of allocation by using all but 1K of a
2913 * power of 2 allocation that will be used for skb->head.
2914 */
2915 else if (max_frame <= IXGBE_RXBUFFER_3K)
2916 rx_buf_len = IXGBE_RXBUFFER_3K;
2917 else if (max_frame <= IXGBE_RXBUFFER_7K)
2918 rx_buf_len = IXGBE_RXBUFFER_7K;
2919 else if (max_frame <= IXGBE_RXBUFFER_15K)
2920 rx_buf_len = IXGBE_RXBUFFER_15K;
2921 else
2922 rx_buf_len = IXGBE_MAX_RXBUFFER;
2923 }
2924
477de6ed
AD		 2925 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
2926 /* set jumbo enable since MHADD.MFS is keeping size locked at max_frame */
2927 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
2928 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
9a799d71 2929
0cefafad
JB		 2930 /*
2931 * Setup the HW Rx Head and Tail Descriptor Pointers and
2932 * the Base and Length of the Rx Descriptor Ring
2933 */
9a799d71 2934 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 2935 rx_ring = adapter->rx_ring[i];
a6616b42 2936 rx_ring->rx_buf_len = rx_buf_len;
cc41ac7c 2937
6e455b89 2938 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)
7d637bcc
AD		 2939 set_ring_ps_enabled(rx_ring);
2940 else
2941 clear_ring_ps_enabled(rx_ring);
2942
2943 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
2944 set_ring_rsc_enabled(rx_ring);
1b3ff02e 2945 else
7d637bcc 2946 clear_ring_rsc_enabled(rx_ring);
cc41ac7c 2947
63f39bd1 2948#ifdef IXGBE_FCOE
e8e9f696 2949 if (netdev->features & NETIF_F_FCOE_MTU) {
63f39bd1
YZ		 2950 struct ixgbe_ring_feature *f;
2951 f = &adapter->ring_feature[RING_F_FCOE];
6e455b89 2952 if ((i >= f->mask) && (i < f->mask + f->indices)) {
7d637bcc 2953 clear_ring_ps_enabled(rx_ring);
6e455b89
YZ		 2954 if (rx_buf_len < IXGBE_FCOE_JUMBO_FRAME_SIZE)
2955 rx_ring->rx_buf_len =
e8e9f696 2956 IXGBE_FCOE_JUMBO_FRAME_SIZE;
7d637bcc
AD		 2957 } else if (!ring_is_rsc_enabled(rx_ring) &&
2958 !ring_is_ps_enabled(rx_ring)) {
2959 rx_ring->rx_buf_len =
2960 IXGBE_FCOE_JUMBO_FRAME_SIZE;
6e455b89 2961 }
63f39bd1 2962 }
63f39bd1 2963#endif /* IXGBE_FCOE */
477de6ed 2964 }
477de6ed
AD		 2965}
2966
7367096a
AD		 2967static void ixgbe_setup_rdrxctl(struct ixgbe_adapter *adapter)
2968{
2969 struct ixgbe_hw *hw = &adapter->hw;
2970 u32 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
2971
2972 switch (hw->mac.type) {
2973 case ixgbe_mac_82598EB:
2974 /*
2975 * For VMDq support of different descriptor types or
2976 * buffer sizes through the use of multiple SRRCTL
2977 * registers, RDRXCTL.MVMEN must be set to 1
2978 *
2979 * also, the manual doesn't mention it clearly but DCA hints
2980 * will only use queue 0's tags unless this bit is set. Side
2981 * effects of setting this bit are only that SRRCTL must be
2982 * fully programmed [0..15]
2983 */
2984 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
2985 break;
2986 case ixgbe_mac_82599EB:
b93a2226 2987 case ixgbe_mac_X540:
7367096a
AD		 2988 /* Disable RSC for ACK packets */
2989 IXGBE_WRITE_REG(hw, IXGBE_RSCDBU,
2990 (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU)));
2991 rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE;
2992 /* hardware requires some bits to be set by default */
2993 rdrxctl |= (IXGBE_RDRXCTL_RSCACKC | IXGBE_RDRXCTL_FCOE_WRFIX);
2994 rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP;
2995 break;
2996 default:
2997 /* We should do nothing since we don't know this hardware */
2998 return;
2999 }
3000
3001 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
3002}
3003
477de6ed
AD		 3004/**
3005 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
3006 * @adapter: board private structure
3007 *
3008 * Configure the Rx unit of the MAC after a reset.
3009 **/
3010static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
3011{
3012 struct ixgbe_hw *hw = &adapter->hw;
477de6ed
AD		 3013 int i;
3014 u32 rxctrl;
477de6ed
AD		 3015
3016 /* disable receives while setting up the descriptors */
3017 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3018 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
3019
3020 ixgbe_setup_psrtype(adapter);
7367096a 3021 ixgbe_setup_rdrxctl(adapter);
477de6ed 3022
9e10e045 3023 /* Program registers for the distribution of queues */
f5b4a52e 3024 ixgbe_setup_mrqc(adapter);
f5b4a52e 3025
9e10e045
AD		 3026 ixgbe_set_uta(adapter);
3027
477de6ed
AD		 3028 /* set_rx_buffer_len must be called before ring initialization */
3029 ixgbe_set_rx_buffer_len(adapter);
3030
3031 /*
3032 * Setup the HW Rx Head and Tail Descriptor Pointers and
3033 * the Base and Length of the Rx Descriptor Ring
3034 */
9e10e045
AD		 3035 for (i = 0; i < adapter->num_rx_queues; i++)
3036 ixgbe_configure_rx_ring(adapter, adapter->rx_ring[i]);
177db6ff 3037
9e10e045
AD		 3038 /* disable drop enable for 82598 parts */
3039 if (hw->mac.type == ixgbe_mac_82598EB)
3040 rxctrl |= IXGBE_RXCTRL_DMBYPS;
3041
3042 /* enable all receives */
3043 rxctrl |= IXGBE_RXCTRL_RXEN;
3044 hw->mac.ops.enable_rx_dma(hw, rxctrl);
9a799d71
AK		 3045}
3046
068c89b0
DS		 3047static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
3048{
3049 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3050 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 3051 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 3052
3053 /* add VID to filter table */
1ada1b1b 3054 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, true);
f62bbb5e 3055 set_bit(vid, adapter->active_vlans);
068c89b0
DS		 3056}
3057
3058static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
3059{
3060 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3061 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 3062 int pool_ndx = adapter->num_vfs;
068c89b0 3063
068c89b0 3064 /* remove VID from filter table */
1ada1b1b 3065 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, false);
f62bbb5e 3066 clear_bit(vid, adapter->active_vlans);
068c89b0
DS		 3067}
3068
5f6c0181
JB		 3069/**
3070 * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering
3071 * @adapter: driver data
3072 */
3073static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter)
3074{
3075 struct ixgbe_hw *hw = &adapter->hw;
f62bbb5e
JG		 3076 u32 vlnctrl;
3077
3078 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3079 vlnctrl &= ~(IXGBE_VLNCTRL_VFE | IXGBE_VLNCTRL_CFIEN);
3080 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3081}
3082
3083/**
3084 * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering
3085 * @adapter: driver data
3086 */
3087static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter)
3088{
3089 struct ixgbe_hw *hw = &adapter->hw;
3090 u32 vlnctrl;
3091
3092 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3093 vlnctrl |= IXGBE_VLNCTRL_VFE;
3094 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3095 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3096}
3097
3098/**
3099 * ixgbe_vlan_strip_disable - helper to disable hw vlan stripping
3100 * @adapter: driver data
3101 */
3102static void ixgbe_vlan_strip_disable(struct ixgbe_adapter *adapter)
3103{
3104 struct ixgbe_hw *hw = &adapter->hw;
3105 u32 vlnctrl;
5f6c0181
JB		 3106 int i, j;
3107
3108 switch (hw->mac.type) {
3109 case ixgbe_mac_82598EB:
f62bbb5e
JG		 3110 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3111 vlnctrl &= ~IXGBE_VLNCTRL_VME;
5f6c0181
JB		 3112 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3113 break;
3114 case ixgbe_mac_82599EB:
b93a2226 3115 case ixgbe_mac_X540:
5f6c0181
JB		 3116 for (i = 0; i < adapter->num_rx_queues; i++) {
3117 j = adapter->rx_ring[i]->reg_idx;
3118 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3119 vlnctrl &= ~IXGBE_RXDCTL_VME;
3120 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3121 }
3122 break;
3123 default:
3124 break;
3125 }
3126}
3127
3128/**
f62bbb5e 3129 * ixgbe_vlan_strip_enable - helper to enable hw vlan stripping
5f6c0181
JB		 3130 * @adapter: driver data
3131 */
f62bbb5e 3132static void ixgbe_vlan_strip_enable(struct ixgbe_adapter *adapter)
5f6c0181
JB		 3133{
3134 struct ixgbe_hw *hw = &adapter->hw;
f62bbb5e 3135 u32 vlnctrl;
5f6c0181
JB		 3136 int i, j;
3137
3138 switch (hw->mac.type) {
3139 case ixgbe_mac_82598EB:
f62bbb5e
JG		 3140 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3141 vlnctrl |= IXGBE_VLNCTRL_VME;
5f6c0181
JB		 3142 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3143 break;
3144 case ixgbe_mac_82599EB:
b93a2226 3145 case ixgbe_mac_X540:
5f6c0181
JB		 3146 for (i = 0; i < adapter->num_rx_queues; i++) {
3147 j = adapter->rx_ring[i]->reg_idx;
3148 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3149 vlnctrl |= IXGBE_RXDCTL_VME;
3150 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3151 }
3152 break;
3153 default:
3154 break;
3155 }
3156}
3157
9a799d71
AK		 3158static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
3159{
f62bbb5e 3160 u16 vid;
9a799d71 3161
f62bbb5e
JG		 3162 ixgbe_vlan_rx_add_vid(adapter->netdev, 0);
3163
3164 for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID)
3165 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
9a799d71
AK		 3166}
3167
2850062a
AD		 3168/**
3169 * ixgbe_write_uc_addr_list - write unicast addresses to RAR table
3170 * @netdev: network interface device structure
3171 *
3172 * Writes unicast address list to the RAR table.
3173 * Returns: -ENOMEM on failure/insufficient address space
3174 * 0 on no addresses written
3175 * X on writing X addresses to the RAR table
3176 **/
3177static int ixgbe_write_uc_addr_list(struct net_device *netdev)
3178{
3179 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3180 struct ixgbe_hw *hw = &adapter->hw;
3181 unsigned int vfn = adapter->num_vfs;
a1cbb15c 3182 unsigned int rar_entries = IXGBE_MAX_PF_MACVLANS;
2850062a
AD		 3183 int count = 0;
3184
3185 /* return ENOMEM indicating insufficient memory for addresses */
3186 if (netdev_uc_count(netdev) > rar_entries)
3187 return -ENOMEM;
3188
3189 if (!netdev_uc_empty(netdev) && rar_entries) {
3190 struct netdev_hw_addr *ha;
3191 /* return error if we do not support writing to RAR table */
3192 if (!hw->mac.ops.set_rar)
3193 return -ENOMEM;
3194
3195 netdev_for_each_uc_addr(ha, netdev) {
3196 if (!rar_entries)
3197 break;
3198 hw->mac.ops.set_rar(hw, rar_entries--, ha->addr,
3199 vfn, IXGBE_RAH_AV);
3200 count++;
3201 }
3202 }
3203 /* write the addresses in reverse order to avoid write combining */
3204 for (; rar_entries > 0 ; rar_entries--)
3205 hw->mac.ops.clear_rar(hw, rar_entries);
3206
3207 return count;
3208}
3209
9a799d71 3210/**
2c5645cf 3211 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 3212 * @netdev: network interface device structure
3213 *
2c5645cf
CL		 3214 * The set_rx_method entry point is called whenever the unicast/multicast
3215 * address list or the network interface flags are updated. This routine is
3216 * responsible for configuring the hardware for proper unicast, multicast and
3217 * promiscuous mode.
9a799d71 3218 **/
7f870475 3219void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 3220{
3221 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3222 struct ixgbe_hw *hw = &adapter->hw;
2850062a
AD		 3223 u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE;
3224 int count;
9a799d71
AK		 3225
3226 /* Check for Promiscuous and All Multicast modes */
3227
3228 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3229
f5dc442b
AD		 3230 /* set all bits that we expect to always be set */
3231 fctrl |= IXGBE_FCTRL_BAM;
3232 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
3233 fctrl |= IXGBE_FCTRL_PMCF;
3234
2850062a
AD		 3235 /* clear the bits we are changing the status of */
3236 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3237
9a799d71 3238 if (netdev->flags & IFF_PROMISC) {
e433ea1f 3239 hw->addr_ctrl.user_set_promisc = true;
9a799d71 3240 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
2850062a 3241 vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE);
5f6c0181
JB		 3242 /* don't hardware filter vlans in promisc mode */
3243 ixgbe_vlan_filter_disable(adapter);
9a799d71 3244 } else {
746b9f02
PM		 3245 if (netdev->flags & IFF_ALLMULTI) {
3246 fctrl |= IXGBE_FCTRL_MPE;
2850062a
AD		 3247 vmolr |= IXGBE_VMOLR_MPE;
3248 } else {
3249 /*
3250 * Write addresses to the MTA, if the attempt fails
25985edc 3251 * then we should just turn on promiscuous mode so
2850062a
AD		 3252 * that we can at least receive multicast traffic
3253 */
3254 hw->mac.ops.update_mc_addr_list(hw, netdev);
3255 vmolr |= IXGBE_VMOLR_ROMPE;
746b9f02 3256 }
5f6c0181 3257 ixgbe_vlan_filter_enable(adapter);
e433ea1f 3258 hw->addr_ctrl.user_set_promisc = false;
2850062a
AD		 3259 /*
3260 * Write addresses to available RAR registers, if there is not
3261 * sufficient space to store all the addresses then enable
25985edc 3262 * unicast promiscuous mode
2850062a
AD		 3263 */
3264 count = ixgbe_write_uc_addr_list(netdev);
3265 if (count < 0) {
3266 fctrl |= IXGBE_FCTRL_UPE;
3267 vmolr |= IXGBE_VMOLR_ROPE;
3268 }
9a799d71
AK		 3269 }
3270
2850062a 3271 if (adapter->num_vfs) {
1cdd1ec8 3272 ixgbe_restore_vf_multicasts(adapter);
2850062a
AD		 3273 vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(adapter->num_vfs)) &
3274 ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE |
3275 IXGBE_VMOLR_ROPE);
3276 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(adapter->num_vfs), vmolr);
3277 }
3278
3279 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
f62bbb5e
JG		 3280
3281 if (netdev->features & NETIF_F_HW_VLAN_RX)
3282 ixgbe_vlan_strip_enable(adapter);
3283 else
3284 ixgbe_vlan_strip_disable(adapter);
9a799d71
AK		 3285}
3286
021230d4
AV		 3287static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
3288{
3289 int q_idx;
3290 struct ixgbe_q_vector *q_vector;
3291 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3292
3293 /* legacy and MSI only use one vector */
3294 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3295 q_vectors = 1;
3296
3297 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
7a921c93 3298 q_vector = adapter->q_vector[q_idx];
4ff7fb12 3299 napi_enable(&q_vector->napi);
021230d4
AV		 3300 }
3301}
3302
3303static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
3304{
3305 int q_idx;
3306 struct ixgbe_q_vector *q_vector;
3307 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3308
3309 /* legacy and MSI only use one vector */
3310 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3311 q_vectors = 1;
3312
3313 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
7a921c93 3314 q_vector = adapter->q_vector[q_idx];
021230d4
AV		 3315 napi_disable(&q_vector->napi);
3316 }
3317}
3318
7a6b6f51 3319#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 3320/*
3321 * ixgbe_configure_dcb - Configure DCB hardware
3322 * @adapter: ixgbe adapter struct
3323 *
3324 * This is called by the driver on open to configure the DCB hardware.
3325 * This is also called by the gennetlink interface when reconfiguring
3326 * the DCB state.
3327 */
3328static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
3329{
3330 struct ixgbe_hw *hw = &adapter->hw;
9806307a 3331 int max_frame = adapter->netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
2f90b865 3332
67ebd791
AD		 3333 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) {
3334 if (hw->mac.type == ixgbe_mac_82598EB)
3335 netif_set_gso_max_size(adapter->netdev, 65536);
3336 return;
3337 }
3338
3339 if (hw->mac.type == ixgbe_mac_82598EB)
3340 netif_set_gso_max_size(adapter->netdev, 32768);
3341
2f90b865 3342
2f90b865 3343 /* Enable VLAN tag insert/strip */
f62bbb5e 3344 adapter->netdev->features |= NETIF_F_HW_VLAN_RX;
5f6c0181 3345
2f90b865 3346 hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true);
01fa7d90
AD		 3347
3348 /* reconfigure the hardware */
6f70f6ac 3349 if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE) {
971060b1 3350#ifdef IXGBE_FCOE
c27931da
JF		 3351 if (adapter->netdev->features & NETIF_F_FCOE_MTU)
3352 max_frame = max(max_frame, IXGBE_FCOE_JUMBO_FRAME_SIZE);
3353#endif
3354 ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame,
3355 DCB_TX_CONFIG);
3356 ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame,
3357 DCB_RX_CONFIG);
3358 ixgbe_dcb_hw_config(hw, &adapter->dcb_cfg);
3359 } else {
3360 struct net_device *dev = adapter->netdev;
3361
4c09f3a0
JF		 3362 if (adapter->ixgbe_ieee_ets) {
3363 struct ieee_ets *ets = adapter->ixgbe_ieee_ets;
3364 int max_frame = dev->mtu + ETH_HLEN + ETH_FCS_LEN;
3365
3366 ixgbe_dcb_hw_ets(&adapter->hw, ets, max_frame);
3367 }
3368
3369 if (adapter->ixgbe_ieee_pfc) {
3370 struct ieee_pfc *pfc = adapter->ixgbe_ieee_pfc;
32701dc2 3371 u8 *prio_tc = adapter->ixgbe_ieee_ets->prio_tc;
4c09f3a0 3372
32701dc2
JF		 3373 ixgbe_dcb_hw_pfc_config(&adapter->hw, pfc->pfc_en,
3374 prio_tc);
4c09f3a0 3375 }
c27931da 3376 }
8187cd48
JF		 3377
3378 /* Enable RSS Hash per TC */
3379 if (hw->mac.type != ixgbe_mac_82598EB) {
3380 int i;
3381 u32 reg = 0;
3382
3383 for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
3384 u8 msb = 0;
3385 u8 cnt = adapter->netdev->tc_to_txq[i].count;
3386
3387 while (cnt >>= 1)
3388 msb++;
3389
3390 reg |= msb << IXGBE_RQTC_SHIFT_TC(i);
3391 }
3392 IXGBE_WRITE_REG(hw, IXGBE_RQTC, reg);
3393 }
2f90b865 3394}
9da712d2
JF		 3395#endif
3396
3397/* Additional bittime to account for IXGBE framing */
3398#define IXGBE_ETH_FRAMING 20
3399
3400/*
3401 * ixgbe_hpbthresh - calculate high water mark for flow control
3402 *
3403 * @adapter: board private structure to calculate for
3404 * @pb - packet buffer to calculate
3405 */
3406static int ixgbe_hpbthresh(struct ixgbe_adapter *adapter, int pb)
3407{
3408 struct ixgbe_hw *hw = &adapter->hw;
3409 struct net_device *dev = adapter->netdev;
3410 int link, tc, kb, marker;
3411 u32 dv_id, rx_pba;
3412
3413 /* Calculate max LAN frame size */
3414 tc = link = dev->mtu + ETH_HLEN + ETH_FCS_LEN + IXGBE_ETH_FRAMING;
3415
3416#ifdef IXGBE_FCOE
3417 /* FCoE traffic class uses FCOE jumbo frames */
3418 if (dev->features & NETIF_F_FCOE_MTU) {
3419 int fcoe_pb = 0;
2f90b865 3420
9da712d2
JF		 3421#ifdef CONFIG_IXGBE_DCB
3422 fcoe_pb = netdev_get_prio_tc_map(dev, adapter->fcoe.up);
3423
3424#endif
3425 if (fcoe_pb == pb && tc < IXGBE_FCOE_JUMBO_FRAME_SIZE)
3426 tc = IXGBE_FCOE_JUMBO_FRAME_SIZE;
3427 }
2f90b865 3428#endif
80605c65 3429
9da712d2
JF		 3430 /* Calculate delay value for device */
3431 switch (hw->mac.type) {
3432 case ixgbe_mac_X540:
3433 dv_id = IXGBE_DV_X540(link, tc);
3434 break;
3435 default:
3436 dv_id = IXGBE_DV(link, tc);
3437 break;
3438 }
3439
3440 /* Loopback switch introduces additional latency */
3441 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3442 dv_id += IXGBE_B2BT(tc);
3443
3444 /* Delay value is calculated in bit times convert to KB */
3445 kb = IXGBE_BT2KB(dv_id);
3446 rx_pba = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(pb)) >> 10;
3447
3448 marker = rx_pba - kb;
3449
3450 /* It is possible that the packet buffer is not large enough
3451 * to provide required headroom. In this case throw an error
3452 * to user and a do the best we can.
3453 */
3454 if (marker < 0) {
3455 e_warn(drv, "Packet Buffer(%i) can not provide enough"
3456 "headroom to support flow control."
3457 "Decrease MTU or number of traffic classes\n", pb);
3458 marker = tc + 1;
3459 }
3460
3461 return marker;
3462}
3463
3464/*
3465 * ixgbe_lpbthresh - calculate low water mark for for flow control
3466 *
3467 * @adapter: board private structure to calculate for
3468 * @pb - packet buffer to calculate
3469 */
3470static int ixgbe_lpbthresh(struct ixgbe_adapter *adapter)
3471{
3472 struct ixgbe_hw *hw = &adapter->hw;
3473 struct net_device *dev = adapter->netdev;
3474 int tc;
3475 u32 dv_id;
3476
3477 /* Calculate max LAN frame size */
3478 tc = dev->mtu + ETH_HLEN + ETH_FCS_LEN;
3479
3480 /* Calculate delay value for device */
3481 switch (hw->mac.type) {
3482 case ixgbe_mac_X540:
3483 dv_id = IXGBE_LOW_DV_X540(tc);
3484 break;
3485 default:
3486 dv_id = IXGBE_LOW_DV(tc);
3487 break;
3488 }
3489
3490 /* Delay value is calculated in bit times convert to KB */
3491 return IXGBE_BT2KB(dv_id);
3492}
3493
3494/*
3495 * ixgbe_pbthresh_setup - calculate and setup high low water marks
3496 */
3497static void ixgbe_pbthresh_setup(struct ixgbe_adapter *adapter)
3498{
3499 struct ixgbe_hw *hw = &adapter->hw;
3500 int num_tc = netdev_get_num_tc(adapter->netdev);
3501 int i;
3502
3503 if (!num_tc)
3504 num_tc = 1;
3505
3506 hw->fc.low_water = ixgbe_lpbthresh(adapter);
3507
3508 for (i = 0; i < num_tc; i++) {
3509 hw->fc.high_water[i] = ixgbe_hpbthresh(adapter, i);
3510
3511 /* Low water marks must not be larger than high water marks */
3512 if (hw->fc.low_water > hw->fc.high_water[i])
3513 hw->fc.low_water = 0;
3514 }
3515}
3516
80605c65
JF		 3517static void ixgbe_configure_pb(struct ixgbe_adapter *adapter)
3518{
80605c65 3519 struct ixgbe_hw *hw = &adapter->hw;
f7e1027f
AD		 3520 int hdrm;
3521 u8 tc = netdev_get_num_tc(adapter->netdev);
80605c65
JF		 3522
3523 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3524 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
f7e1027f
AD		 3525 hdrm = 32 << adapter->fdir_pballoc;
3526 else
3527 hdrm = 0;
80605c65 3528
f7e1027f 3529 hw->mac.ops.set_rxpba(hw, tc, hdrm, PBA_STRATEGY_EQUAL);
9da712d2 3530 ixgbe_pbthresh_setup(adapter);
80605c65
JF		 3531}
3532
e4911d57
AD		 3533static void ixgbe_fdir_filter_restore(struct ixgbe_adapter *adapter)
3534{
3535 struct ixgbe_hw *hw = &adapter->hw;
3536 struct hlist_node *node, *node2;
3537 struct ixgbe_fdir_filter *filter;
3538
3539 spin_lock(&adapter->fdir_perfect_lock);
3540
3541 if (!hlist_empty(&adapter->fdir_filter_list))
3542 ixgbe_fdir_set_input_mask_82599(hw, &adapter->fdir_mask);
3543
3544 hlist_for_each_entry_safe(filter, node, node2,
3545 &adapter->fdir_filter_list, fdir_node) {
3546 ixgbe_fdir_write_perfect_filter_82599(hw,
1f4d5183
AD		 3547 &filter->filter,
3548 filter->sw_idx,
3549 (filter->action == IXGBE_FDIR_DROP_QUEUE) ?
3550 IXGBE_FDIR_DROP_QUEUE :
3551 adapter->rx_ring[filter->action]->reg_idx);
e4911d57
AD		 3552 }
3553
3554 spin_unlock(&adapter->fdir_perfect_lock);
3555}
3556
9a799d71
AK		 3557static void ixgbe_configure(struct ixgbe_adapter *adapter)
3558{
80605c65 3559 ixgbe_configure_pb(adapter);
7a6b6f51 3560#ifdef CONFIG_IXGBE_DCB
67ebd791 3561 ixgbe_configure_dcb(adapter);
2f90b865 3562#endif
9a799d71 3563
4c1d7b4b 3564 ixgbe_set_rx_mode(adapter->netdev);
f62bbb5e
JG		 3565 ixgbe_restore_vlan(adapter);
3566
eacd73f7
YZ		 3567#ifdef IXGBE_FCOE
3568 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
3569 ixgbe_configure_fcoe(adapter);
3570
3571#endif /* IXGBE_FCOE */
c4cf55e5 3572 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
4c1d7b4b
AD		 3573 ixgbe_init_fdir_signature_82599(&adapter->hw,
3574 adapter->fdir_pballoc);
e4911d57
AD		 3575 } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
3576 ixgbe_init_fdir_perfect_82599(&adapter->hw,
3577 adapter->fdir_pballoc);
3578 ixgbe_fdir_filter_restore(adapter);
c4cf55e5 3579 }
4c1d7b4b 3580
933d41f1 3581 ixgbe_configure_virtualization(adapter);
c4cf55e5 3582
9a799d71
AK		 3583 ixgbe_configure_tx(adapter);
3584 ixgbe_configure_rx(adapter);
9a799d71
AK		 3585}
3586
e8e26350
PW		 3587static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw)
3588{
3589 switch (hw->phy.type) {
3590 case ixgbe_phy_sfp_avago:
3591 case ixgbe_phy_sfp_ftl:
3592 case ixgbe_phy_sfp_intel:
3593 case ixgbe_phy_sfp_unknown:
ea0a04df
DS		 3594 case ixgbe_phy_sfp_passive_tyco:
3595 case ixgbe_phy_sfp_passive_unknown:
3596 case ixgbe_phy_sfp_active_unknown:
3597 case ixgbe_phy_sfp_ftl_active:
e8e26350 3598 return true;
8917b447
AD		 3599 case ixgbe_phy_nl:
3600 if (hw->mac.type == ixgbe_mac_82598EB)
3601 return true;
e8e26350
PW		 3602 default:
3603 return false;
3604 }
3605}
3606
0ecc061d 3607/**
e8e26350
PW		 3608 * ixgbe_sfp_link_config - set up SFP+ link
3609 * @adapter: pointer to private adapter struct
3610 **/
3611static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter)
3612{
7086400d
AD		 3613 /*
3614 * We are assuming the worst case scenerio here, and that
3615 * is that an SFP was inserted/removed after the reset
3616 * but before SFP detection was enabled. As such the best
3617 * solution is to just start searching as soon as we start
3618 */
3619 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
3620 adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP;
e8e26350 3621
7086400d 3622 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
e8e26350
PW		 3623}
3624
3625/**
3626 * ixgbe_non_sfp_link_config - set up non-SFP+ link
0ecc061d
PWJ		 3627 * @hw: pointer to private hardware struct
3628 *
3629 * Returns 0 on success, negative on failure
3630 **/
e8e26350 3631static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw)
0ecc061d
PWJ		 3632{
3633 u32 autoneg;
8620a103 3634 bool negotiation, link_up = false;
0ecc061d
PWJ		 3635 u32 ret = IXGBE_ERR_LINK_SETUP;
3636
3637 if (hw->mac.ops.check_link)
3638 ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
3639
3640 if (ret)
3641 goto link_cfg_out;
3642
0b0c2b31
ET		 3643 autoneg = hw->phy.autoneg_advertised;
3644 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
e8e9f696
JP		 3645 ret = hw->mac.ops.get_link_capabilities(hw, &autoneg,
3646 &negotiation);
0ecc061d
PWJ		 3647 if (ret)
3648 goto link_cfg_out;
3649
8620a103
MC		 3650 if (hw->mac.ops.setup_link)
3651 ret = hw->mac.ops.setup_link(hw, autoneg, negotiation, link_up);
0ecc061d
PWJ		 3652link_cfg_out:
3653 return ret;
3654}
3655
a34bcfff 3656static void ixgbe_setup_gpie(struct ixgbe_adapter *adapter)
9a799d71 3657{
9a799d71 3658 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 3659 u32 gpie = 0;
9a799d71 3660
9b471446 3661 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
a34bcfff
AD		 3662 gpie = IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
3663 IXGBE_GPIE_OCD;
3664 gpie |= IXGBE_GPIE_EIAME;
9b471446
JB		 3665 /*
3666 * use EIAM to auto-mask when MSI-X interrupt is asserted
3667 * this saves a register write for every interrupt
3668 */
3669 switch (hw->mac.type) {
3670 case ixgbe_mac_82598EB:
3671 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3672 break;
9b471446 3673 case ixgbe_mac_82599EB:
b93a2226
DS		 3674 case ixgbe_mac_X540:
3675 default:
9b471446
JB		 3676 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
3677 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
3678 break;
3679 }
3680 } else {
021230d4
AV		 3681 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
3682 * specifically only auto mask tx and rx interrupts */
3683 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3684 }
9a799d71 3685
a34bcfff
AD		 3686 /* XXX: to interrupt immediately for EICS writes, enable this */
3687 /* gpie |= IXGBE_GPIE_EIMEN; */
3688
3689 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3690 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
3691 gpie |= IXGBE_GPIE_VTMODE_64;
119fc60a
MC		 3692 }
3693
5fdd31f9 3694 /* Enable Thermal over heat sensor interrupt */
f3df98ec
DS		 3695 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
3696 switch (adapter->hw.mac.type) {
3697 case ixgbe_mac_82599EB:
3698 gpie |= IXGBE_SDP0_GPIEN;
3699 break;
3700 case ixgbe_mac_X540:
3701 gpie |= IXGBE_EIMS_TS;
3702 break;
3703 default:
3704 break;
3705 }
3706 }
5fdd31f9 3707
a34bcfff
AD		 3708 /* Enable fan failure interrupt */
3709 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
0befdb3e 3710 gpie |= IXGBE_SDP1_GPIEN;
0befdb3e 3711
2698b208 3712 if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350
PW		 3713 gpie |= IXGBE_SDP1_GPIEN;
3714 gpie |= IXGBE_SDP2_GPIEN;
2698b208 3715 }
a34bcfff
AD		 3716
3717 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3718}
3719
c7ccde0f 3720static void ixgbe_up_complete(struct ixgbe_adapter *adapter)
a34bcfff
AD		 3721{
3722 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 3723 int err;
a34bcfff
AD		 3724 u32 ctrl_ext;
3725
3726 ixgbe_get_hw_control(adapter);
3727 ixgbe_setup_gpie(adapter);
e8e26350 3728
9a799d71
AK		 3729 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
3730 ixgbe_configure_msix(adapter);
3731 else
3732 ixgbe_configure_msi_and_legacy(adapter);
3733
c6ecf39a
DS		 3734 /* enable the optics for both mult-speed fiber and 82599 SFP+ fiber */
3735 if (hw->mac.ops.enable_tx_laser &&
3736 ((hw->phy.multispeed_fiber) ||
9f911707 3737 ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
c6ecf39a 3738 (hw->mac.type == ixgbe_mac_82599EB))))
61fac744
PW		 3739 hw->mac.ops.enable_tx_laser(hw);
3740
9a799d71 3741 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 3742 ixgbe_napi_enable_all(adapter);
3743
73c4b7cd
AD		 3744 if (ixgbe_is_sfp(hw)) {
3745 ixgbe_sfp_link_config(adapter);
3746 } else {
3747 err = ixgbe_non_sfp_link_config(hw);
3748 if (err)
3749 e_err(probe, "link_config FAILED %d\n", err);
3750 }
3751
021230d4
AV		 3752 /* clear any pending interrupts, may auto mask */
3753 IXGBE_READ_REG(hw, IXGBE_EICR);
6af3b9eb 3754 ixgbe_irq_enable(adapter, true, true);
9a799d71 3755
bf069c97
DS		 3756 /*
3757 * If this adapter has a fan, check to see if we had a failure
3758 * before we enabled the interrupt.
3759 */
3760 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
3761 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
3762 if (esdp & IXGBE_ESDP_SDP1)
396e799c 3763 e_crit(drv, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 3764 }
3765
1da100bb 3766 /* enable transmits */
477de6ed 3767 netif_tx_start_all_queues(adapter->netdev);
1da100bb 3768
9a799d71
AK		 3769 /* bring the link up in the watchdog, this could race with our first
3770 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 3771 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
3772 adapter->link_check_timeout = jiffies;
7086400d 3773 mod_timer(&adapter->service_timer, jiffies);
c9205697
GR		 3774
3775 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
3776 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
3777 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
3778 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
9a799d71
AK		 3779}
3780
d4f80882
AV		 3781void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
3782{
3783 WARN_ON(in_interrupt());
7086400d
AD		 3784 /* put off any impending NetWatchDogTimeout */
3785 adapter->netdev->trans_start = jiffies;
3786
d4f80882 3787 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
032b4325 3788 usleep_range(1000, 2000);
d4f80882 3789 ixgbe_down(adapter);
5809a1ae
GR		 3790 /*
3791 * If SR-IOV enabled then wait a bit before bringing the adapter
3792 * back up to give the VFs time to respond to the reset. The
3793 * two second wait is based upon the watchdog timer cycle in
3794 * the VF driver.
3795 */
3796 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3797 msleep(2000);
d4f80882
AV		 3798 ixgbe_up(adapter);
3799 clear_bit(__IXGBE_RESETTING, &adapter->state);
3800}
3801
c7ccde0f 3802void ixgbe_up(struct ixgbe_adapter *adapter)
9a799d71
AK		 3803{
3804 /* hardware has been reset, we need to reload some things */
3805 ixgbe_configure(adapter);
3806
c7ccde0f 3807 ixgbe_up_complete(adapter);
9a799d71
AK		 3808}
3809
3810void ixgbe_reset(struct ixgbe_adapter *adapter)
3811{
c44ade9e 3812 struct ixgbe_hw *hw = &adapter->hw;
8ca783ab
DS		 3813 int err;
3814
7086400d
AD		 3815 /* lock SFP init bit to prevent race conditions with the watchdog */
3816 while (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
3817 usleep_range(1000, 2000);
3818
3819 /* clear all SFP and link config related flags while holding SFP_INIT */
3820 adapter->flags2 &= ~(IXGBE_FLAG2_SEARCH_FOR_SFP |
3821 IXGBE_FLAG2_SFP_NEEDS_RESET);
3822 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
3823
8ca783ab 3824 err = hw->mac.ops.init_hw(hw);
da4dd0f7
PWJ		 3825 switch (err) {
3826 case 0:
3827 case IXGBE_ERR_SFP_NOT_PRESENT:
7086400d 3828 case IXGBE_ERR_SFP_NOT_SUPPORTED:
da4dd0f7
PWJ		 3829 break;
3830 case IXGBE_ERR_MASTER_REQUESTS_PENDING:
849c4542 3831 e_dev_err("master disable timed out\n");
da4dd0f7 3832 break;
794caeb2
PWJ		 3833 case IXGBE_ERR_EEPROM_VERSION:
3834 /* We are running on a pre-production device, log a warning */
849c4542
ET		 3835 e_dev_warn("This device is a pre-production adapter/LOM. "
3836 "Please be aware there may be issuesassociated with "
3837 "your hardware. If you are experiencing problems "
3838 "please contact your Intel or hardware "
3839 "representative who provided you with this "
3840 "hardware.\n");
794caeb2 3841 break;
da4dd0f7 3842 default:
849c4542 3843 e_dev_err("Hardware Error: %d\n", err);
da4dd0f7 3844 }
9a799d71 3845
7086400d
AD		 3846 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
3847
9a799d71 3848 /* reprogram the RAR[0] in case user changed it. */
1cdd1ec8
GR		 3849 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
3850 IXGBE_RAH_AV);
9a799d71
AK		 3851}
3852
9a799d71
AK		 3853/**
3854 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
9a799d71
AK		 3855 * @rx_ring: ring to free buffers from
3856 **/
b6ec895e 3857static void ixgbe_clean_rx_ring(struct ixgbe_ring *rx_ring)
9a799d71 3858{
b6ec895e 3859 struct device *dev = rx_ring->dev;
9a799d71 3860 unsigned long size;
b6ec895e 3861 u16 i;
9a799d71 3862
84418e3b
AD		 3863 /* ring already cleared, nothing to do */
3864 if (!rx_ring->rx_buffer_info)
3865 return;
9a799d71 3866
84418e3b 3867 /* Free all the Rx ring sk_buffs */
9a799d71
AK		 3868 for (i = 0; i < rx_ring->count; i++) {
3869 struct ixgbe_rx_buffer *rx_buffer_info;
3870
3871 rx_buffer_info = &rx_ring->rx_buffer_info[i];
3872 if (rx_buffer_info->dma) {
b6ec895e 3873 dma_unmap_single(rx_ring->dev, rx_buffer_info->dma,
e8e9f696 3874 rx_ring->rx_buf_len,
1b507730 3875 DMA_FROM_DEVICE);
9a799d71
AK		 3876 rx_buffer_info->dma = 0;
3877 }
3878 if (rx_buffer_info->skb) {
f8212f97 3879 struct sk_buff *skb = rx_buffer_info->skb;
9a799d71 3880 rx_buffer_info->skb = NULL;
f8212f97
AD		 3881 do {
3882 struct sk_buff *this = skb;
e8171aaa 3883 if (IXGBE_RSC_CB(this)->delay_unmap) {
b6ec895e 3884 dma_unmap_single(dev,
1b507730 3885 IXGBE_RSC_CB(this)->dma,
e8e9f696 3886 rx_ring->rx_buf_len,
1b507730 3887 DMA_FROM_DEVICE);
fd3686a8 3888 IXGBE_RSC_CB(this)->dma = 0;
e8171aaa 3889 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 3890 }
f8212f97
AD		 3891 skb = skb->prev;
3892 dev_kfree_skb(this);
3893 } while (skb);
9a799d71
AK		 3894 }
3895 if (!rx_buffer_info->page)
3896 continue;
4f57ca6e 3897 if (rx_buffer_info->page_dma) {
b6ec895e 3898 dma_unmap_page(dev, rx_buffer_info->page_dma,
1b507730 3899 PAGE_SIZE / 2, DMA_FROM_DEVICE);
4f57ca6e
JB		 3900 rx_buffer_info->page_dma = 0;
3901 }
9a799d71
AK		 3902 put_page(rx_buffer_info->page);
3903 rx_buffer_info->page = NULL;
762f4c57 3904 rx_buffer_info->page_offset = 0;
9a799d71
AK		 3905 }
3906
3907 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
3908 memset(rx_ring->rx_buffer_info, 0, size);
3909
3910 /* Zero out the descriptor ring */
3911 memset(rx_ring->desc, 0, rx_ring->size);
3912
3913 rx_ring->next_to_clean = 0;
3914 rx_ring->next_to_use = 0;
9a799d71
AK		 3915}
3916
3917/**
3918 * ixgbe_clean_tx_ring - Free Tx Buffers
9a799d71
AK		 3919 * @tx_ring: ring to be cleaned
3920 **/
b6ec895e 3921static void ixgbe_clean_tx_ring(struct ixgbe_ring *tx_ring)
9a799d71
AK		 3922{
3923 struct ixgbe_tx_buffer *tx_buffer_info;
3924 unsigned long size;
b6ec895e 3925 u16 i;
9a799d71 3926
84418e3b
AD		 3927 /* ring already cleared, nothing to do */
3928 if (!tx_ring->tx_buffer_info)
3929 return;
9a799d71 3930
84418e3b 3931 /* Free all the Tx ring sk_buffs */
9a799d71
AK		 3932 for (i = 0; i < tx_ring->count; i++) {
3933 tx_buffer_info = &tx_ring->tx_buffer_info[i];
b6ec895e 3934 ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer_info);
9a799d71
AK		 3935 }
3936
3937 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
3938 memset(tx_ring->tx_buffer_info, 0, size);
3939
3940 /* Zero out the descriptor ring */
3941 memset(tx_ring->desc, 0, tx_ring->size);
3942
3943 tx_ring->next_to_use = 0;
3944 tx_ring->next_to_clean = 0;
9a799d71
AK		 3945}
3946
3947/**
021230d4 3948 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 3949 * @adapter: board private structure
3950 **/
021230d4 3951static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3952{
3953 int i;
3954
021230d4 3955 for (i = 0; i < adapter->num_rx_queues; i++)
b6ec895e 3956 ixgbe_clean_rx_ring(adapter->rx_ring[i]);
9a799d71
AK		 3957}
3958
3959/**
021230d4 3960 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 3961 * @adapter: board private structure
3962 **/
021230d4 3963static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3964{
3965 int i;
3966
021230d4 3967 for (i = 0; i < adapter->num_tx_queues; i++)
b6ec895e 3968 ixgbe_clean_tx_ring(adapter->tx_ring[i]);
9a799d71
AK		 3969}
3970
e4911d57
AD		 3971static void ixgbe_fdir_filter_exit(struct ixgbe_adapter *adapter)
3972{
3973 struct hlist_node *node, *node2;
3974 struct ixgbe_fdir_filter *filter;
3975
3976 spin_lock(&adapter->fdir_perfect_lock);
3977
3978 hlist_for_each_entry_safe(filter, node, node2,
3979 &adapter->fdir_filter_list, fdir_node) {
3980 hlist_del(&filter->fdir_node);
3981 kfree(filter);
3982 }
3983 adapter->fdir_filter_count = 0;
3984
3985 spin_unlock(&adapter->fdir_perfect_lock);
3986}
3987
9a799d71
AK		 3988void ixgbe_down(struct ixgbe_adapter *adapter)
3989{
3990 struct net_device *netdev = adapter->netdev;
7f821875 3991 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 3992 u32 rxctrl;
bf29ee6c 3993 int i;
9a799d71
AK		 3994
3995 /* signal that we are down to the interrupt handler */
3996 set_bit(__IXGBE_DOWN, &adapter->state);
3997
3998 /* disable receives */
7f821875
JB		 3999 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
4000 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71 4001
2d39d576
YZ		 4002 /* disable all enabled rx queues */
4003 for (i = 0; i < adapter->num_rx_queues; i++)
4004 /* this call also flushes the previous write */
4005 ixgbe_disable_rx_queue(adapter, adapter->rx_ring[i]);
4006
032b4325 4007 usleep_range(10000, 20000);
9a799d71 4008
7f821875
JB		 4009 netif_tx_stop_all_queues(netdev);
4010
7086400d 4011 /* call carrier off first to avoid false dev_watchdog timeouts */
c0dfb90e
JF		 4012 netif_carrier_off(netdev);
4013 netif_tx_disable(netdev);
4014
4015 ixgbe_irq_disable(adapter);
4016
4017 ixgbe_napi_disable_all(adapter);
4018
d034acf1
AD		 4019 adapter->flags2 &= ~(IXGBE_FLAG2_FDIR_REQUIRES_REINIT |
4020 IXGBE_FLAG2_RESET_REQUESTED);
7086400d
AD		 4021 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
4022
4023 del_timer_sync(&adapter->service_timer);
4024
34cecbbf 4025 if (adapter->num_vfs) {
8e34d1aa
AD		 4026 /* Clear EITR Select mapping */
4027 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0);
34cecbbf
AD		 4028
4029 /* Mark all the VFs as inactive */
4030 for (i = 0 ; i < adapter->num_vfs; i++)
4031 adapter->vfinfo[i].clear_to_send = 0;
34cecbbf 4032
34cecbbf
AD		 4033 /* ping all the active vfs to let them know we are going down */
4034 ixgbe_ping_all_vfs(adapter);
4035
4036 /* Disable all VFTE/VFRE TX/RX */
4037 ixgbe_disable_tx_rx(adapter);
b25ebfd2
PW		 4038 }
4039
7f821875
JB		 4040 /* disable transmits in the hardware now that interrupts are off */
4041 for (i = 0; i < adapter->num_tx_queues; i++) {
bf29ee6c 4042 u8 reg_idx = adapter->tx_ring[i]->reg_idx;
34cecbbf 4043 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH);
7f821875 4044 }
34cecbbf
AD		 4045
4046 /* Disable the Tx DMA engine on 82599 and X540 */
bd508178
AD		 4047 switch (hw->mac.type) {
4048 case ixgbe_mac_82599EB:
b93a2226 4049 case ixgbe_mac_X540:
88512539 4050 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL,
e8e9f696
JP		 4051 (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) &
4052 ~IXGBE_DMATXCTL_TE));
bd508178
AD		 4053 break;
4054 default:
4055 break;
4056 }
7f821875 4057
6f4a0e45
PL		 4058 if (!pci_channel_offline(adapter->pdev))
4059 ixgbe_reset(adapter);
c6ecf39a
DS		 4060
4061 /* power down the optics for multispeed fiber and 82599 SFP+ fiber */
4062 if (hw->mac.ops.disable_tx_laser &&
4063 ((hw->phy.multispeed_fiber) ||
9f911707 4064 ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
c6ecf39a
DS		 4065 (hw->mac.type == ixgbe_mac_82599EB))))
4066 hw->mac.ops.disable_tx_laser(hw);
4067
9a799d71
AK		 4068 ixgbe_clean_all_tx_rings(adapter);
4069 ixgbe_clean_all_rx_rings(adapter);
4070
5dd2d332 4071#ifdef CONFIG_IXGBE_DCA
96b0e0f6 4072 /* since we reset the hardware DCA settings were cleared */
e35ec126 4073 ixgbe_setup_dca(adapter);
96b0e0f6 4074#endif
9a799d71
AK		 4075}
4076
9a799d71 4077/**
021230d4
AV		 4078 * ixgbe_poll - NAPI Rx polling callback
4079 * @napi: structure for representing this polling device
4080 * @budget: how many packets driver is allowed to clean
4081 *
4082 * This function is used for legacy and MSI, NAPI mode
9a799d71 4083 **/
021230d4 4084static int ixgbe_poll(struct napi_struct *napi, int budget)
9a799d71 4085{
9a1a69ad 4086 struct ixgbe_q_vector *q_vector =
e8e9f696 4087 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 4088 struct ixgbe_adapter *adapter = q_vector->adapter;
4ff7fb12
AD		 4089 struct ixgbe_ring *ring;
4090 int per_ring_budget;
4091 bool clean_complete = true;
9a799d71 4092
5dd2d332 4093#ifdef CONFIG_IXGBE_DCA
33cf09c9
AD		 4094 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
4095 ixgbe_update_dca(q_vector);
bd0362dd
JC		 4096#endif
4097
4ff7fb12
AD		 4098 for (ring = q_vector->tx.ring; ring != NULL; ring = ring->next)
4099 clean_complete &= !!ixgbe_clean_tx_irq(q_vector, ring);
9a799d71 4100
4ff7fb12
AD		 4101 /* attempt to distribute budget to each queue fairly, but don't allow
4102 * the budget to go below 1 because we'll exit polling */
4103 if (q_vector->rx.count > 1)
4104 per_ring_budget = max(budget/q_vector->rx.count, 1);
4105 else
4106 per_ring_budget = budget;
d2c7ddd6 4107
4ff7fb12
AD		 4108 for (ring = q_vector->rx.ring; ring != NULL; ring = ring->next)
4109 clean_complete &= ixgbe_clean_rx_irq(q_vector, ring,
4110 per_ring_budget);
4111
4112 /* If all work not completed, return budget and keep polling */
4113 if (!clean_complete)
4114 return budget;
4115
4116 /* all work done, exit the polling mode */
4117 napi_complete(napi);
4118 if (adapter->rx_itr_setting & 1)
4119 ixgbe_set_itr(q_vector);
4120 if (!test_bit(__IXGBE_DOWN, &adapter->state))
4121 ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx));
4122
4123 return 0;
9a799d71
AK		 4124}
4125
4126/**
4127 * ixgbe_tx_timeout - Respond to a Tx Hang
4128 * @netdev: network interface device structure
4129 **/
4130static void ixgbe_tx_timeout(struct net_device *netdev)
4131{
4132 struct ixgbe_adapter *adapter = netdev_priv(netdev);
4133
4134 /* Do the reset outside of interrupt context */
c83c6cbd 4135 ixgbe_tx_timeout_reset(adapter);
9a799d71
AK		 4136}
4137
4df10466
JB		 4138/**
4139 * ixgbe_set_rss_queues: Allocate queues for RSS
4140 * @adapter: board private structure to initialize
4141 *
4142 * This is our "base" multiqueue mode. RSS (Receive Side Scaling) will try
4143 * to allocate one Rx queue per CPU, and if available, one Tx queue per CPU.
4144 *
4145 **/
bc97114d
PWJ		 4146static inline bool ixgbe_set_rss_queues(struct ixgbe_adapter *adapter)
4147{
4148 bool ret = false;
0cefafad 4149 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_RSS];
bc97114d
PWJ		 4150
4151 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
0cefafad
JB		 4152 f->mask = 0xF;
4153 adapter->num_rx_queues = f->indices;
4154 adapter->num_tx_queues = f->indices;
bc97114d
PWJ		 4155 ret = true;
4156 } else {
bc97114d 4157 ret = false;
b9804972
JB		 4158 }
4159
bc97114d
PWJ		 4160 return ret;
4161}
4162
c4cf55e5
PWJ		 4163/**
4164 * ixgbe_set_fdir_queues: Allocate queues for Flow Director
4165 * @adapter: board private structure to initialize
4166 *
4167 * Flow Director is an advanced Rx filter, attempting to get Rx flows back
4168 * to the original CPU that initiated the Tx session. This runs in addition
4169 * to RSS, so if a packet doesn't match an FDIR filter, we can still spread the
4170 * Rx load across CPUs using RSS.
4171 *
4172 **/
e8e9f696 4173static inline bool ixgbe_set_fdir_queues(struct ixgbe_adapter *adapter)
c4cf55e5
PWJ		 4174{
4175 bool ret = false;
4176 struct ixgbe_ring_feature *f_fdir = &adapter->ring_feature[RING_F_FDIR];
4177
4178 f_fdir->indices = min((int)num_online_cpus(), f_fdir->indices);
4179 f_fdir->mask = 0;
4180
4181 /* Flow Director must have RSS enabled */
03ecf91a
AD		 4182 if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) &&
4183 (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)) {
c4cf55e5
PWJ		 4184 adapter->num_tx_queues = f_fdir->indices;
4185 adapter->num_rx_queues = f_fdir->indices;
4186 ret = true;
4187 } else {
4188 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
c4cf55e5
PWJ		 4189 }
4190 return ret;
4191}
4192
0331a832
YZ		 4193#ifdef IXGBE_FCOE
4194/**
4195 * ixgbe_set_fcoe_queues: Allocate queues for Fiber Channel over Ethernet (FCoE)
4196 * @adapter: board private structure to initialize
4197 *
4198 * FCoE RX FCRETA can use up to 8 rx queues for up to 8 different exchanges.
4199 * The ring feature mask is not used as a mask for FCoE, as it can take any 8
4200 * rx queues out of the max number of rx queues, instead, it is used as the
4201 * index of the first rx queue used by FCoE.
4202 *
4203 **/
4204static inline bool ixgbe_set_fcoe_queues(struct ixgbe_adapter *adapter)
4205{
0331a832
YZ		 4206 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
4207
e5b64635
JF		 4208 if (!(adapter->flags & IXGBE_FLAG_FCOE_ENABLED))
4209 return false;
4210
e901acd6 4211 f->indices = min((int)num_online_cpus(), f->indices);
e5b64635 4212
e901acd6
JF		 4213 adapter->num_rx_queues = 1;
4214 adapter->num_tx_queues = 1;
e5b64635 4215
e901acd6
JF		 4216 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
4217 e_info(probe, "FCoE enabled with RSS\n");
03ecf91a 4218 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)
e901acd6
JF		 4219 ixgbe_set_fdir_queues(adapter);
4220 else
4221 ixgbe_set_rss_queues(adapter);
e5b64635 4222 }
03ecf91a 4223
e901acd6
JF		 4224 /* adding FCoE rx rings to the end */
4225 f->mask = adapter->num_rx_queues;
4226 adapter->num_rx_queues += f->indices;
4227 adapter->num_tx_queues += f->indices;
0331a832 4228
e5b64635
JF		 4229 return true;
4230}
4231#endif /* IXGBE_FCOE */
4232
e901acd6
JF		 4233/* Artificial max queue cap per traffic class in DCB mode */
4234#define DCB_QUEUE_CAP 8
4235
e5b64635
JF		 4236#ifdef CONFIG_IXGBE_DCB
4237static inline bool ixgbe_set_dcb_queues(struct ixgbe_adapter *adapter)
4238{
e901acd6
JF		 4239 int per_tc_q, q, i, offset = 0;
4240 struct net_device *dev = adapter->netdev;
4241 int tcs = netdev_get_num_tc(dev);
e5b64635 4242
e901acd6
JF		 4243 if (!tcs)
4244 return false;
e5b64635 4245
e901acd6
JF		 4246 /* Map queue offset and counts onto allocated tx queues */
4247 per_tc_q = min(dev->num_tx_queues / tcs, (unsigned int)DCB_QUEUE_CAP);
4248 q = min((int)num_online_cpus(), per_tc_q);
8b1c0b24 4249
8b1c0b24 4250 for (i = 0; i < tcs; i++) {
e901acd6
JF		 4251 netdev_set_tc_queue(dev, i, q, offset);
4252 offset += q;
0331a832
YZ		 4253 }
4254
e901acd6
JF		 4255 adapter->num_tx_queues = q * tcs;
4256 adapter->num_rx_queues = q * tcs;
e5b64635
JF		 4257
4258#ifdef IXGBE_FCOE
e901acd6
JF		 4259 /* FCoE enabled queues require special configuration indexed
4260 * by feature specific indices and mask. Here we map FCoE
4261 * indices onto the DCB queue pairs allowing FCoE to own
4262 * configuration later.
e5b64635 4263 */
e901acd6
JF		 4264 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
4265 int tc;
4266 struct ixgbe_ring_feature *f =
4267 &adapter->ring_feature[RING_F_FCOE];
4268
4269 tc = netdev_get_prio_tc_map(dev, adapter->fcoe.up);
4270 f->indices = dev->tc_to_txq[tc].count;
4271 f->mask = dev->tc_to_txq[tc].offset;
4272 }
e5b64635
JF		 4273#endif
4274
e901acd6 4275 return true;
0331a832 4276}
e5b64635 4277#endif
0331a832 4278
1cdd1ec8
GR		 4279/**
4280 * ixgbe_set_sriov_queues: Allocate queues for IOV use
4281 * @adapter: board private structure to initialize
4282 *
4283 * IOV doesn't actually use anything, so just NAK the
4284 * request for now and let the other queue routines
4285 * figure out what to do.
4286 */
4287static inline bool ixgbe_set_sriov_queues(struct ixgbe_adapter *adapter)
4288{
4289 return false;
4290}
4291
4df10466 4292/*
25985edc 4293 * ixgbe_set_num_queues: Allocate queues for device, feature dependent
4df10466
JB		 4294 * @adapter: board private structure to initialize
4295 *
4296 * This is the top level queue allocation routine. The order here is very
4297 * important, starting with the "most" number of features turned on at once,
4298 * and ending with the smallest set of features. This way large combinations
4299 * can be allocated if they're turned on, and smaller combinations are the
4300 * fallthrough conditions.
4301 *
4302 **/
847f53ff 4303static int ixgbe_set_num_queues(struct ixgbe_adapter *adapter)
bc97114d 4304{
1cdd1ec8
GR		 4305 /* Start with base case */
4306 adapter->num_rx_queues = 1;
4307 adapter->num_tx_queues = 1;
4308 adapter->num_rx_pools = adapter->num_rx_queues;
4309 adapter->num_rx_queues_per_pool = 1;
4310
4311 if (ixgbe_set_sriov_queues(adapter))
847f53ff 4312 goto done;
1cdd1ec8 4313
bc97114d
PWJ		 4314#ifdef CONFIG_IXGBE_DCB
4315 if (ixgbe_set_dcb_queues(adapter))
af22ab1b 4316 goto done;
bc97114d
PWJ		 4317
4318#endif
e5b64635
JF		 4319#ifdef IXGBE_FCOE
4320 if (ixgbe_set_fcoe_queues(adapter))
4321 goto done;
4322
4323#endif /* IXGBE_FCOE */
c4cf55e5
PWJ		 4324 if (ixgbe_set_fdir_queues(adapter))
4325 goto done;
4326
bc97114d 4327 if (ixgbe_set_rss_queues(adapter))
af22ab1b
WF		 4328 goto done;
4329
4330 /* fallback to base case */
4331 adapter->num_rx_queues = 1;
4332 adapter->num_tx_queues = 1;
4333
4334done:
847f53ff 4335 /* Notify the stack of the (possibly) reduced queue counts. */
f0796d5c 4336 netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues);
847f53ff
BH		 4337 return netif_set_real_num_rx_queues(adapter->netdev,
4338 adapter->num_rx_queues);
b9804972
JB		 4339}
4340
021230d4 4341static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
e8e9f696 4342 int vectors)
021230d4
AV		 4343{
4344 int err, vector_threshold;
4345
4346 /* We'll want at least 3 (vector_threshold):
4347 * 1) TxQ[0] Cleanup
4348 * 2) RxQ[0] Cleanup
4349 * 3) Other (Link Status Change, etc.)
4350 * 4) TCP Timer (optional)
4351 */
4352 vector_threshold = MIN_MSIX_COUNT;
4353
4354 /* The more we get, the more we will assign to Tx/Rx Cleanup
4355 * for the separate queues...where Rx Cleanup >= Tx Cleanup.
4356 * Right now, we simply care about how many we'll get; we'll
4357 * set them up later while requesting irq's.
4358 */
4359 while (vectors >= vector_threshold) {
4360 err = pci_enable_msix(adapter->pdev, adapter->msix_entries,
e8e9f696 4361 vectors);
021230d4
AV		 4362 if (!err) /* Success in acquiring all requested vectors. */
4363 break;
4364 else if (err < 0)
4365 vectors = 0; /* Nasty failure, quit now */
4366 else /* err == number of vectors we should try again with */
4367 vectors = err;
4368 }
4369
4370 if (vectors < vector_threshold) {
4371 /* Can't allocate enough MSI-X interrupts? Oh well.
4372 * This just means we'll go with either a single MSI
4373 * vector or fall back to legacy interrupts.
4374 */
849c4542
ET		 4375 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4376 "Unable to allocate MSI-X interrupts\n");
021230d4
AV		 4377 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4378 kfree(adapter->msix_entries);
4379 adapter->msix_entries = NULL;
021230d4
AV		 4380 } else {
4381 adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
eb7f139c
PWJ		 4382 /*
4383 * Adjust for only the vectors we'll use, which is minimum
4384 * of max_msix_q_vectors + NON_Q_VECTORS, or the number of
4385 * vectors we were allocated.
4386 */
4387 adapter->num_msix_vectors = min(vectors,
e8e9f696 4388 adapter->max_msix_q_vectors + NON_Q_VECTORS);
021230d4
AV		 4389 }
4390}
4391
021230d4 4392/**
bc97114d 4393 * ixgbe_cache_ring_rss - Descriptor ring to register mapping for RSS
021230d4
AV		 4394 * @adapter: board private structure to initialize
4395 *
bc97114d
PWJ		 4396 * Cache the descriptor ring offsets for RSS to the assigned rings.
4397 *
021230d4 4398 **/
bc97114d 4399static inline bool ixgbe_cache_ring_rss(struct ixgbe_adapter *adapter)
021230d4 4400{
bc97114d 4401 int i;
bc97114d 4402
9d6b758f
AD		 4403 if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED))
4404 return false;
bc97114d 4405
9d6b758f
AD		 4406 for (i = 0; i < adapter->num_rx_queues; i++)
4407 adapter->rx_ring[i]->reg_idx = i;
4408 for (i = 0; i < adapter->num_tx_queues; i++)
4409 adapter->tx_ring[i]->reg_idx = i;
4410
4411 return true;
bc97114d
PWJ		 4412}
4413
4414#ifdef CONFIG_IXGBE_DCB
e5b64635
JF		 4415
4416/* ixgbe_get_first_reg_idx - Return first register index associated with ring */
b32c8dcc
JF		 4417static void ixgbe_get_first_reg_idx(struct ixgbe_adapter *adapter, u8 tc,
4418 unsigned int *tx, unsigned int *rx)
e5b64635
JF		 4419{
4420 struct net_device *dev = adapter->netdev;
4421 struct ixgbe_hw *hw = &adapter->hw;
4422 u8 num_tcs = netdev_get_num_tc(dev);
4423
4424 *tx = 0;
4425 *rx = 0;
4426
4427 switch (hw->mac.type) {
4428 case ixgbe_mac_82598EB:
aba70d5e
JF		 4429 *tx = tc << 2;
4430 *rx = tc << 3;
e5b64635
JF		 4431 break;
4432 case ixgbe_mac_82599EB:
4433 case ixgbe_mac_X540:
4fa2e0e1 4434 if (num_tcs > 4) {
e5b64635
JF		 4435 if (tc < 3) {
4436 *tx = tc << 5;
4437 *rx = tc << 4;
4438 } else if (tc < 5) {
4439 *tx = ((tc + 2) << 4);
4440 *rx = tc << 4;
4441 } else if (tc < num_tcs) {
4442 *tx = ((tc + 8) << 3);
4443 *rx = tc << 4;
4444 }
4fa2e0e1 4445 } else {
e5b64635
JF		 4446 *rx = tc << 5;
4447 switch (tc) {
4448 case 0:
4449 *tx = 0;
4450 break;
4451 case 1:
4452 *tx = 64;
4453 break;
4454 case 2:
4455 *tx = 96;
4456 break;
4457 case 3:
4458 *tx = 112;
4459 break;
4460 default:
4461 break;
4462 }
4463 }
4464 break;
4465 default:
4466 break;
4467 }
4468}
4469
bc97114d
PWJ		 4470/**
4471 * ixgbe_cache_ring_dcb - Descriptor ring to register mapping for DCB
4472 * @adapter: board private structure to initialize
4473 *
4474 * Cache the descriptor ring offsets for DCB to the assigned rings.
4475 *
4476 **/
4477static inline bool ixgbe_cache_ring_dcb(struct ixgbe_adapter *adapter)
4478{
e5b64635
JF		 4479 struct net_device *dev = adapter->netdev;
4480 int i, j, k;
4481 u8 num_tcs = netdev_get_num_tc(dev);
bc97114d 4482
8b1c0b24 4483 if (!num_tcs)
bd508178 4484 return false;
f92ef202 4485
e5b64635
JF		 4486 for (i = 0, k = 0; i < num_tcs; i++) {
4487 unsigned int tx_s, rx_s;
4488 u16 count = dev->tc_to_txq[i].count;
4489
4490 ixgbe_get_first_reg_idx(adapter, i, &tx_s, &rx_s);
4491 for (j = 0; j < count; j++, k++) {
4492 adapter->tx_ring[k]->reg_idx = tx_s + j;
4493 adapter->rx_ring[k]->reg_idx = rx_s + j;
4494 adapter->tx_ring[k]->dcb_tc = i;
4495 adapter->rx_ring[k]->dcb_tc = i;
021230d4 4496 }
021230d4 4497 }
e5b64635
JF		 4498
4499 return true;
bc97114d
PWJ		 4500}
4501#endif
4502
c4cf55e5
PWJ		 4503/**
4504 * ixgbe_cache_ring_fdir - Descriptor ring to register mapping for Flow Director
4505 * @adapter: board private structure to initialize
4506 *
4507 * Cache the descriptor ring offsets for Flow Director to the assigned rings.
4508 *
4509 **/
e8e9f696 4510static inline bool ixgbe_cache_ring_fdir(struct ixgbe_adapter *adapter)
c4cf55e5
PWJ		 4511{
4512 int i;
4513 bool ret = false;
4514
03ecf91a
AD		 4515 if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) &&
4516 (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)) {
c4cf55e5 4517 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4518 adapter->rx_ring[i]->reg_idx = i;
c4cf55e5 4519 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4520 adapter->tx_ring[i]->reg_idx = i;
c4cf55e5
PWJ		 4521 ret = true;
4522 }
4523
4524 return ret;
4525}
4526
0331a832
YZ		 4527#ifdef IXGBE_FCOE
4528/**
4529 * ixgbe_cache_ring_fcoe - Descriptor ring to register mapping for the FCoE
4530 * @adapter: board private structure to initialize
4531 *
4532 * Cache the descriptor ring offsets for FCoE mode to the assigned rings.
4533 *
4534 */
4535static inline bool ixgbe_cache_ring_fcoe(struct ixgbe_adapter *adapter)
4536{
0331a832 4537 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
bf29ee6c
AD		 4538 int i;
4539 u8 fcoe_rx_i = 0, fcoe_tx_i = 0;
4540
4541 if (!(adapter->flags & IXGBE_FLAG_FCOE_ENABLED))
4542 return false;
0331a832 4543
bf29ee6c 4544 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
03ecf91a 4545 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE)
bf29ee6c
AD		 4546 ixgbe_cache_ring_fdir(adapter);
4547 else
4548 ixgbe_cache_ring_rss(adapter);
8faa2a78 4549
bf29ee6c
AD		 4550 fcoe_rx_i = f->mask;
4551 fcoe_tx_i = f->mask;
0331a832 4552 }
bf29ee6c
AD		 4553 for (i = 0; i < f->indices; i++, fcoe_rx_i++, fcoe_tx_i++) {
4554 adapter->rx_ring[f->mask + i]->reg_idx = fcoe_rx_i;
4555 adapter->tx_ring[f->mask + i]->reg_idx = fcoe_tx_i;
4556 }
4557 return true;
0331a832
YZ		 4558}
4559
4560#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4561/**
4562 * ixgbe_cache_ring_sriov - Descriptor ring to register mapping for sriov
4563 * @adapter: board private structure to initialize
4564 *
4565 * SR-IOV doesn't use any descriptor rings but changes the default if
4566 * no other mapping is used.
4567 *
4568 */
4569static inline bool ixgbe_cache_ring_sriov(struct ixgbe_adapter *adapter)
4570{
4a0b9ca0
PW		 4571 adapter->rx_ring[0]->reg_idx = adapter->num_vfs * 2;
4572 adapter->tx_ring[0]->reg_idx = adapter->num_vfs * 2;
1cdd1ec8
GR		 4573 if (adapter->num_vfs)
4574 return true;
4575 else
4576 return false;
4577}
4578
bc97114d
PWJ		 4579/**
4580 * ixgbe_cache_ring_register - Descriptor ring to register mapping
4581 * @adapter: board private structure to initialize
4582 *
4583 * Once we know the feature-set enabled for the device, we'll cache
4584 * the register offset the descriptor ring is assigned to.
4585 *
4586 * Note, the order the various feature calls is important. It must start with
4587 * the "most" features enabled at the same time, then trickle down to the
4588 * least amount of features turned on at once.
4589 **/
4590static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter)
4591{
4592 /* start with default case */
4a0b9ca0
PW		 4593 adapter->rx_ring[0]->reg_idx = 0;
4594 adapter->tx_ring[0]->reg_idx = 0;
bc97114d 4595
1cdd1ec8
GR		 4596 if (ixgbe_cache_ring_sriov(adapter))
4597 return;
4598
e5b64635
JF		 4599#ifdef CONFIG_IXGBE_DCB
4600 if (ixgbe_cache_ring_dcb(adapter))
4601 return;
4602#endif
4603
0331a832
YZ		 4604#ifdef IXGBE_FCOE
4605 if (ixgbe_cache_ring_fcoe(adapter))
4606 return;
0331a832 4607#endif /* IXGBE_FCOE */
bc97114d 4608
c4cf55e5
PWJ		 4609 if (ixgbe_cache_ring_fdir(adapter))
4610 return;
4611
bc97114d
PWJ		 4612 if (ixgbe_cache_ring_rss(adapter))
4613 return;
021230d4
AV		 4614}
4615
9a799d71
AK		 4616/**
4617 * ixgbe_alloc_queues - Allocate memory for all rings
4618 * @adapter: board private structure to initialize
4619 *
4620 * We allocate one ring per queue at run-time since we don't know the
4df10466
JB		 4621 * number of queues at compile-time. The polling_netdev array is
4622 * intended for Multiqueue, but should work fine with a single queue.
9a799d71 4623 **/
2f90b865 4624static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter)
9a799d71 4625{
e2ddeba9 4626 int rx = 0, tx = 0, nid = adapter->node;
9a799d71 4627
e2ddeba9
ED		 4628 if (nid < 0 || !node_online(nid))
4629 nid = first_online_node;
4630
4631 for (; tx < adapter->num_tx_queues; tx++) {
4632 struct ixgbe_ring *ring;
4633
4634 ring = kzalloc_node(sizeof(*ring), GFP_KERNEL, nid);
4a0b9ca0 4635 if (!ring)
e2ddeba9 4636 ring = kzalloc(sizeof(*ring), GFP_KERNEL);
4a0b9ca0 4637 if (!ring)
e2ddeba9 4638 goto err_allocation;
4a0b9ca0 4639 ring->count = adapter->tx_ring_count;
e2ddeba9
ED		 4640 ring->queue_index = tx;
4641 ring->numa_node = nid;
b6ec895e 4642 ring->dev = &adapter->pdev->dev;
fc77dc3c 4643 ring->netdev = adapter->netdev;
4a0b9ca0 4644
e2ddeba9 4645 adapter->tx_ring[tx] = ring;
021230d4 4646 }
b9804972 4647
e2ddeba9
ED		 4648 for (; rx < adapter->num_rx_queues; rx++) {
4649 struct ixgbe_ring *ring;
4a0b9ca0 4650
e2ddeba9 4651 ring = kzalloc_node(sizeof(*ring), GFP_KERNEL, nid);
4a0b9ca0 4652 if (!ring)
e2ddeba9 4653 ring = kzalloc(sizeof(*ring), GFP_KERNEL);
4a0b9ca0 4654 if (!ring)
e2ddeba9
ED		 4655 goto err_allocation;
4656 ring->count = adapter->rx_ring_count;
4657 ring->queue_index = rx;
4658 ring->numa_node = nid;
b6ec895e 4659 ring->dev = &adapter->pdev->dev;
fc77dc3c 4660 ring->netdev = adapter->netdev;
4a0b9ca0 4661
e2ddeba9 4662 adapter->rx_ring[rx] = ring;
021230d4
AV		 4663 }
4664
4665 ixgbe_cache_ring_register(adapter);
4666
4667 return 0;
4668
e2ddeba9
ED		 4669err_allocation:
4670 while (tx)
4671 kfree(adapter->tx_ring[--tx]);
4672
4673 while (rx)
4674 kfree(adapter->rx_ring[--rx]);
021230d4
AV		 4675 return -ENOMEM;
4676}
4677
4678/**
4679 * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported
4680 * @adapter: board private structure to initialize
4681 *
4682 * Attempt to configure the interrupts using the best available
4683 * capabilities of the hardware and the kernel.
4684 **/
feea6a57 4685static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4 4686{
8be0e467 4687 struct ixgbe_hw *hw = &adapter->hw;
021230d4
AV		 4688 int err = 0;
4689 int vector, v_budget;
4690
4691 /*
4692 * It's easy to be greedy for MSI-X vectors, but it really
4693 * doesn't do us much good if we have a lot more vectors
4694 * than CPU's. So let's be conservative and only ask for
342bde1b 4695 * (roughly) the same number of vectors as there are CPU's.
021230d4
AV		 4696 */
4697 v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues,
e8e9f696 4698 (int)num_online_cpus()) + NON_Q_VECTORS;
021230d4
AV		 4699
4700 /*
4701 * At the same time, hardware can only support a maximum of
8be0e467
PW		 4702 * hw.mac->max_msix_vectors vectors. With features
4703 * such as RSS and VMDq, we can easily surpass the number of Rx and Tx
4704 * descriptor queues supported by our device. Thus, we cap it off in
4705 * those rare cases where the cpu count also exceeds our vector limit.
021230d4 4706 */
8be0e467 4707 v_budget = min(v_budget, (int)hw->mac.max_msix_vectors);
021230d4
AV		 4708
4709 /* A failure in MSI-X entry allocation isn't fatal, but it does
4710 * mean we disable MSI-X capabilities of the adapter. */
4711 adapter->msix_entries = kcalloc(v_budget,
e8e9f696 4712 sizeof(struct msix_entry), GFP_KERNEL);
7a921c93
AD		 4713 if (adapter->msix_entries) {
4714 for (vector = 0; vector < v_budget; vector++)
4715 adapter->msix_entries[vector].entry = vector;
021230d4 4716
7a921c93 4717 ixgbe_acquire_msix_vectors(adapter, v_budget);
021230d4 4718
7a921c93
AD		 4719 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
4720 goto out;
4721 }
26d27844 4722
7a921c93
AD		 4723 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
4724 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
03ecf91a 4725 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
45b9f509 4726 e_err(probe,
03ecf91a 4727 "ATR is not supported while multiple "
45b9f509
AD		 4728 "queues are disabled. Disabling Flow Director\n");
4729 }
c4cf55e5 4730 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
c4cf55e5 4731 adapter->atr_sample_rate = 0;
1cdd1ec8
GR		 4732 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4733 ixgbe_disable_sriov(adapter);
4734
847f53ff
BH		 4735 err = ixgbe_set_num_queues(adapter);
4736 if (err)
4737 return err;
021230d4 4738
021230d4
AV		 4739 err = pci_enable_msi(adapter->pdev);
4740 if (!err) {
4741 adapter->flags |= IXGBE_FLAG_MSI_ENABLED;
4742 } else {
849c4542
ET		 4743 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4744 "Unable to allocate MSI interrupt, "
4745 "falling back to legacy. Error: %d\n", err);
021230d4
AV		 4746 /* reset err */
4747 err = 0;
4748 }
4749
4750out:
021230d4
AV		 4751 return err;
4752}
4753
7a921c93
AD		 4754/**
4755 * ixgbe_alloc_q_vectors - Allocate memory for interrupt vectors
4756 * @adapter: board private structure to initialize
4757 *
4758 * We allocate one q_vector per queue interrupt. If allocation fails we
4759 * return -ENOMEM.
4760 **/
4761static int ixgbe_alloc_q_vectors(struct ixgbe_adapter *adapter)
4762{
4ff7fb12 4763 int v_idx, num_q_vectors;
7a921c93 4764 struct ixgbe_q_vector *q_vector;
7a921c93 4765
4ff7fb12 4766 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
7a921c93 4767 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
4ff7fb12 4768 else
7a921c93 4769 num_q_vectors = 1;
7a921c93 4770
4ff7fb12 4771 for (v_idx = 0; v_idx < num_q_vectors; v_idx++) {
1a6c14a2 4772 q_vector = kzalloc_node(sizeof(struct ixgbe_q_vector),
e8e9f696 4773 GFP_KERNEL, adapter->node);
1a6c14a2
JB		 4774 if (!q_vector)
4775 q_vector = kzalloc(sizeof(struct ixgbe_q_vector),
e8e9f696 4776 GFP_KERNEL);
7a921c93
AD		 4777 if (!q_vector)
4778 goto err_out;
4ff7fb12 4779
7a921c93 4780 q_vector->adapter = adapter;
4ff7fb12
AD		 4781 q_vector->v_idx = v_idx;
4782
207867f5
AD		 4783 /* Allocate the affinity_hint cpumask, configure the mask */
4784 if (!alloc_cpumask_var(&q_vector->affinity_mask, GFP_KERNEL))
4785 goto err_out;
4786 cpumask_set_cpu(v_idx, q_vector->affinity_mask);
4ff7fb12
AD		 4787 netif_napi_add(adapter->netdev, &q_vector->napi,
4788 ixgbe_poll, 64);
4789 adapter->q_vector[v_idx] = q_vector;
7a921c93
AD		 4790 }
4791
4792 return 0;
4793
4794err_out:
4ff7fb12
AD		 4795 while (v_idx) {
4796 v_idx--;
4797 q_vector = adapter->q_vector[v_idx];
7a921c93 4798 netif_napi_del(&q_vector->napi);
207867f5 4799 free_cpumask_var(q_vector->affinity_mask);
7a921c93 4800 kfree(q_vector);
4ff7fb12 4801 adapter->q_vector[v_idx] = NULL;
7a921c93
AD		 4802 }
4803 return -ENOMEM;
4804}
4805
4806/**
4807 * ixgbe_free_q_vectors - Free memory allocated for interrupt vectors
4808 * @adapter: board private structure to initialize
4809 *
4810 * This function frees the memory allocated to the q_vectors. In addition if
4811 * NAPI is enabled it will delete any references to the NAPI struct prior
4812 * to freeing the q_vector.
4813 **/
4814static void ixgbe_free_q_vectors(struct ixgbe_adapter *adapter)
4815{
207867f5 4816 int v_idx, num_q_vectors;
7a921c93 4817
91281fd3 4818 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
7a921c93 4819 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
91281fd3 4820 else
7a921c93 4821 num_q_vectors = 1;
7a921c93 4822
207867f5
AD		 4823 for (v_idx = 0; v_idx < num_q_vectors; v_idx++) {
4824 struct ixgbe_q_vector *q_vector = adapter->q_vector[v_idx];
4825 adapter->q_vector[v_idx] = NULL;
91281fd3 4826 netif_napi_del(&q_vector->napi);
207867f5 4827 free_cpumask_var(q_vector->affinity_mask);
7a921c93
AD		 4828 kfree(q_vector);
4829 }
4830}
4831
7b25cdba 4832static void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4
AV		 4833{
4834 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4835 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4836 pci_disable_msix(adapter->pdev);
4837 kfree(adapter->msix_entries);
4838 adapter->msix_entries = NULL;
4839 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
4840 adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED;
4841 pci_disable_msi(adapter->pdev);
4842 }
021230d4
AV		 4843}
4844
4845/**
4846 * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme
4847 * @adapter: board private structure to initialize
4848 *
4849 * We determine which interrupt scheme to use based on...
4850 * - Kernel support (MSI, MSI-X)
4851 * - which can be user-defined (via MODULE_PARAM)
4852 * - Hardware queue count (num_*_queues)
4853 * - defined by miscellaneous hardware support/features (RSS, etc.)
4854 **/
2f90b865 4855int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter)
021230d4
AV		 4856{
4857 int err;
4858
4859 /* Number of supported queues */
847f53ff
BH		 4860 err = ixgbe_set_num_queues(adapter);
4861 if (err)
4862 return err;
021230d4 4863
021230d4
AV		 4864 err = ixgbe_set_interrupt_capability(adapter);
4865 if (err) {
849c4542 4866 e_dev_err("Unable to setup interrupt capabilities\n");
021230d4 4867 goto err_set_interrupt;
9a799d71
AK		 4868 }
4869
7a921c93
AD		 4870 err = ixgbe_alloc_q_vectors(adapter);
4871 if (err) {
849c4542 4872 e_dev_err("Unable to allocate memory for queue vectors\n");
7a921c93
AD		 4873 goto err_alloc_q_vectors;
4874 }
4875
4876 err = ixgbe_alloc_queues(adapter);
4877 if (err) {
849c4542 4878 e_dev_err("Unable to allocate memory for queues\n");
7a921c93
AD		 4879 goto err_alloc_queues;
4880 }
4881
849c4542 4882 e_dev_info("Multiqueue %s: Rx Queue count = %u, Tx Queue count = %u\n",
396e799c
ET		 4883 (adapter->num_rx_queues > 1) ? "Enabled" : "Disabled",
4884 adapter->num_rx_queues, adapter->num_tx_queues);
021230d4
AV		 4885
4886 set_bit(__IXGBE_DOWN, &adapter->state);
4887
9a799d71 4888 return 0;
021230d4 4889
7a921c93
AD		 4890err_alloc_queues:
4891 ixgbe_free_q_vectors(adapter);
4892err_alloc_q_vectors:
4893 ixgbe_reset_interrupt_capability(adapter);
021230d4 4894err_set_interrupt:
7a921c93
AD		 4895 return err;
4896}
4897
4898/**
4899 * ixgbe_clear_interrupt_scheme - Clear the current interrupt scheme settings
4900 * @adapter: board private structure to clear interrupt scheme on
4901 *
4902 * We go through and clear interrupt specific resources and reset the structure
4903 * to pre-load conditions
4904 **/
4905void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter)
4906{
4a0b9ca0
PW		 4907 int i;
4908
4909 for (i = 0; i < adapter->num_tx_queues; i++) {
4910 kfree(adapter->tx_ring[i]);
4911 adapter->tx_ring[i] = NULL;
4912 }
4913 for (i = 0; i < adapter->num_rx_queues; i++) {
1a51502b
ED		 4914 struct ixgbe_ring *ring = adapter->rx_ring[i];
4915
4916 /* ixgbe_get_stats64() might access this ring, we must wait
4917 * a grace period before freeing it.
4918 */
bcec8b65 4919 kfree_rcu(ring, rcu);
4a0b9ca0
PW		 4920 adapter->rx_ring[i] = NULL;
4921 }
7a921c93 4922
b8eb3a10
DS		 4923 adapter->num_tx_queues = 0;
4924 adapter->num_rx_queues = 0;
4925
7a921c93
AD		 4926 ixgbe_free_q_vectors(adapter);
4927 ixgbe_reset_interrupt_capability(adapter);
9a799d71
AK		 4928}
4929
4930/**
4931 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
4932 * @adapter: board private structure to initialize
4933 *
4934 * ixgbe_sw_init initializes the Adapter private data structure.
4935 * Fields are initialized based on PCI device information and
4936 * OS network device settings (MTU size).
4937 **/
4938static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
4939{
4940 struct ixgbe_hw *hw = &adapter->hw;
4941 struct pci_dev *pdev = adapter->pdev;
021230d4 4942 unsigned int rss;
7a6b6f51 4943#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4944 int j;
4945 struct tc_configuration *tc;
4946#endif
021230d4 4947
c44ade9e
JB		 4948 /* PCI config space info */
4949
4950 hw->vendor_id = pdev->vendor;
4951 hw->device_id = pdev->device;
4952 hw->revision_id = pdev->revision;
4953 hw->subsystem_vendor_id = pdev->subsystem_vendor;
4954 hw->subsystem_device_id = pdev->subsystem_device;
4955
021230d4
AV		 4956 /* Set capability flags */
4957 rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus());
4958 adapter->ring_feature[RING_F_RSS].indices = rss;
4959 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
bd508178
AD		 4960 switch (hw->mac.type) {
4961 case ixgbe_mac_82598EB:
bf069c97
DS		 4962 if (hw->device_id == IXGBE_DEV_ID_82598AT)
4963 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
e8e26350 4964 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598;
bd508178 4965 break;
b93a2226 4966 case ixgbe_mac_X540:
4f51bf70
JK		 4967 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
4968 case ixgbe_mac_82599EB:
e8e26350 4969 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82599;
0c19d6af
PWJ		 4970 adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE;
4971 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
119fc60a
MC		 4972 if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM)
4973 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
45b9f509
AD		 4974 /* Flow Director hash filters enabled */
4975 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
4976 adapter->atr_sample_rate = 20;
c4cf55e5 4977 adapter->ring_feature[RING_F_FDIR].indices =
e8e9f696 4978 IXGBE_MAX_FDIR_INDICES;
c04f6ca8 4979 adapter->fdir_pballoc = IXGBE_FDIR_PBALLOC_64K;
eacd73f7 4980#ifdef IXGBE_FCOE
0d551589
YZ		 4981 adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE;
4982 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
4983 adapter->ring_feature[RING_F_FCOE].indices = 0;
61a0f421 4984#ifdef CONFIG_IXGBE_DCB
6ee16520 4985 /* Default traffic class to use for FCoE */
56075a98 4986 adapter->fcoe.up = IXGBE_FCOE_DEFTC;
61a0f421 4987#endif
eacd73f7 4988#endif /* IXGBE_FCOE */
bd508178
AD		 4989 break;
4990 default:
4991 break;
f8212f97 4992 }
2f90b865 4993
1fc5f038
AD		 4994 /* n-tuple support exists, always init our spinlock */
4995 spin_lock_init(&adapter->fdir_perfect_lock);
4996
7a6b6f51 4997#ifdef CONFIG_IXGBE_DCB
4de2a022
JF		 4998 switch (hw->mac.type) {
4999 case ixgbe_mac_X540:
5000 adapter->dcb_cfg.num_tcs.pg_tcs = X540_TRAFFIC_CLASS;
5001 adapter->dcb_cfg.num_tcs.pfc_tcs = X540_TRAFFIC_CLASS;
5002 break;
5003 default:
5004 adapter->dcb_cfg.num_tcs.pg_tcs = MAX_TRAFFIC_CLASS;
5005 adapter->dcb_cfg.num_tcs.pfc_tcs = MAX_TRAFFIC_CLASS;
5006 break;
5007 }
5008
2f90b865
AD		 5009 /* Configure DCB traffic classes */
5010 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
5011 tc = &adapter->dcb_cfg.tc_config[j];
5012 tc->path[DCB_TX_CONFIG].bwg_id = 0;
5013 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
5014 tc->path[DCB_RX_CONFIG].bwg_id = 0;
5015 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
5016 tc->dcb_pfc = pfc_disabled;
5017 }
4de2a022
JF		 5018
5019 /* Initialize default user to priority mapping, UPx->TC0 */
5020 tc = &adapter->dcb_cfg.tc_config[0];
5021 tc->path[DCB_TX_CONFIG].up_to_tc_bitmap = 0xFF;
5022 tc->path[DCB_RX_CONFIG].up_to_tc_bitmap = 0xFF;
5023
2f90b865
AD		 5024 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
5025 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
264857b8 5026 adapter->dcb_cfg.pfc_mode_enable = false;
2f90b865 5027 adapter->dcb_set_bitmap = 0x00;
3032309b 5028 adapter->dcbx_cap = DCB_CAP_DCBX_HOST | DCB_CAP_DCBX_VER_CEE;
2f90b865 5029 ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg,
e5b64635 5030 MAX_TRAFFIC_CLASS);
2f90b865
AD		 5031
5032#endif
9a799d71
AK		 5033
5034 /* default flow control settings */
cd7664f6 5035 hw->fc.requested_mode = ixgbe_fc_full;
71fd570b 5036 hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */
264857b8
PWJ		 5037#ifdef CONFIG_DCB
5038 adapter->last_lfc_mode = hw->fc.current_mode;
5039#endif
9da712d2 5040 ixgbe_pbthresh_setup(adapter);
2b9ade93
JB		 5041 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
5042 hw->fc.send_xon = true;
71fd570b 5043 hw->fc.disable_fc_autoneg = false;
9a799d71 5044
30efa5a3 5045 /* enable itr by default in dynamic mode */
f7554a2b 5046 adapter->rx_itr_setting = 1;
f7554a2b 5047 adapter->tx_itr_setting = 1;
30efa5a3
JB		 5048
5049 /* set defaults for eitr in MegaBytes */
5050 adapter->eitr_low = 10;
5051 adapter->eitr_high = 20;
5052
5053 /* set default ring sizes */
5054 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
5055 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
5056
bd198058 5057 /* set default work limits */
59224555 5058 adapter->tx_work_limit = IXGBE_DEFAULT_TX_WORK;
bd198058 5059
9a799d71 5060 /* initialize eeprom parameters */
c44ade9e 5061 if (ixgbe_init_eeprom_params_generic(hw)) {
849c4542 5062 e_dev_err("EEPROM initialization failed\n");
9a799d71
AK		 5063 return -EIO;
5064 }
5065
021230d4 5066 /* enable rx csum by default */
9a799d71
AK		 5067 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
5068
1a6c14a2
JB		 5069 /* get assigned NUMA node */
5070 adapter->node = dev_to_node(&pdev->dev);
5071
9a799d71
AK		 5072 set_bit(__IXGBE_DOWN, &adapter->state);
5073
5074 return 0;
5075}
5076
5077/**
5078 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
3a581073 5079 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 5080 *
5081 * Return 0 on success, negative on failure
5082 **/
b6ec895e 5083int ixgbe_setup_tx_resources(struct ixgbe_ring *tx_ring)
9a799d71 5084{
b6ec895e 5085 struct device *dev = tx_ring->dev;
9a799d71
AK		 5086 int size;
5087
3a581073 5088 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
89bf67f1 5089 tx_ring->tx_buffer_info = vzalloc_node(size, tx_ring->numa_node);
1a6c14a2 5090 if (!tx_ring->tx_buffer_info)
89bf67f1 5091 tx_ring->tx_buffer_info = vzalloc(size);
e01c31a5
JB		 5092 if (!tx_ring->tx_buffer_info)
5093 goto err;
9a799d71
AK		 5094
5095 /* round up to nearest 4K */
12207e49 5096 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
3a581073 5097 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 5098
b6ec895e 5099 tx_ring->desc = dma_alloc_coherent(dev, tx_ring->size,
1b507730 5100 &tx_ring->dma, GFP_KERNEL);
e01c31a5
JB		 5101 if (!tx_ring->desc)
5102 goto err;
9a799d71 5103
3a581073
JB		 5104 tx_ring->next_to_use = 0;
5105 tx_ring->next_to_clean = 0;
9a799d71 5106 return 0;
e01c31a5
JB		 5107
5108err:
5109 vfree(tx_ring->tx_buffer_info);
5110 tx_ring->tx_buffer_info = NULL;
b6ec895e 5111 dev_err(dev, "Unable to allocate memory for the Tx descriptor ring\n");
e01c31a5 5112 return -ENOMEM;
9a799d71
AK		 5113}
5114
69888674
AD		 5115/**
5116 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
5117 * @adapter: board private structure
5118 *
5119 * If this function returns with an error, then it's possible one or
5120 * more of the rings is populated (while the rest are not). It is the
5121 * callers duty to clean those orphaned rings.
5122 *
5123 * Return 0 on success, negative on failure
5124 **/
5125static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
5126{
5127 int i, err = 0;
5128
5129 for (i = 0; i < adapter->num_tx_queues; i++) {
b6ec895e 5130 err = ixgbe_setup_tx_resources(adapter->tx_ring[i]);
69888674
AD		 5131 if (!err)
5132 continue;
396e799c 5133 e_err(probe, "Allocation for Tx Queue %u failed\n", i);
69888674
AD		 5134 break;
5135 }
5136
5137 return err;
5138}
5139
9a799d71
AK		 5140/**
5141 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
3a581073 5142 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 5143 *
5144 * Returns 0 on success, negative on failure
5145 **/
b6ec895e 5146int ixgbe_setup_rx_resources(struct ixgbe_ring *rx_ring)
9a799d71 5147{
b6ec895e 5148 struct device *dev = rx_ring->dev;
021230d4 5149 int size;
9a799d71 5150
3a581073 5151 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
89bf67f1 5152 rx_ring->rx_buffer_info = vzalloc_node(size, rx_ring->numa_node);
1a6c14a2 5153 if (!rx_ring->rx_buffer_info)
89bf67f1 5154 rx_ring->rx_buffer_info = vzalloc(size);
b6ec895e
AD		 5155 if (!rx_ring->rx_buffer_info)
5156 goto err;
9a799d71 5157
9a799d71 5158 /* Round up to nearest 4K */
3a581073
JB		 5159 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
5160 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 5161
b6ec895e 5162 rx_ring->desc = dma_alloc_coherent(dev, rx_ring->size,
1b507730 5163 &rx_ring->dma, GFP_KERNEL);
9a799d71 5164
b6ec895e
AD		 5165 if (!rx_ring->desc)
5166 goto err;
9a799d71 5167
3a581073
JB		 5168 rx_ring->next_to_clean = 0;
5169 rx_ring->next_to_use = 0;
9a799d71
AK		 5170
5171 return 0;
b6ec895e
AD		 5172err:
5173 vfree(rx_ring->rx_buffer_info);
5174 rx_ring->rx_buffer_info = NULL;
5175 dev_err(dev, "Unable to allocate memory for the Rx descriptor ring\n");
177db6ff 5176 return -ENOMEM;
9a799d71
AK		 5177}
5178
69888674
AD		 5179/**
5180 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
5181 * @adapter: board private structure
5182 *
5183 * If this function returns with an error, then it's possible one or
5184 * more of the rings is populated (while the rest are not). It is the
5185 * callers duty to clean those orphaned rings.
5186 *
5187 * Return 0 on success, negative on failure
5188 **/
69888674
AD		 5189static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
5190{
5191 int i, err = 0;
5192
5193 for (i = 0; i < adapter->num_rx_queues; i++) {
b6ec895e 5194 err = ixgbe_setup_rx_resources(adapter->rx_ring[i]);
69888674
AD		 5195 if (!err)
5196 continue;
396e799c 5197 e_err(probe, "Allocation for Rx Queue %u failed\n", i);
69888674
AD		 5198 break;
5199 }
5200
5201 return err;
5202}
5203
9a799d71
AK		 5204/**
5205 * ixgbe_free_tx_resources - Free Tx Resources per Queue
9a799d71
AK		 5206 * @tx_ring: Tx descriptor ring for a specific queue
5207 *
5208 * Free all transmit software resources
5209 **/
b6ec895e 5210void ixgbe_free_tx_resources(struct ixgbe_ring *tx_ring)
9a799d71 5211{
b6ec895e 5212 ixgbe_clean_tx_ring(tx_ring);
9a799d71
AK		 5213
5214 vfree(tx_ring->tx_buffer_info);
5215 tx_ring->tx_buffer_info = NULL;
5216
b6ec895e
AD		 5217 /* if not set, then don't free */
5218 if (!tx_ring->desc)
5219 return;
5220
5221 dma_free_coherent(tx_ring->dev, tx_ring->size,
5222 tx_ring->desc, tx_ring->dma);
9a799d71
AK		 5223
5224 tx_ring->desc = NULL;
5225}
5226
5227/**
5228 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
5229 * @adapter: board private structure
5230 *
5231 * Free all transmit software resources
5232 **/
5233static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
5234{
5235 int i;
5236
5237 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 5238 if (adapter->tx_ring[i]->desc)
b6ec895e 5239 ixgbe_free_tx_resources(adapter->tx_ring[i]);
9a799d71
AK		 5240}
5241
5242/**
b4617240 5243 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 5244 * @rx_ring: ring to clean the resources from
5245 *
5246 * Free all receive software resources
5247 **/
b6ec895e 5248void ixgbe_free_rx_resources(struct ixgbe_ring *rx_ring)
9a799d71 5249{
b6ec895e 5250 ixgbe_clean_rx_ring(rx_ring);
9a799d71
AK		 5251
5252 vfree(rx_ring->rx_buffer_info);
5253 rx_ring->rx_buffer_info = NULL;
5254
b6ec895e
AD		 5255 /* if not set, then don't free */
5256 if (!rx_ring->desc)
5257 return;
5258
5259 dma_free_coherent(rx_ring->dev, rx_ring->size,
5260 rx_ring->desc, rx_ring->dma);
9a799d71
AK		 5261
5262 rx_ring->desc = NULL;
5263}
5264
5265/**
5266 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
5267 * @adapter: board private structure
5268 *
5269 * Free all receive software resources
5270 **/
5271static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
5272{
5273 int i;
5274
5275 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 5276 if (adapter->rx_ring[i]->desc)
b6ec895e 5277 ixgbe_free_rx_resources(adapter->rx_ring[i]);
9a799d71
AK		 5278}
5279
9a799d71
AK		 5280/**
5281 * ixgbe_change_mtu - Change the Maximum Transfer Unit
5282 * @netdev: network interface device structure
5283 * @new_mtu: new value for maximum frame size
5284 *
5285 * Returns 0 on success, negative on failure
5286 **/
5287static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
5288{
5289 struct ixgbe_adapter *adapter = netdev_priv(netdev);
16b61beb 5290 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 5291 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
5292
42c783c5 5293 /* MTU < 68 is an error and causes problems on some kernels */
e9f98072
GR		 5294 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED &&
5295 hw->mac.type != ixgbe_mac_X540) {
5296 if ((new_mtu < 68) || (max_frame > MAXIMUM_ETHERNET_VLAN_SIZE))
5297 return -EINVAL;
5298 } else {
5299 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
5300 return -EINVAL;
5301 }
9a799d71 5302
396e799c 5303 e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu);
021230d4 5304 /* must set new MTU before calling down or up */
9a799d71
AK		 5305 netdev->mtu = new_mtu;
5306
d4f80882
AV		 5307 if (netif_running(netdev))
5308 ixgbe_reinit_locked(adapter);
9a799d71
AK		 5309
5310 return 0;
5311}
5312
5313/**
5314 * ixgbe_open - Called when a network interface is made active
5315 * @netdev: network interface device structure
5316 *
5317 * Returns 0 on success, negative value on failure
5318 *
5319 * The open entry point is called when a network interface is made
5320 * active by the system (IFF_UP). At this point all resources needed
5321 * for transmit and receive operations are allocated, the interrupt
5322 * handler is registered with the OS, the watchdog timer is started,
5323 * and the stack is notified that the interface is ready.
5324 **/
5325static int ixgbe_open(struct net_device *netdev)
5326{
5327 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5328 int err;
4bebfaa5
AK		 5329
5330 /* disallow open during test */
5331 if (test_bit(__IXGBE_TESTING, &adapter->state))
5332 return -EBUSY;
9a799d71 5333
54386467
JB		 5334 netif_carrier_off(netdev);
5335
9a799d71
AK		 5336 /* allocate transmit descriptors */
5337 err = ixgbe_setup_all_tx_resources(adapter);
5338 if (err)
5339 goto err_setup_tx;
5340
9a799d71
AK		 5341 /* allocate receive descriptors */
5342 err = ixgbe_setup_all_rx_resources(adapter);
5343 if (err)
5344 goto err_setup_rx;
5345
5346 ixgbe_configure(adapter);
5347
021230d4 5348 err = ixgbe_request_irq(adapter);
9a799d71
AK		 5349 if (err)
5350 goto err_req_irq;
5351
c7ccde0f 5352 ixgbe_up_complete(adapter);
9a799d71
AK		 5353
5354 return 0;
5355
9a799d71 5356err_req_irq:
9a799d71 5357err_setup_rx:
a20a1199 5358 ixgbe_free_all_rx_resources(adapter);
9a799d71 5359err_setup_tx:
a20a1199 5360 ixgbe_free_all_tx_resources(adapter);
9a799d71
AK		 5361 ixgbe_reset(adapter);
5362
5363 return err;
5364}
5365
5366/**
5367 * ixgbe_close - Disables a network interface
5368 * @netdev: network interface device structure
5369 *
5370 * Returns 0, this is not allowed to fail
5371 *
5372 * The close entry point is called when an interface is de-activated
5373 * by the OS. The hardware is still under the drivers control, but
5374 * needs to be disabled. A global MAC reset is issued to stop the
5375 * hardware, and all transmit and receive resources are freed.
5376 **/
5377static int ixgbe_close(struct net_device *netdev)
5378{
5379 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 5380
5381 ixgbe_down(adapter);
5382 ixgbe_free_irq(adapter);
5383
e4911d57
AD		 5384 ixgbe_fdir_filter_exit(adapter);
5385
9a799d71
AK		 5386 ixgbe_free_all_tx_resources(adapter);
5387 ixgbe_free_all_rx_resources(adapter);
5388
5eba3699 5389 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5390
5391 return 0;
5392}
5393
b3c8b4ba
AD		 5394#ifdef CONFIG_PM
5395static int ixgbe_resume(struct pci_dev *pdev)
5396{
c60fbb00
AD		 5397 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
5398 struct net_device *netdev = adapter->netdev;
b3c8b4ba
AD		 5399 u32 err;
5400
5401 pci_set_power_state(pdev, PCI_D0);
5402 pci_restore_state(pdev);
656ab817
DS		 5403 /*
5404 * pci_restore_state clears dev->state_saved so call
5405 * pci_save_state to restore it.
5406 */
5407 pci_save_state(pdev);
9ce77666 5408
5409 err = pci_enable_device_mem(pdev);
b3c8b4ba 5410 if (err) {
849c4542 5411 e_dev_err("Cannot enable PCI device from suspend\n");
b3c8b4ba
AD		 5412 return err;
5413 }
5414 pci_set_master(pdev);
5415
dd4d8ca6 5416 pci_wake_from_d3(pdev, false);
b3c8b4ba
AD		 5417
5418 err = ixgbe_init_interrupt_scheme(adapter);
5419 if (err) {
849c4542 5420 e_dev_err("Cannot initialize interrupts for device\n");
b3c8b4ba
AD		 5421 return err;
5422 }
5423
b3c8b4ba
AD		 5424 ixgbe_reset(adapter);
5425
495dce12
WJP		 5426 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
5427
b3c8b4ba 5428 if (netif_running(netdev)) {
c60fbb00 5429 err = ixgbe_open(netdev);
b3c8b4ba
AD		 5430 if (err)
5431 return err;
5432 }
5433
5434 netif_device_attach(netdev);
5435
5436 return 0;
5437}
b3c8b4ba 5438#endif /* CONFIG_PM */
9d8d05ae
RW		 5439
5440static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake)
b3c8b4ba 5441{
c60fbb00
AD		 5442 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
5443 struct net_device *netdev = adapter->netdev;
e8e26350
PW		 5444 struct ixgbe_hw *hw = &adapter->hw;
5445 u32 ctrl, fctrl;
5446 u32 wufc = adapter->wol;
b3c8b4ba
AD		 5447#ifdef CONFIG_PM
5448 int retval = 0;
5449#endif
5450
5451 netif_device_detach(netdev);
5452
5453 if (netif_running(netdev)) {
5454 ixgbe_down(adapter);
5455 ixgbe_free_irq(adapter);
5456 ixgbe_free_all_tx_resources(adapter);
5457 ixgbe_free_all_rx_resources(adapter);
5458 }
b3c8b4ba 5459
5f5ae6fc 5460 ixgbe_clear_interrupt_scheme(adapter);
d033d526
JF		 5461#ifdef CONFIG_DCB
5462 kfree(adapter->ixgbe_ieee_pfc);
5463 kfree(adapter->ixgbe_ieee_ets);
5464#endif
5f5ae6fc 5465
b3c8b4ba
AD		 5466#ifdef CONFIG_PM
5467 retval = pci_save_state(pdev);
5468 if (retval)
5469 return retval;
4df10466 5470
b3c8b4ba 5471#endif
e8e26350
PW		 5472 if (wufc) {
5473 ixgbe_set_rx_mode(netdev);
b3c8b4ba 5474
e8e26350
PW		 5475 /* turn on all-multi mode if wake on multicast is enabled */
5476 if (wufc & IXGBE_WUFC_MC) {
5477 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5478 fctrl |= IXGBE_FCTRL_MPE;
5479 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
5480 }
5481
5482 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
5483 ctrl |= IXGBE_CTRL_GIO_DIS;
5484 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
5485
5486 IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc);
5487 } else {
5488 IXGBE_WRITE_REG(hw, IXGBE_WUC, 0);
5489 IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0);
5490 }
5491
bd508178
AD		 5492 switch (hw->mac.type) {
5493 case ixgbe_mac_82598EB:
dd4d8ca6 5494 pci_wake_from_d3(pdev, false);
bd508178
AD		 5495 break;
5496 case ixgbe_mac_82599EB:
b93a2226 5497 case ixgbe_mac_X540:
bd508178
AD		 5498 pci_wake_from_d3(pdev, !!wufc);
5499 break;
5500 default:
5501 break;
5502 }
b3c8b4ba 5503
9d8d05ae
RW		 5504 *enable_wake = !!wufc;
5505
b3c8b4ba
AD		 5506 ixgbe_release_hw_control(adapter);
5507
5508 pci_disable_device(pdev);
5509
9d8d05ae
RW		 5510 return 0;
5511}
5512
5513#ifdef CONFIG_PM
5514static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
5515{
5516 int retval;
5517 bool wake;
5518
5519 retval = __ixgbe_shutdown(pdev, &wake);
5520 if (retval)
5521 return retval;
5522
5523 if (wake) {
5524 pci_prepare_to_sleep(pdev);
5525 } else {
5526 pci_wake_from_d3(pdev, false);
5527 pci_set_power_state(pdev, PCI_D3hot);
5528 }
b3c8b4ba
AD		 5529
5530 return 0;
5531}
9d8d05ae 5532#endif /* CONFIG_PM */
b3c8b4ba
AD		 5533
5534static void ixgbe_shutdown(struct pci_dev *pdev)
5535{
9d8d05ae
RW		 5536 bool wake;
5537
5538 __ixgbe_shutdown(pdev, &wake);
5539
5540 if (system_state == SYSTEM_POWER_OFF) {
5541 pci_wake_from_d3(pdev, wake);
5542 pci_set_power_state(pdev, PCI_D3hot);
5543 }
b3c8b4ba
AD		 5544}
5545
9a799d71
AK		 5546/**
5547 * ixgbe_update_stats - Update the board statistics counters.
5548 * @adapter: board private structure
5549 **/
5550void ixgbe_update_stats(struct ixgbe_adapter *adapter)
5551{
2d86f139 5552 struct net_device *netdev = adapter->netdev;
9a799d71 5553 struct ixgbe_hw *hw = &adapter->hw;
5b7da515 5554 struct ixgbe_hw_stats *hwstats = &adapter->stats;
6f11eef7
AV		 5555 u64 total_mpc = 0;
5556 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
5b7da515
AD		 5557 u64 non_eop_descs = 0, restart_queue = 0, tx_busy = 0;
5558 u64 alloc_rx_page_failed = 0, alloc_rx_buff_failed = 0;
5559 u64 bytes = 0, packets = 0;
7b859ebc
AH		 5560#ifdef IXGBE_FCOE
5561 struct ixgbe_fcoe *fcoe = &adapter->fcoe;
5562 unsigned int cpu;
5563 u64 fcoe_noddp_counts_sum = 0, fcoe_noddp_ext_buff_counts_sum = 0;
5564#endif /* IXGBE_FCOE */
9a799d71 5565
d08935c2
DS		 5566 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5567 test_bit(__IXGBE_RESETTING, &adapter->state))
5568 return;
5569
94b982b2 5570 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 5571 u64 rsc_count = 0;
94b982b2 5572 u64 rsc_flush = 0;
d51019a4
PW		 5573 for (i = 0; i < 16; i++)
5574 adapter->hw_rx_no_dma_resources +=
7ca647bd 5575 IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
94b982b2 5576 for (i = 0; i < adapter->num_rx_queues; i++) {
5b7da515
AD		 5577 rsc_count += adapter->rx_ring[i]->rx_stats.rsc_count;
5578 rsc_flush += adapter->rx_ring[i]->rx_stats.rsc_flush;
94b982b2
MC		 5579 }
5580 adapter->rsc_total_count = rsc_count;
5581 adapter->rsc_total_flush = rsc_flush;
d51019a4
PW		 5582 }
5583
5b7da515
AD		 5584 for (i = 0; i < adapter->num_rx_queues; i++) {
5585 struct ixgbe_ring *rx_ring = adapter->rx_ring[i];
5586 non_eop_descs += rx_ring->rx_stats.non_eop_descs;
5587 alloc_rx_page_failed += rx_ring->rx_stats.alloc_rx_page_failed;
5588 alloc_rx_buff_failed += rx_ring->rx_stats.alloc_rx_buff_failed;
5589 bytes += rx_ring->stats.bytes;
5590 packets += rx_ring->stats.packets;
5591 }
5592 adapter->non_eop_descs = non_eop_descs;
5593 adapter->alloc_rx_page_failed = alloc_rx_page_failed;
5594 adapter->alloc_rx_buff_failed = alloc_rx_buff_failed;
5595 netdev->stats.rx_bytes = bytes;
5596 netdev->stats.rx_packets = packets;
5597
5598 bytes = 0;
5599 packets = 0;
7ca3bc58 5600 /* gather some stats to the adapter struct that are per queue */
5b7da515
AD		 5601 for (i = 0; i < adapter->num_tx_queues; i++) {
5602 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
5603 restart_queue += tx_ring->tx_stats.restart_queue;
5604 tx_busy += tx_ring->tx_stats.tx_busy;
5605 bytes += tx_ring->stats.bytes;
5606 packets += tx_ring->stats.packets;
5607 }
eb985f09 5608 adapter->restart_queue = restart_queue;
5b7da515
AD		 5609 adapter->tx_busy = tx_busy;
5610 netdev->stats.tx_bytes = bytes;
5611 netdev->stats.tx_packets = packets;
7ca3bc58 5612
7ca647bd 5613 hwstats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
1a70db4b
ET		 5614
5615 /* 8 register reads */
6f11eef7
AV		 5616 for (i = 0; i < 8; i++) {
5617 /* for packet buffers not used, the register should read 0 */
5618 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
5619 missed_rx += mpc;
7ca647bd
JP		 5620 hwstats->mpc[i] += mpc;
5621 total_mpc += hwstats->mpc[i];
1a70db4b
ET		 5622 hwstats->pxontxc[i] += IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
5623 hwstats->pxofftxc[i] += IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
bd508178
AD		 5624 switch (hw->mac.type) {
5625 case ixgbe_mac_82598EB:
1a70db4b
ET		 5626 hwstats->rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
5627 hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
5628 hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
7ca647bd
JP		 5629 hwstats->pxonrxc[i] +=
5630 IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
bd508178
AD		 5631 break;
5632 case ixgbe_mac_82599EB:
b93a2226 5633 case ixgbe_mac_X540:
bd508178
AD		 5634 hwstats->pxonrxc[i] +=
5635 IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
bd508178
AD		 5636 break;
5637 default:
5638 break;
e8e26350 5639 }
6f11eef7 5640 }
1a70db4b
ET		 5641
5642 /*16 register reads */
5643 for (i = 0; i < 16; i++) {
5644 hwstats->qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
5645 hwstats->qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
5646 if ((hw->mac.type == ixgbe_mac_82599EB) ||
5647 (hw->mac.type == ixgbe_mac_X540)) {
5648 hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
5649 IXGBE_READ_REG(hw, IXGBE_QBTC_H(i)); /* to clear */
5650 hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
5651 IXGBE_READ_REG(hw, IXGBE_QBRC_H(i)); /* to clear */
5652 }
5653 }
5654
7ca647bd 5655 hwstats->gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
6f11eef7 5656 /* work around hardware counting issue */
7ca647bd 5657 hwstats->gprc -= missed_rx;
6f11eef7 5658
c84d324c
JF		 5659 ixgbe_update_xoff_received(adapter);
5660
6f11eef7 5661 /* 82598 hardware only has a 32 bit counter in the high register */
bd508178
AD		 5662 switch (hw->mac.type) {
5663 case ixgbe_mac_82598EB:
5664 hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
bd508178
AD		 5665 hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
5666 hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
5667 hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORH);
5668 break;
b93a2226 5669 case ixgbe_mac_X540:
58f6bcf9
ET		 5670 /* OS2BMC stats are X540 only*/
5671 hwstats->o2bgptc += IXGBE_READ_REG(hw, IXGBE_O2BGPTC);
5672 hwstats->o2bspc += IXGBE_READ_REG(hw, IXGBE_O2BSPC);
5673 hwstats->b2ospc += IXGBE_READ_REG(hw, IXGBE_B2OSPC);
5674 hwstats->b2ogprc += IXGBE_READ_REG(hw, IXGBE_B2OGPRC);
5675 case ixgbe_mac_82599EB:
7ca647bd 5676 hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
bd508178 5677 IXGBE_READ_REG(hw, IXGBE_GORCH); /* to clear */
7ca647bd 5678 hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
bd508178 5679 IXGBE_READ_REG(hw, IXGBE_GOTCH); /* to clear */
7ca647bd 5680 hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORL);
bd508178 5681 IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */
7ca647bd 5682 hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
7ca647bd
JP		 5683 hwstats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
5684 hwstats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
6d45522c 5685#ifdef IXGBE_FCOE
7ca647bd
JP		 5686 hwstats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
5687 hwstats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
5688 hwstats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
5689 hwstats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
5690 hwstats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
5691 hwstats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
7b859ebc
AH		 5692 /* Add up per cpu counters for total ddp aloc fail */
5693 if (fcoe->pcpu_noddp && fcoe->pcpu_noddp_ext_buff) {
5694 for_each_possible_cpu(cpu) {
5695 fcoe_noddp_counts_sum +=
5696 *per_cpu_ptr(fcoe->pcpu_noddp, cpu);
5697 fcoe_noddp_ext_buff_counts_sum +=
5698 *per_cpu_ptr(fcoe->
5699 pcpu_noddp_ext_buff, cpu);
5700 }
5701 }
5702 hwstats->fcoe_noddp = fcoe_noddp_counts_sum;
5703 hwstats->fcoe_noddp_ext_buff = fcoe_noddp_ext_buff_counts_sum;
6d45522c 5704#endif /* IXGBE_FCOE */
bd508178
AD		 5705 break;
5706 default:
5707 break;
e8e26350 5708 }
9a799d71 5709 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
7ca647bd
JP		 5710 hwstats->bprc += bprc;
5711 hwstats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
e8e26350 5712 if (hw->mac.type == ixgbe_mac_82598EB)
7ca647bd
JP		 5713 hwstats->mprc -= bprc;
5714 hwstats->roc += IXGBE_READ_REG(hw, IXGBE_ROC);
5715 hwstats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
5716 hwstats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
5717 hwstats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
5718 hwstats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
5719 hwstats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
5720 hwstats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
5721 hwstats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
6f11eef7 5722 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
7ca647bd 5723 hwstats->lxontxc += lxon;
6f11eef7 5724 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
7ca647bd 5725 hwstats->lxofftxc += lxoff;
7ca647bd
JP		 5726 hwstats->gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
5727 hwstats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
6f11eef7
AV		 5728 /*
5729 * 82598 errata - tx of flow control packets is included in tx counters
5730 */
5731 xon_off_tot = lxon + lxoff;
7ca647bd
JP		 5732 hwstats->gptc -= xon_off_tot;
5733 hwstats->mptc -= xon_off_tot;
5734 hwstats->gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
5735 hwstats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5736 hwstats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
5737 hwstats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
5738 hwstats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
5739 hwstats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
5740 hwstats->ptc64 -= xon_off_tot;
5741 hwstats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
5742 hwstats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
5743 hwstats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
5744 hwstats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
5745 hwstats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
5746 hwstats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
9a799d71
AK		 5747
5748 /* Fill out the OS statistics structure */
7ca647bd 5749 netdev->stats.multicast = hwstats->mprc;
9a799d71
AK		 5750
5751 /* Rx Errors */
7ca647bd 5752 netdev->stats.rx_errors = hwstats->crcerrs + hwstats->rlec;
2d86f139 5753 netdev->stats.rx_dropped = 0;
7ca647bd
JP		 5754 netdev->stats.rx_length_errors = hwstats->rlec;
5755 netdev->stats.rx_crc_errors = hwstats->crcerrs;
2d86f139 5756 netdev->stats.rx_missed_errors = total_mpc;
9a799d71
AK		 5757}
5758
5759/**
d034acf1
AD		 5760 * ixgbe_fdir_reinit_subtask - worker thread to reinit FDIR filter table
5761 * @adapter - pointer to the device adapter structure
9a799d71 5762 **/
d034acf1 5763static void ixgbe_fdir_reinit_subtask(struct ixgbe_adapter *adapter)
9a799d71 5764{
cf8280ee 5765 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 5766 int i;
cf8280ee 5767
d034acf1
AD		 5768 if (!(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT))
5769 return;
5770
5771 adapter->flags2 &= ~IXGBE_FLAG2_FDIR_REQUIRES_REINIT;
22d5a71b 5772
d034acf1 5773 /* if interface is down do nothing */
fe49f04a 5774 if (test_bit(__IXGBE_DOWN, &adapter->state))
d034acf1
AD		 5775 return;
5776
5777 /* do nothing if we are not using signature filters */
5778 if (!(adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE))
5779 return;
5780
5781 adapter->fdir_overflow++;
5782
93c52dd0
AD		 5783 if (ixgbe_reinit_fdir_tables_82599(hw) == 0) {
5784 for (i = 0; i < adapter->num_tx_queues; i++)
5785 set_bit(__IXGBE_TX_FDIR_INIT_DONE,
f0f9778d 5786 &(adapter->tx_ring[i]->state));
d034acf1
AD		 5787 /* re-enable flow director interrupts */
5788 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_FLOW_DIR);
93c52dd0
AD		 5789 } else {
5790 e_err(probe, "failed to finish FDIR re-initialization, "
5791 "ignored adding FDIR ATR filters\n");
5792 }
93c52dd0
AD		 5793}
5794
5795/**
5796 * ixgbe_check_hang_subtask - check for hung queues and dropped interrupts
5797 * @adapter - pointer to the device adapter structure
5798 *
5799 * This function serves two purposes. First it strobes the interrupt lines
5800 * in order to make certain interrupts are occuring. Secondly it sets the
5801 * bits needed to check for TX hangs. As a result we should immediately
5802 * determine if a hang has occured.
5803 */
5804static void ixgbe_check_hang_subtask(struct ixgbe_adapter *adapter)
9a799d71 5805{
cf8280ee 5806 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 5807 u64 eics = 0;
5808 int i;
cf8280ee 5809
93c52dd0
AD		 5810 /* If we're down or resetting, just bail */
5811 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5812 test_bit(__IXGBE_RESETTING, &adapter->state))
5813 return;
22d5a71b 5814
93c52dd0
AD		 5815 /* Force detection of hung controller */
5816 if (netif_carrier_ok(adapter->netdev)) {
5817 for (i = 0; i < adapter->num_tx_queues; i++)
5818 set_check_for_tx_hang(adapter->tx_ring[i]);
5819 }
22d5a71b 5820
fe49f04a
AD		 5821 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
5822 /*
5823 * for legacy and MSI interrupts don't set any bits
5824 * that are enabled for EIAM, because this operation
5825 * would set *both* EIMS and EICS for any bit in EIAM
5826 */
5827 IXGBE_WRITE_REG(hw, IXGBE_EICS,
5828 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
93c52dd0
AD		 5829 } else {
5830 /* get one bit for every active tx/rx interrupt vector */
5831 for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
5832 struct ixgbe_q_vector *qv = adapter->q_vector[i];
efe3d3c8 5833 if (qv->rx.ring || qv->tx.ring)
93c52dd0
AD		 5834 eics |= ((u64)1 << i);
5835 }
cf8280ee 5836 }
9a799d71 5837
93c52dd0 5838 /* Cause software interrupt to ensure rings are cleaned */
fe49f04a
AD		 5839 ixgbe_irq_rearm_queues(adapter, eics);
5840
cf8280ee
JB		 5841}
5842
e8e26350 5843/**
93c52dd0
AD		 5844 * ixgbe_watchdog_update_link - update the link status
5845 * @adapter - pointer to the device adapter structure
5846 * @link_speed - pointer to a u32 to store the link_speed
e8e26350 5847 **/
93c52dd0 5848static void ixgbe_watchdog_update_link(struct ixgbe_adapter *adapter)
e8e26350 5849{
e8e26350 5850 struct ixgbe_hw *hw = &adapter->hw;
93c52dd0
AD		 5851 u32 link_speed = adapter->link_speed;
5852 bool link_up = adapter->link_up;
c4cf55e5 5853 int i;
e8e26350 5854
93c52dd0
AD		 5855 if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE))
5856 return;
5857
5858 if (hw->mac.ops.check_link) {
5859 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
c4cf55e5 5860 } else {
93c52dd0
AD		 5861 /* always assume link is up, if no check link function */
5862 link_speed = IXGBE_LINK_SPEED_10GB_FULL;
5863 link_up = true;
c4cf55e5 5864 }
93c52dd0
AD		 5865 if (link_up) {
5866 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
5867 for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
5868 hw->mac.ops.fc_enable(hw, i);
5869 } else {
5870 hw->mac.ops.fc_enable(hw, 0);
5871 }
5872 }
5873
5874 if (link_up ||
5875 time_after(jiffies, (adapter->link_check_timeout +
5876 IXGBE_TRY_LINK_TIMEOUT))) {
5877 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
5878 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
5879 IXGBE_WRITE_FLUSH(hw);
5880 }
5881
5882 adapter->link_up = link_up;
5883 adapter->link_speed = link_speed;
e8e26350
PW		 5884}
5885
5886/**
93c52dd0
AD		 5887 * ixgbe_watchdog_link_is_up - update netif_carrier status and
5888 * print link up message
5889 * @adapter - pointer to the device adapter structure
e8e26350 5890 **/
93c52dd0 5891static void ixgbe_watchdog_link_is_up(struct ixgbe_adapter *adapter)
e8e26350 5892{
93c52dd0 5893 struct net_device *netdev = adapter->netdev;
e8e26350 5894 struct ixgbe_hw *hw = &adapter->hw;
93c52dd0
AD		 5895 u32 link_speed = adapter->link_speed;
5896 bool flow_rx, flow_tx;
e8e26350 5897
93c52dd0
AD		 5898 /* only continue if link was previously down */
5899 if (netif_carrier_ok(netdev))
a985b6c3 5900 return;
63d6e1d8 5901
93c52dd0 5902 adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP;
63d6e1d8 5903
93c52dd0
AD		 5904 switch (hw->mac.type) {
5905 case ixgbe_mac_82598EB: {
5906 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5907 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
5908 flow_rx = !!(frctl & IXGBE_FCTRL_RFCE);
5909 flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X);
5910 }
5911 break;
5912 case ixgbe_mac_X540:
5913 case ixgbe_mac_82599EB: {
5914 u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
5915 u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
5916 flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE);
5917 flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X);
5918 }
5919 break;
5920 default:
5921 flow_tx = false;
5922 flow_rx = false;
5923 break;
e8e26350 5924 }
93c52dd0
AD		 5925 e_info(drv, "NIC Link is Up %s, Flow Control: %s\n",
5926 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
5927 "10 Gbps" :
5928 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
5929 "1 Gbps" :
5930 (link_speed == IXGBE_LINK_SPEED_100_FULL ?
5931 "100 Mbps" :
5932 "unknown speed"))),
5933 ((flow_rx && flow_tx) ? "RX/TX" :
5934 (flow_rx ? "RX" :
5935 (flow_tx ? "TX" : "None"))));
e8e26350 5936
93c52dd0 5937 netif_carrier_on(netdev);
93c52dd0 5938 ixgbe_check_vf_rate_limit(adapter);
e8e26350
PW		 5939}
5940
c4cf55e5 5941/**
93c52dd0
AD		 5942 * ixgbe_watchdog_link_is_down - update netif_carrier status and
5943 * print link down message
5944 * @adapter - pointer to the adapter structure
c4cf55e5 5945 **/
93c52dd0 5946static void ixgbe_watchdog_link_is_down(struct ixgbe_adapter* adapter)
c4cf55e5 5947{
cf8280ee 5948 struct net_device *netdev = adapter->netdev;
c4cf55e5 5949 struct ixgbe_hw *hw = &adapter->hw;
10eec955 5950
93c52dd0
AD		 5951 adapter->link_up = false;
5952 adapter->link_speed = 0;
cf8280ee 5953
93c52dd0
AD		 5954 /* only continue if link was up previously */
5955 if (!netif_carrier_ok(netdev))
5956 return;
264857b8 5957
93c52dd0
AD		 5958 /* poll for SFP+ cable when link is down */
5959 if (ixgbe_is_sfp(hw) && hw->mac.type == ixgbe_mac_82598EB)
5960 adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP;
9a799d71 5961
93c52dd0
AD		 5962 e_info(drv, "NIC Link is Down\n");
5963 netif_carrier_off(netdev);
5964}
e8e26350 5965
93c52dd0
AD		 5966/**
5967 * ixgbe_watchdog_flush_tx - flush queues on link down
5968 * @adapter - pointer to the device adapter structure
5969 **/
5970static void ixgbe_watchdog_flush_tx(struct ixgbe_adapter *adapter)
5971{
c4cf55e5 5972 int i;
93c52dd0 5973 int some_tx_pending = 0;
c4cf55e5 5974
93c52dd0 5975 if (!netif_carrier_ok(adapter->netdev)) {
bc59fcda 5976 for (i = 0; i < adapter->num_tx_queues; i++) {
93c52dd0 5977 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
bc59fcda
NS		 5978 if (tx_ring->next_to_use != tx_ring->next_to_clean) {
5979 some_tx_pending = 1;
5980 break;
5981 }
5982 }
5983
5984 if (some_tx_pending) {
5985 /* We've lost link, so the controller stops DMA,
5986 * but we've got queued Tx work that's never going
5987 * to get done, so reset controller to flush Tx.
5988 * (Do the reset outside of interrupt context).
5989 */
c83c6cbd 5990 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
bc59fcda 5991 }
c4cf55e5 5992 }
c4cf55e5
PWJ		 5993}
5994
a985b6c3
GR		 5995static void ixgbe_spoof_check(struct ixgbe_adapter *adapter)
5996{
5997 u32 ssvpc;
5998
5999 /* Do not perform spoof check for 82598 */
6000 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
6001 return;
6002
6003 ssvpc = IXGBE_READ_REG(&adapter->hw, IXGBE_SSVPC);
6004
6005 /*
6006 * ssvpc register is cleared on read, if zero then no
6007 * spoofed packets in the last interval.
6008 */
6009 if (!ssvpc)
6010 return;
6011
6012 e_warn(drv, "%d Spoofed packets detected\n", ssvpc);
6013}
6014
93c52dd0
AD		 6015/**
6016 * ixgbe_watchdog_subtask - check and bring link up
6017 * @adapter - pointer to the device adapter structure
6018 **/
6019static void ixgbe_watchdog_subtask(struct ixgbe_adapter *adapter)
6020{
6021 /* if interface is down do nothing */
7edebf9a
ET		 6022 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
6023 test_bit(__IXGBE_RESETTING, &adapter->state))
93c52dd0
AD		 6024 return;
6025
6026 ixgbe_watchdog_update_link(adapter);
6027
6028 if (adapter->link_up)
6029 ixgbe_watchdog_link_is_up(adapter);
6030 else
6031 ixgbe_watchdog_link_is_down(adapter);
bc59fcda 6032
a985b6c3 6033 ixgbe_spoof_check(adapter);
9a799d71 6034 ixgbe_update_stats(adapter);
93c52dd0
AD		 6035
6036 ixgbe_watchdog_flush_tx(adapter);
9a799d71 6037}
10eec955 6038
cf8280ee 6039/**
7086400d
AD		 6040 * ixgbe_sfp_detection_subtask - poll for SFP+ cable
6041 * @adapter - the ixgbe adapter structure
cf8280ee 6042 **/
7086400d 6043static void ixgbe_sfp_detection_subtask(struct ixgbe_adapter *adapter)
cf8280ee 6044{
cf8280ee 6045 struct ixgbe_hw *hw = &adapter->hw;
7086400d 6046 s32 err;
cf8280ee 6047
7086400d
AD		 6048 /* not searching for SFP so there is nothing to do here */
6049 if (!(adapter->flags2 & IXGBE_FLAG2_SEARCH_FOR_SFP) &&
6050 !(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET))
6051 return;
10eec955 6052
7086400d
AD		 6053 /* someone else is in init, wait until next service event */
6054 if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
6055 return;
cf8280ee 6056
7086400d
AD		 6057 err = hw->phy.ops.identify_sfp(hw);
6058 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED)
6059 goto sfp_out;
264857b8 6060
7086400d
AD		 6061 if (err == IXGBE_ERR_SFP_NOT_PRESENT) {
6062 /* If no cable is present, then we need to reset
6063 * the next time we find a good cable. */
6064 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
cf8280ee 6065 }
9a799d71 6066
7086400d
AD		 6067 /* exit on error */
6068 if (err)
6069 goto sfp_out;
e8e26350 6070
7086400d
AD		 6071 /* exit if reset not needed */
6072 if (!(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET))
6073 goto sfp_out;
9a799d71 6074
7086400d 6075 adapter->flags2 &= ~IXGBE_FLAG2_SFP_NEEDS_RESET;
bc59fcda 6076
7086400d
AD		 6077 /*
6078 * A module may be identified correctly, but the EEPROM may not have
6079 * support for that module. setup_sfp() will fail in that case, so
6080 * we should not allow that module to load.
6081 */
6082 if (hw->mac.type == ixgbe_mac_82598EB)
6083 err = hw->phy.ops.reset(hw);
6084 else
6085 err = hw->mac.ops.setup_sfp(hw);
6086
6087 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED)
6088 goto sfp_out;
6089
6090 adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
6091 e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type);
6092
6093sfp_out:
6094 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
6095
6096 if ((err == IXGBE_ERR_SFP_NOT_SUPPORTED) &&
6097 (adapter->netdev->reg_state == NETREG_REGISTERED)) {
6098 e_dev_err("failed to initialize because an unsupported "
6099 "SFP+ module type was detected.\n");
6100 e_dev_err("Reload the driver after installing a "
6101 "supported module.\n");
6102 unregister_netdev(adapter->netdev);
bc59fcda 6103 }
7086400d 6104}
bc59fcda 6105
7086400d
AD		 6106/**
6107 * ixgbe_sfp_link_config_subtask - set up link SFP after module install
6108 * @adapter - the ixgbe adapter structure
6109 **/
6110static void ixgbe_sfp_link_config_subtask(struct ixgbe_adapter *adapter)
6111{
6112 struct ixgbe_hw *hw = &adapter->hw;
6113 u32 autoneg;
6114 bool negotiation;
6115
6116 if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_CONFIG))
6117 return;
6118
6119 /* someone else is in init, wait until next service event */
6120 if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
6121 return;
6122
6123 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
6124
6125 autoneg = hw->phy.autoneg_advertised;
6126 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
6127 hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
7086400d
AD		 6128 if (hw->mac.ops.setup_link)
6129 hw->mac.ops.setup_link(hw, autoneg, negotiation, true);
6130
6131 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
6132 adapter->link_check_timeout = jiffies;
6133 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
6134}
6135
83c61fa9
GR		 6136#ifdef CONFIG_PCI_IOV
6137static void ixgbe_check_for_bad_vf(struct ixgbe_adapter *adapter)
6138{
6139 int vf;
6140 struct ixgbe_hw *hw = &adapter->hw;
6141 struct net_device *netdev = adapter->netdev;
6142 u32 gpc;
6143 u32 ciaa, ciad;
6144
6145 gpc = IXGBE_READ_REG(hw, IXGBE_TXDGPC);
6146 if (gpc) /* If incrementing then no need for the check below */
6147 return;
6148 /*
6149 * Check to see if a bad DMA write target from an errant or
6150 * malicious VF has caused a PCIe error. If so then we can
6151 * issue a VFLR to the offending VF(s) and then resume without
6152 * requesting a full slot reset.
6153 */
6154
6155 for (vf = 0; vf < adapter->num_vfs; vf++) {
6156 ciaa = (vf << 16) | 0x80000000;
6157 /* 32 bit read so align, we really want status at offset 6 */
6158 ciaa |= PCI_COMMAND;
6159 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6160 ciad = IXGBE_READ_REG(hw, IXGBE_CIAD_82599);
6161 ciaa &= 0x7FFFFFFF;
6162 /* disable debug mode asap after reading data */
6163 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6164 /* Get the upper 16 bits which will be the PCI status reg */
6165 ciad >>= 16;
6166 if (ciad & PCI_STATUS_REC_MASTER_ABORT) {
6167 netdev_err(netdev, "VF %d Hung DMA\n", vf);
6168 /* Issue VFLR */
6169 ciaa = (vf << 16) | 0x80000000;
6170 ciaa |= 0xA8;
6171 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6172 ciad = 0x00008000; /* VFLR */
6173 IXGBE_WRITE_REG(hw, IXGBE_CIAD_82599, ciad);
6174 ciaa &= 0x7FFFFFFF;
6175 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6176 }
6177 }
6178}
6179
6180#endif
7086400d
AD		 6181/**
6182 * ixgbe_service_timer - Timer Call-back
6183 * @data: pointer to adapter cast into an unsigned long
6184 **/
6185static void ixgbe_service_timer(unsigned long data)
6186{
6187 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
6188 unsigned long next_event_offset;
83c61fa9 6189 bool ready = true;
7086400d 6190
83c61fa9
GR		 6191#ifdef CONFIG_PCI_IOV
6192 ready = false;
6193
6194 /*
6195 * don't bother with SR-IOV VF DMA hang check if there are
6196 * no VFs or the link is down
6197 */
6198 if (!adapter->num_vfs ||
6199 (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)) {
6200 ready = true;
6201 goto normal_timer_service;
6202 }
6203
6204 /* If we have VFs allocated then we must check for DMA hangs */
6205 ixgbe_check_for_bad_vf(adapter);
6206 next_event_offset = HZ / 50;
6207 adapter->timer_event_accumulator++;
6208
6209 if (adapter->timer_event_accumulator >= 100) {
6210 ready = true;
6211 adapter->timer_event_accumulator = 0;
6212 }
6213
6214 goto schedule_event;
6215
6216normal_timer_service:
6217#endif
7086400d
AD		 6218 /* poll faster when waiting for link */
6219 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)
6220 next_event_offset = HZ / 10;
6221 else
6222 next_event_offset = HZ * 2;
6223
83c61fa9
GR		 6224#ifdef CONFIG_PCI_IOV
6225schedule_event:
6226#endif
7086400d
AD		 6227 /* Reset the timer */
6228 mod_timer(&adapter->service_timer, next_event_offset + jiffies);
6229
83c61fa9
GR		 6230 if (ready)
6231 ixgbe_service_event_schedule(adapter);
7086400d
AD		 6232}
6233
c83c6cbd
AD		 6234static void ixgbe_reset_subtask(struct ixgbe_adapter *adapter)
6235{
6236 if (!(adapter->flags2 & IXGBE_FLAG2_RESET_REQUESTED))
6237 return;
6238
6239 adapter->flags2 &= ~IXGBE_FLAG2_RESET_REQUESTED;
6240
6241 /* If we're already down or resetting, just bail */
6242 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
6243 test_bit(__IXGBE_RESETTING, &adapter->state))
6244 return;
6245
6246 ixgbe_dump(adapter);
6247 netdev_err(adapter->netdev, "Reset adapter\n");
6248 adapter->tx_timeout_count++;
6249
6250 ixgbe_reinit_locked(adapter);
6251}
6252
7086400d
AD		 6253/**
6254 * ixgbe_service_task - manages and runs subtasks
6255 * @work: pointer to work_struct containing our data
6256 **/
6257static void ixgbe_service_task(struct work_struct *work)
6258{
6259 struct ixgbe_adapter *adapter = container_of(work,
6260 struct ixgbe_adapter,
6261 service_task);
6262
c83c6cbd 6263 ixgbe_reset_subtask(adapter);
7086400d
AD		 6264 ixgbe_sfp_detection_subtask(adapter);
6265 ixgbe_sfp_link_config_subtask(adapter);
f0f9778d 6266 ixgbe_check_overtemp_subtask(adapter);
93c52dd0 6267 ixgbe_watchdog_subtask(adapter);
d034acf1 6268 ixgbe_fdir_reinit_subtask(adapter);
93c52dd0 6269 ixgbe_check_hang_subtask(adapter);
7086400d
AD		 6270
6271 ixgbe_service_event_complete(adapter);
9a799d71
AK		 6272}
6273
897ab156
AD		 6274void ixgbe_tx_ctxtdesc(struct ixgbe_ring *tx_ring, u32 vlan_macip_lens,
6275 u32 fcoe_sof_eof, u32 type_tucmd, u32 mss_l4len_idx)
9a799d71
AK		 6276{
6277 struct ixgbe_adv_tx_context_desc *context_desc;
897ab156 6278 u16 i = tx_ring->next_to_use;
9a799d71 6279
897ab156 6280 context_desc = IXGBE_TX_CTXTDESC_ADV(tx_ring, i);
9a799d71 6281
897ab156
AD		 6282 i++;
6283 tx_ring->next_to_use = (i < tx_ring->count) ? i : 0;
9a799d71 6284
897ab156
AD		 6285 /* set bits to identify this as an advanced context descriptor */
6286 type_tucmd |= IXGBE_TXD_CMD_DEXT | IXGBE_ADVTXD_DTYP_CTXT;
9a799d71 6287
897ab156
AD		 6288 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
6289 context_desc->seqnum_seed = cpu_to_le32(fcoe_sof_eof);
6290 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd);
6291 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
6292}
9a799d71 6293
897ab156
AD		 6294static int ixgbe_tso(struct ixgbe_ring *tx_ring, struct sk_buff *skb,
6295 u32 tx_flags, __be16 protocol, u8 *hdr_len)
6296{
6297 int err;
6298 u32 vlan_macip_lens, type_tucmd;
6299 u32 mss_l4len_idx, l4len;
9a799d71 6300
897ab156
AD		 6301 if (!skb_is_gso(skb))
6302 return 0;
9a799d71 6303
897ab156
AD		 6304 if (skb_header_cloned(skb)) {
6305 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
6306 if (err)
6307 return err;
9a799d71 6308 }
9a799d71 6309
897ab156
AD		 6310 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
6311 type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP;
6312
6313 if (protocol == __constant_htons(ETH_P_IP)) {
6314 struct iphdr *iph = ip_hdr(skb);
6315 iph->tot_len = 0;
6316 iph->check = 0;
6317 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
6318 iph->daddr, 0,
6319 IPPROTO_TCP,
6320 0);
6321 type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
6322 } else if (skb_is_gso_v6(skb)) {
6323 ipv6_hdr(skb)->payload_len = 0;
6324 tcp_hdr(skb)->check =
6325 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
6326 &ipv6_hdr(skb)->daddr,
6327 0, IPPROTO_TCP, 0);
6328 }
6329
6330 l4len = tcp_hdrlen(skb);
6331 *hdr_len = skb_transport_offset(skb) + l4len;
6332
6333 /* mss_l4len_id: use 1 as index for TSO */
6334 mss_l4len_idx = l4len << IXGBE_ADVTXD_L4LEN_SHIFT;
6335 mss_l4len_idx |= skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT;
6336 mss_l4len_idx |= 1 << IXGBE_ADVTXD_IDX_SHIFT;
6337
6338 /* vlan_macip_lens: HEADLEN, MACLEN, VLAN tag */
6339 vlan_macip_lens = skb_network_header_len(skb);
6340 vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
6341 vlan_macip_lens |= tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
6342
6343 ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0, type_tucmd,
6344 mss_l4len_idx);
6345
6346 return 1;
6347}
6348
6349static bool ixgbe_tx_csum(struct ixgbe_ring *tx_ring,
6350 struct sk_buff *skb, u32 tx_flags,
6351 __be16 protocol)
7ca647bd 6352{
897ab156
AD		 6353 u32 vlan_macip_lens = 0;
6354 u32 mss_l4len_idx = 0;
6355 u32 type_tucmd = 0;
7ca647bd 6356
897ab156 6357 if (skb->ip_summed != CHECKSUM_PARTIAL) {
7f9643fd
AD		 6358 if (!(tx_flags & IXGBE_TX_FLAGS_HW_VLAN) &&
6359 !(tx_flags & IXGBE_TX_FLAGS_TXSW))
897ab156
AD		 6360 return false;
6361 } else {
6362 u8 l4_hdr = 0;
6363 switch (protocol) {
6364 case __constant_htons(ETH_P_IP):
6365 vlan_macip_lens |= skb_network_header_len(skb);
6366 type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
6367 l4_hdr = ip_hdr(skb)->protocol;
7ca647bd 6368 break;
897ab156
AD		 6369 case __constant_htons(ETH_P_IPV6):
6370 vlan_macip_lens |= skb_network_header_len(skb);
6371 l4_hdr = ipv6_hdr(skb)->nexthdr;
6372 break;
6373 default:
6374 if (unlikely(net_ratelimit())) {
6375 dev_warn(tx_ring->dev,
6376 "partial checksum but proto=%x!\n",
6377 skb->protocol);
6378 }
7ca647bd
JP		 6379 break;
6380 }
897ab156
AD		 6381
6382 switch (l4_hdr) {
7ca647bd 6383 case IPPROTO_TCP:
897ab156
AD		 6384 type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
6385 mss_l4len_idx = tcp_hdrlen(skb) <<
6386 IXGBE_ADVTXD_L4LEN_SHIFT;
7ca647bd
JP		 6387 break;
6388 case IPPROTO_SCTP:
897ab156
AD		 6389 type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_SCTP;
6390 mss_l4len_idx = sizeof(struct sctphdr) <<
6391 IXGBE_ADVTXD_L4LEN_SHIFT;
6392 break;
6393 case IPPROTO_UDP:
6394 mss_l4len_idx = sizeof(struct udphdr) <<
6395 IXGBE_ADVTXD_L4LEN_SHIFT;
6396 break;
6397 default:
6398 if (unlikely(net_ratelimit())) {
6399 dev_warn(tx_ring->dev,
6400 "partial checksum but l4 proto=%x!\n",
6401 skb->protocol);
6402 }
7ca647bd
JP		 6403 break;
6404 }
7ca647bd
JP		 6405 }
6406
897ab156
AD		 6407 vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
6408 vlan_macip_lens |= tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
9a799d71 6409
897ab156
AD		 6410 ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0,
6411 type_tucmd, mss_l4len_idx);
9a799d71 6412
897ab156 6413 return (skb->ip_summed == CHECKSUM_PARTIAL);
9a799d71
AK		 6414}
6415
d3d00239 6416static __le32 ixgbe_tx_cmd_type(u32 tx_flags)
9a799d71 6417{
d3d00239
AD		 6418 /* set type for advanced descriptor with frame checksum insertion */
6419 __le32 cmd_type = cpu_to_le32(IXGBE_ADVTXD_DTYP_DATA |
6420 IXGBE_ADVTXD_DCMD_IFCS |
6421 IXGBE_ADVTXD_DCMD_DEXT);
9a799d71 6422
d3d00239 6423 /* set HW vlan bit if vlan is present */
66f32a8b 6424 if (tx_flags & IXGBE_TX_FLAGS_HW_VLAN)
d3d00239 6425 cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_VLE);
9a799d71 6426
d3d00239
AD		 6427 /* set segmentation enable bits for TSO/FSO */
6428#ifdef IXGBE_FCOE
6429 if ((tx_flags & IXGBE_TX_FLAGS_TSO) || (tx_flags & IXGBE_TX_FLAGS_FSO))
6430#else
6431 if (tx_flags & IXGBE_TX_FLAGS_TSO)
6432#endif
6433 cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_TSE);
eacd73f7 6434
d3d00239
AD		 6435 return cmd_type;
6436}
9a799d71 6437
d3d00239
AD		 6438static __le32 ixgbe_tx_olinfo_status(u32 tx_flags, unsigned int paylen)
6439{
6440 __le32 olinfo_status =
6441 cpu_to_le32(paylen << IXGBE_ADVTXD_PAYLEN_SHIFT);
44df32c5 6442
d3d00239
AD		 6443 if (tx_flags & IXGBE_TX_FLAGS_TSO) {
6444 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM |
6445 (1 << IXGBE_ADVTXD_IDX_SHIFT));
6446 /* enble IPv4 checksum for TSO */
6447 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
6448 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_IXSM);
9a799d71
AK		 6449 }
6450
d3d00239
AD		 6451 /* enable L4 checksum for TSO and TX checksum offload */
6452 if (tx_flags & IXGBE_TX_FLAGS_CSUM)
6453 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM);
9a799d71 6454
d3d00239
AD		 6455#ifdef IXGBE_FCOE
6456 /* use index 1 context for FCOE/FSO */
6457 if (tx_flags & IXGBE_TX_FLAGS_FCOE)
6458 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC |
6459 (1 << IXGBE_ADVTXD_IDX_SHIFT));
9a799d71 6460
d3d00239 6461#endif
7f9643fd
AD		 6462 /*
6463 * Check Context must be set if Tx switch is enabled, which it
6464 * always is for case where virtual functions are running
6465 */
6466 if (tx_flags & IXGBE_TX_FLAGS_TXSW)
6467 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC);
6468
d3d00239
AD		 6469 return olinfo_status;
6470}
44df32c5 6471
d3d00239
AD		 6472#define IXGBE_TXD_CMD (IXGBE_TXD_CMD_EOP | \
6473 IXGBE_TXD_CMD_RS)
6474
6475static void ixgbe_tx_map(struct ixgbe_ring *tx_ring,
6476 struct sk_buff *skb,
6477 struct ixgbe_tx_buffer *first,
6478 u32 tx_flags,
6479 const u8 hdr_len)
6480{
6481 struct device *dev = tx_ring->dev;
6482 struct ixgbe_tx_buffer *tx_buffer_info;
6483 union ixgbe_adv_tx_desc *tx_desc;
6484 dma_addr_t dma;
6485 __le32 cmd_type, olinfo_status;
6486 struct skb_frag_struct *frag;
6487 unsigned int f = 0;
6488 unsigned int data_len = skb->data_len;
6489 unsigned int size = skb_headlen(skb);
6490 u32 offset = 0;
6491 u32 paylen = skb->len - hdr_len;
6492 u16 i = tx_ring->next_to_use;
6493 u16 gso_segs;
6494
6495#ifdef IXGBE_FCOE
6496 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6497 if (data_len >= sizeof(struct fcoe_crc_eof)) {
6498 data_len -= sizeof(struct fcoe_crc_eof);
6499 } else {
6500 size -= sizeof(struct fcoe_crc_eof) - data_len;
6501 data_len = 0;
9a799d71
AK		 6502 }
6503 }
44df32c5 6504
d3d00239
AD		 6505#endif
6506 dma = dma_map_single(dev, skb->data, size, DMA_TO_DEVICE);
6507 if (dma_mapping_error(dev, dma))
6508 goto dma_error;
8ad494b0 6509
d3d00239
AD		 6510 cmd_type = ixgbe_tx_cmd_type(tx_flags);
6511 olinfo_status = ixgbe_tx_olinfo_status(tx_flags, paylen);
9a799d71 6512
d3d00239 6513 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, i);
e5a43549 6514
d3d00239
AD		 6515 for (;;) {
6516 while (size > IXGBE_MAX_DATA_PER_TXD) {
6517 tx_desc->read.buffer_addr = cpu_to_le64(dma + offset);
6518 tx_desc->read.cmd_type_len =
6519 cmd_type | cpu_to_le32(IXGBE_MAX_DATA_PER_TXD);
6520 tx_desc->read.olinfo_status = olinfo_status;
e5a43549 6521
d3d00239
AD		 6522 offset += IXGBE_MAX_DATA_PER_TXD;
6523 size -= IXGBE_MAX_DATA_PER_TXD;
e5a43549 6524
d3d00239
AD		 6525 tx_desc++;
6526 i++;
6527 if (i == tx_ring->count) {
6528 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, 0);
6529 i = 0;
6530 }
6531 }
e5a43549 6532
e5a43549 6533 tx_buffer_info = &tx_ring->tx_buffer_info[i];
d3d00239
AD		 6534 tx_buffer_info->length = offset + size;
6535 tx_buffer_info->tx_flags = tx_flags;
6536 tx_buffer_info->dma = dma;
9a799d71 6537
d3d00239
AD		 6538 tx_desc->read.buffer_addr = cpu_to_le64(dma + offset);
6539 tx_desc->read.cmd_type_len = cmd_type | cpu_to_le32(size);
6540 tx_desc->read.olinfo_status = olinfo_status;
9a799d71 6541
d3d00239
AD		 6542 if (!data_len)
6543 break;
9a799d71 6544
d3d00239
AD		 6545 frag = &skb_shinfo(skb)->frags[f];
6546#ifdef IXGBE_FCOE
9e903e08 6547 size = min_t(unsigned int, data_len, skb_frag_size(frag));
d3d00239 6548#else
9e903e08 6549 size = skb_frag_size(frag);
d3d00239
AD		 6550#endif
6551 data_len -= size;
6552 f++;
9a799d71 6553
d3d00239
AD		 6554 offset = 0;
6555 tx_flags |= IXGBE_TX_FLAGS_MAPPED_AS_PAGE;
9a799d71 6556
877749bf 6557 dma = skb_frag_dma_map(dev, frag, 0, size, DMA_TO_DEVICE);
d3d00239
AD		 6558 if (dma_mapping_error(dev, dma))
6559 goto dma_error;
9a799d71 6560
d3d00239
AD		 6561 tx_desc++;
6562 i++;
6563 if (i == tx_ring->count) {
6564 tx_desc = IXGBE_TX_DESC_ADV(tx_ring, 0);
6565 i = 0;
6566 }
6567 }
9a799d71 6568
d3d00239 6569 tx_desc->read.cmd_type_len |= cpu_to_le32(IXGBE_TXD_CMD);
9a799d71 6570
d3d00239
AD		 6571 i++;
6572 if (i == tx_ring->count)
6573 i = 0;
9a799d71 6574
d3d00239 6575 tx_ring->next_to_use = i;
eacd73f7 6576
d3d00239
AD		 6577 if (tx_flags & IXGBE_TX_FLAGS_TSO)
6578 gso_segs = skb_shinfo(skb)->gso_segs;
6579#ifdef IXGBE_FCOE
6580 /* adjust for FCoE Sequence Offload */
6581 else if (tx_flags & IXGBE_TX_FLAGS_FSO)
6582 gso_segs = DIV_ROUND_UP(skb->len - hdr_len,
6583 skb_shinfo(skb)->gso_size);
6584#endif /* IXGBE_FCOE */
6585 else
6586 gso_segs = 1;
9a799d71 6587
d3d00239
AD		 6588 /* multiply data chunks by size of headers */
6589 tx_buffer_info->bytecount = paylen + (gso_segs * hdr_len);
6590 tx_buffer_info->gso_segs = gso_segs;
6591 tx_buffer_info->skb = skb;
9a799d71 6592
d3d00239
AD		 6593 /* set the timestamp */
6594 first->time_stamp = jiffies;
9a799d71
AK		 6595
6596 /*
6597 * Force memory writes to complete before letting h/w
6598 * know there are new descriptors to fetch. (Only
6599 * applicable for weak-ordered memory model archs,
6600 * such as IA-64).
6601 */
6602 wmb();
6603
d3d00239
AD		 6604 /* set next_to_watch value indicating a packet is present */
6605 first->next_to_watch = tx_desc;
6606
6607 /* notify HW of packet */
84ea2591 6608 writel(i, tx_ring->tail);
d3d00239
AD		 6609
6610 return;
6611dma_error:
6612 dev_err(dev, "TX DMA map failed\n");
6613
6614 /* clear dma mappings for failed tx_buffer_info map */
6615 for (;;) {
6616 tx_buffer_info = &tx_ring->tx_buffer_info[i];
6617 ixgbe_unmap_tx_resource(tx_ring, tx_buffer_info);
6618 if (tx_buffer_info == first)
6619 break;
6620 if (i == 0)
6621 i = tx_ring->count;
6622 i--;
6623 }
6624
6625 dev_kfree_skb_any(skb);
6626
6627 tx_ring->next_to_use = i;
9a799d71
AK		 6628}
6629
69830529
AD		 6630static void ixgbe_atr(struct ixgbe_ring *ring, struct sk_buff *skb,
6631 u32 tx_flags, __be16 protocol)
6632{
6633 struct ixgbe_q_vector *q_vector = ring->q_vector;
6634 union ixgbe_atr_hash_dword input = { .dword = 0 };
6635 union ixgbe_atr_hash_dword common = { .dword = 0 };
6636 union {
6637 unsigned char *network;
6638 struct iphdr *ipv4;
6639 struct ipv6hdr *ipv6;
6640 } hdr;
ee9e0f0b 6641 struct tcphdr *th;
905e4a41 6642 __be16 vlan_id;
c4cf55e5 6643
69830529
AD		 6644 /* if ring doesn't have a interrupt vector, cannot perform ATR */
6645 if (!q_vector)
6646 return;
6647
6648 /* do nothing if sampling is disabled */
6649 if (!ring->atr_sample_rate)
d3ead241 6650 return;
c4cf55e5 6651
69830529 6652 ring->atr_count++;
c4cf55e5 6653
69830529
AD		 6654 /* snag network header to get L4 type and address */
6655 hdr.network = skb_network_header(skb);
6656
6657 /* Currently only IPv4/IPv6 with TCP is supported */
6658 if ((protocol != __constant_htons(ETH_P_IPV6) ||
6659 hdr.ipv6->nexthdr != IPPROTO_TCP) &&
6660 (protocol != __constant_htons(ETH_P_IP) ||
6661 hdr.ipv4->protocol != IPPROTO_TCP))
6662 return;
ee9e0f0b
AD		 6663
6664 th = tcp_hdr(skb);
c4cf55e5 6665
66f32a8b
AD		 6666 /* skip this packet since it is invalid or the socket is closing */
6667 if (!th || th->fin)
69830529
AD		 6668 return;
6669
6670 /* sample on all syn packets or once every atr sample count */
6671 if (!th->syn && (ring->atr_count < ring->atr_sample_rate))
6672 return;
6673
6674 /* reset sample count */
6675 ring->atr_count = 0;
6676
6677 vlan_id = htons(tx_flags >> IXGBE_TX_FLAGS_VLAN_SHIFT);
6678
6679 /*
6680 * src and dst are inverted, think how the receiver sees them
6681 *
6682 * The input is broken into two sections, a non-compressed section
6683 * containing vm_pool, vlan_id, and flow_type. The rest of the data
6684 * is XORed together and stored in the compressed dword.
6685 */
6686 input.formatted.vlan_id = vlan_id;
6687
6688 /*
6689 * since src port and flex bytes occupy the same word XOR them together
6690 * and write the value to source port portion of compressed dword
6691 */
66f32a8b 6692 if (tx_flags & (IXGBE_TX_FLAGS_SW_VLAN | IXGBE_TX_FLAGS_HW_VLAN))
69830529
AD		 6693 common.port.src ^= th->dest ^ __constant_htons(ETH_P_8021Q);
6694 else
6695 common.port.src ^= th->dest ^ protocol;
6696 common.port.dst ^= th->source;
6697
6698 if (protocol == __constant_htons(ETH_P_IP)) {
6699 input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV4;
6700 common.ip ^= hdr.ipv4->saddr ^ hdr.ipv4->daddr;
6701 } else {
6702 input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV6;
6703 common.ip ^= hdr.ipv6->saddr.s6_addr32[0] ^
6704 hdr.ipv6->saddr.s6_addr32[1] ^
6705 hdr.ipv6->saddr.s6_addr32[2] ^
6706 hdr.ipv6->saddr.s6_addr32[3] ^
6707 hdr.ipv6->daddr.s6_addr32[0] ^
6708 hdr.ipv6->daddr.s6_addr32[1] ^
6709 hdr.ipv6->daddr.s6_addr32[2] ^
6710 hdr.ipv6->daddr.s6_addr32[3];
6711 }
c4cf55e5
PWJ		 6712
6713 /* This assumes the Rx queue and Tx queue are bound to the same CPU */
69830529
AD		 6714 ixgbe_fdir_add_signature_filter_82599(&q_vector->adapter->hw,
6715 input, common, ring->queue_index);
c4cf55e5
PWJ		 6716}
6717
63544e9c 6718static int __ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size)
e092be60 6719{
fc77dc3c 6720 netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
e092be60
AV		 6721 /* Herbert's original patch had:
6722 * smp_mb__after_netif_stop_queue();
6723 * but since that doesn't exist yet, just open code it. */
6724 smp_mb();
6725
6726 /* We need to check again in a case another CPU has just
6727 * made room available. */
7d4987de 6728 if (likely(ixgbe_desc_unused(tx_ring) < size))
e092be60
AV		 6729 return -EBUSY;
6730
6731 /* A reprieve! - use start_queue because it doesn't call schedule */
fc77dc3c 6732 netif_start_subqueue(tx_ring->netdev, tx_ring->queue_index);
5b7da515 6733 ++tx_ring->tx_stats.restart_queue;
e092be60
AV		 6734 return 0;
6735}
6736
82d4e46e 6737static inline int ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size)
e092be60 6738{
7d4987de 6739 if (likely(ixgbe_desc_unused(tx_ring) >= size))
e092be60 6740 return 0;
fc77dc3c 6741 return __ixgbe_maybe_stop_tx(tx_ring, size);
e092be60
AV		 6742}
6743
09a3b1f8
SH		 6744static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb)
6745{
6746 struct ixgbe_adapter *adapter = netdev_priv(dev);
6440752c
AD		 6747 int txq = skb_rx_queue_recorded(skb) ? skb_get_rx_queue(skb) :
6748 smp_processor_id();
56075a98 6749#ifdef IXGBE_FCOE
6440752c 6750 __be16 protocol = vlan_get_protocol(skb);
5e09a105 6751
e5b64635
JF		 6752 if (((protocol == htons(ETH_P_FCOE)) ||
6753 (protocol == htons(ETH_P_FIP))) &&
6754 (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) {
6755 txq &= (adapter->ring_feature[RING_F_FCOE].indices - 1);
6756 txq += adapter->ring_feature[RING_F_FCOE].mask;
6757 return txq;
56075a98
JF		 6758 }
6759#endif
6760
fdd3d631
KK		 6761 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
6762 while (unlikely(txq >= dev->real_num_tx_queues))
6763 txq -= dev->real_num_tx_queues;
5f715823 6764 return txq;
fdd3d631 6765 }
c4cf55e5 6766
09a3b1f8
SH		 6767 return skb_tx_hash(dev, skb);
6768}
6769
fc77dc3c 6770netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *skb,
84418e3b
AD		 6771 struct ixgbe_adapter *adapter,
6772 struct ixgbe_ring *tx_ring)
9a799d71 6773{
d3d00239 6774 struct ixgbe_tx_buffer *first;
5f715823 6775 int tso;
d3d00239 6776 u32 tx_flags = 0;
a535c30e
AD		 6777#if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
6778 unsigned short f;
6779#endif
a535c30e 6780 u16 count = TXD_USE_COUNT(skb_headlen(skb));
66f32a8b 6781 __be16 protocol = skb->protocol;
63544e9c 6782 u8 hdr_len = 0;
5e09a105 6783
a535c30e
AD		 6784 /*
6785 * need: 1 descriptor per page * PAGE_SIZE/IXGBE_MAX_DATA_PER_TXD,
6786 * + 1 desc for skb_head_len/IXGBE_MAX_DATA_PER_TXD,
6787 * + 2 desc gap to keep tail from touching head,
6788 * + 1 desc for context descriptor,
6789 * otherwise try next time
6790 */
6791#if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
6792 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
6793 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
6794#else
6795 count += skb_shinfo(skb)->nr_frags;
6796#endif
6797 if (ixgbe_maybe_stop_tx(tx_ring, count + 3)) {
6798 tx_ring->tx_stats.tx_busy++;
6799 return NETDEV_TX_BUSY;
6800 }
6801
7f9643fd
AD		 6802#ifdef CONFIG_PCI_IOV
6803 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6804 tx_flags |= IXGBE_TX_FLAGS_TXSW;
6805
6806#endif
66f32a8b 6807 /* if we have a HW VLAN tag being added default to the HW one */
eab6d18d 6808 if (vlan_tx_tag_present(skb)) {
66f32a8b
AD		 6809 tx_flags |= vlan_tx_tag_get(skb) << IXGBE_TX_FLAGS_VLAN_SHIFT;
6810 tx_flags |= IXGBE_TX_FLAGS_HW_VLAN;
6811 /* else if it is a SW VLAN check the next protocol and store the tag */
6812 } else if (protocol == __constant_htons(ETH_P_8021Q)) {
6813 struct vlan_hdr *vhdr, _vhdr;
6814 vhdr = skb_header_pointer(skb, ETH_HLEN, sizeof(_vhdr), &_vhdr);
6815 if (!vhdr)
6816 goto out_drop;
6817
6818 protocol = vhdr->h_vlan_encapsulated_proto;
6819 tx_flags |= ntohs(vhdr->h_vlan_TCI) << IXGBE_TX_FLAGS_VLAN_SHIFT;
6820 tx_flags |= IXGBE_TX_FLAGS_SW_VLAN;
6821 }
6822
32701dc2 6823 /* DCB maps skb priorities 0-7 onto 3 bit PCP of VLAN tag. */
66f32a8b 6824 if ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) &&
09dca476
AD		 6825 ((tx_flags & (IXGBE_TX_FLAGS_HW_VLAN | IXGBE_TX_FLAGS_SW_VLAN)) ||
6826 (skb->priority != TC_PRIO_CONTROL))) {
66f32a8b 6827 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
32701dc2
JF		 6828 tx_flags |= (skb->priority & 0x7) <<
6829 IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT;
66f32a8b
AD		 6830 if (tx_flags & IXGBE_TX_FLAGS_SW_VLAN) {
6831 struct vlan_ethhdr *vhdr;
6832 if (skb_header_cloned(skb) &&
6833 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))
6834 goto out_drop;
6835 vhdr = (struct vlan_ethhdr *)skb->data;
6836 vhdr->h_vlan_TCI = htons(tx_flags >>
6837 IXGBE_TX_FLAGS_VLAN_SHIFT);
6838 } else {
6839 tx_flags |= IXGBE_TX_FLAGS_HW_VLAN;
2f90b865 6840 }
9a799d71 6841 }
eacd73f7 6842
a535c30e 6843 /* record the location of the first descriptor for this packet */
d3d00239 6844 first = &tx_ring->tx_buffer_info[tx_ring->next_to_use];
a535c30e 6845
eacd73f7 6846#ifdef IXGBE_FCOE
66f32a8b
AD		 6847 /* setup tx offload for FCoE */
6848 if ((protocol == __constant_htons(ETH_P_FCOE)) &&
6849 (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) {
897ab156
AD		 6850 tso = ixgbe_fso(tx_ring, skb, tx_flags, &hdr_len);
6851 if (tso < 0)
6852 goto out_drop;
6853 else if (tso)
66f32a8b
AD		 6854 tx_flags |= IXGBE_TX_FLAGS_FSO |
6855 IXGBE_TX_FLAGS_FCOE;
6856 else
6857 tx_flags |= IXGBE_TX_FLAGS_FCOE;
9a799d71 6858
66f32a8b 6859 goto xmit_fcoe;
eacd73f7 6860 }
9a799d71 6861
66f32a8b
AD		 6862#endif /* IXGBE_FCOE */
6863 /* setup IPv4/IPv6 offloads */
6864 if (protocol == __constant_htons(ETH_P_IP))
6865 tx_flags |= IXGBE_TX_FLAGS_IPV4;
9a799d71 6866
66f32a8b
AD		 6867 tso = ixgbe_tso(tx_ring, skb, tx_flags, protocol, &hdr_len);
6868 if (tso < 0)
897ab156 6869 goto out_drop;
66f32a8b
AD		 6870 else if (tso)
6871 tx_flags |= IXGBE_TX_FLAGS_TSO;
6872 else if (ixgbe_tx_csum(tx_ring, skb, tx_flags, protocol))
6873 tx_flags |= IXGBE_TX_FLAGS_CSUM;
6874
6875 /* add the ATR filter if ATR is on */
6876 if (test_bit(__IXGBE_TX_FDIR_INIT_DONE, &tx_ring->state))
6877 ixgbe_atr(tx_ring, skb, tx_flags, protocol);
6878
6879#ifdef IXGBE_FCOE
6880xmit_fcoe:
6881#endif /* IXGBE_FCOE */
d3d00239
AD		 6882 ixgbe_tx_map(tx_ring, skb, first, tx_flags, hdr_len);
6883
6884 ixgbe_maybe_stop_tx(tx_ring, DESC_NEEDED);
9a799d71
AK		 6885
6886 return NETDEV_TX_OK;
897ab156
AD		 6887
6888out_drop:
6889 dev_kfree_skb_any(skb);
6890 return NETDEV_TX_OK;
9a799d71
AK		 6891}
6892
84418e3b
AD		 6893static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
6894{
6895 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6896 struct ixgbe_ring *tx_ring;
6897
6898 tx_ring = adapter->tx_ring[skb->queue_mapping];
fc77dc3c 6899 return ixgbe_xmit_frame_ring(skb, adapter, tx_ring);
84418e3b
AD		 6900}
6901
9a799d71
AK		 6902/**
6903 * ixgbe_set_mac - Change the Ethernet Address of the NIC
6904 * @netdev: network interface device structure
6905 * @p: pointer to an address structure
6906 *
6907 * Returns 0 on success, negative on failure
6908 **/
6909static int ixgbe_set_mac(struct net_device *netdev, void *p)
6910{
6911 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 6912 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 6913 struct sockaddr *addr = p;
6914
6915 if (!is_valid_ether_addr(addr->sa_data))
6916 return -EADDRNOTAVAIL;
6917
6918 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 6919 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 6920
1cdd1ec8
GR		 6921 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
6922 IXGBE_RAH_AV);
9a799d71
AK		 6923
6924 return 0;
6925}
6926
6b73e10d
BH		 6927static int
6928ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr)
6929{
6930 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6931 struct ixgbe_hw *hw = &adapter->hw;
6932 u16 value;
6933 int rc;
6934
6935 if (prtad != hw->phy.mdio.prtad)
6936 return -EINVAL;
6937 rc = hw->phy.ops.read_reg(hw, addr, devad, &value);
6938 if (!rc)
6939 rc = value;
6940 return rc;
6941}
6942
6943static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad,
6944 u16 addr, u16 value)
6945{
6946 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6947 struct ixgbe_hw *hw = &adapter->hw;
6948
6949 if (prtad != hw->phy.mdio.prtad)
6950 return -EINVAL;
6951 return hw->phy.ops.write_reg(hw, addr, devad, value);
6952}
6953
6954static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd)
6955{
6956 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6957
6958 return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd);
6959}
6960
0365e6e4
PW		 6961/**
6962 * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding
31278e71 6963 * netdev->dev_addrs
0365e6e4
PW		 6964 * @netdev: network interface device structure
6965 *
6966 * Returns non-zero on failure
6967 **/
6968static int ixgbe_add_sanmac_netdev(struct net_device *dev)
6969{
6970 int err = 0;
6971 struct ixgbe_adapter *adapter = netdev_priv(dev);
6972 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6973
6974 if (is_valid_ether_addr(mac->san_addr)) {
6975 rtnl_lock();
6976 err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6977 rtnl_unlock();
6978 }
6979 return err;
6980}
6981
6982/**
6983 * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding
31278e71 6984 * netdev->dev_addrs
0365e6e4
PW		 6985 * @netdev: network interface device structure
6986 *
6987 * Returns non-zero on failure
6988 **/
6989static int ixgbe_del_sanmac_netdev(struct net_device *dev)
6990{
6991 int err = 0;
6992 struct ixgbe_adapter *adapter = netdev_priv(dev);
6993 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6994
6995 if (is_valid_ether_addr(mac->san_addr)) {
6996 rtnl_lock();
6997 err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6998 rtnl_unlock();
6999 }
7000 return err;
7001}
7002
9a799d71
AK		 7003#ifdef CONFIG_NET_POLL_CONTROLLER
7004/*
7005 * Polling 'interrupt' - used by things like netconsole to send skbs
7006 * without having to re-enable interrupts. It's not called while
7007 * the interrupt routine is executing.
7008 */
7009static void ixgbe_netpoll(struct net_device *netdev)
7010{
7011 struct ixgbe_adapter *adapter = netdev_priv(netdev);
8f9a7167 7012 int i;
9a799d71 7013
1a647bd2
AD		 7014 /* if interface is down do nothing */
7015 if (test_bit(__IXGBE_DOWN, &adapter->state))
7016 return;
7017
9a799d71 7018 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
8f9a7167
PWJ		 7019 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
7020 int num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
7021 for (i = 0; i < num_q_vectors; i++) {
7022 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
4ff7fb12 7023 ixgbe_msix_clean_rings(0, q_vector);
8f9a7167
PWJ		 7024 }
7025 } else {
7026 ixgbe_intr(adapter->pdev->irq, netdev);
7027 }
9a799d71 7028 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
9a799d71
AK		 7029}
7030#endif
7031
de1036b1
ED		 7032static struct rtnl_link_stats64 *ixgbe_get_stats64(struct net_device *netdev,
7033 struct rtnl_link_stats64 *stats)
7034{
7035 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7036 int i;
7037
1a51502b 7038 rcu_read_lock();
de1036b1 7039 for (i = 0; i < adapter->num_rx_queues; i++) {
1a51502b 7040 struct ixgbe_ring *ring = ACCESS_ONCE(adapter->rx_ring[i]);
de1036b1
ED		 7041 u64 bytes, packets;
7042 unsigned int start;
7043
1a51502b
ED		 7044 if (ring) {
7045 do {
7046 start = u64_stats_fetch_begin_bh(&ring->syncp);
7047 packets = ring->stats.packets;
7048 bytes = ring->stats.bytes;
7049 } while (u64_stats_fetch_retry_bh(&ring->syncp, start));
7050 stats->rx_packets += packets;
7051 stats->rx_bytes += bytes;
7052 }
de1036b1 7053 }
1ac9ad13
ED		 7054
7055 for (i = 0; i < adapter->num_tx_queues; i++) {
7056 struct ixgbe_ring *ring = ACCESS_ONCE(adapter->tx_ring[i]);
7057 u64 bytes, packets;
7058 unsigned int start;
7059
7060 if (ring) {
7061 do {
7062 start = u64_stats_fetch_begin_bh(&ring->syncp);
7063 packets = ring->stats.packets;
7064 bytes = ring->stats.bytes;
7065 } while (u64_stats_fetch_retry_bh(&ring->syncp, start));
7066 stats->tx_packets += packets;
7067 stats->tx_bytes += bytes;
7068 }
7069 }
1a51502b 7070 rcu_read_unlock();
de1036b1
ED		 7071 /* following stats updated by ixgbe_watchdog_task() */
7072 stats->multicast = netdev->stats.multicast;
7073 stats->rx_errors = netdev->stats.rx_errors;
7074 stats->rx_length_errors = netdev->stats.rx_length_errors;
7075 stats->rx_crc_errors = netdev->stats.rx_crc_errors;
7076 stats->rx_missed_errors = netdev->stats.rx_missed_errors;
7077 return stats;
7078}
7079
8b1c0b24
JF		 7080/* ixgbe_validate_rtr - verify 802.1Qp to Rx packet buffer mapping is valid.
7081 * #adapter: pointer to ixgbe_adapter
7082 * @tc: number of traffic classes currently enabled
7083 *
7084 * Configure a valid 802.1Qp to Rx packet buffer mapping ie confirm
7085 * 802.1Q priority maps to a packet buffer that exists.
7086 */
7087static void ixgbe_validate_rtr(struct ixgbe_adapter *adapter, u8 tc)
7088{
7089 struct ixgbe_hw *hw = &adapter->hw;
7090 u32 reg, rsave;
7091 int i;
7092
7093 /* 82598 have a static priority to TC mapping that can not
7094 * be changed so no validation is needed.
7095 */
7096 if (hw->mac.type == ixgbe_mac_82598EB)
7097 return;
7098
7099 reg = IXGBE_READ_REG(hw, IXGBE_RTRUP2TC);
7100 rsave = reg;
7101
7102 for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
7103 u8 up2tc = reg >> (i * IXGBE_RTRUP2TC_UP_SHIFT);
7104
7105 /* If up2tc is out of bounds default to zero */
7106 if (up2tc > tc)
7107 reg &= ~(0x7 << IXGBE_RTRUP2TC_UP_SHIFT);
7108 }
7109
7110 if (reg != rsave)
7111 IXGBE_WRITE_REG(hw, IXGBE_RTRUP2TC, reg);
7112
7113 return;
7114}
7115
7116
7117/* ixgbe_setup_tc - routine to configure net_device for multiple traffic
7118 * classes.
7119 *
7120 * @netdev: net device to configure
7121 * @tc: number of traffic classes to enable
7122 */
7123int ixgbe_setup_tc(struct net_device *dev, u8 tc)
7124{
8b1c0b24
JF		 7125 struct ixgbe_adapter *adapter = netdev_priv(dev);
7126 struct ixgbe_hw *hw = &adapter->hw;
8b1c0b24 7127
e7589eab
JF		 7128 /* Multiple traffic classes requires multiple queues */
7129 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
7130 e_err(drv, "Enable failed, needs MSI-X\n");
7131 return -EINVAL;
7132 }
8b1c0b24
JF		 7133
7134 /* Hardware supports up to 8 traffic classes */
4de2a022 7135 if (tc > adapter->dcb_cfg.num_tcs.pg_tcs ||
8b1c0b24
JF		 7136 (hw->mac.type == ixgbe_mac_82598EB && tc < MAX_TRAFFIC_CLASS))
7137 return -EINVAL;
7138
7139 /* Hardware has to reinitialize queues and interrupts to
7140 * match packet buffer alignment. Unfortunantly, the
7141 * hardware is not flexible enough to do this dynamically.
7142 */
7143 if (netif_running(dev))
7144 ixgbe_close(dev);
7145 ixgbe_clear_interrupt_scheme(adapter);
7146
e7589eab 7147 if (tc) {
8b1c0b24 7148 netdev_set_num_tc(dev, tc);
e7589eab
JF		 7149 adapter->last_lfc_mode = adapter->hw.fc.current_mode;
7150
7151 adapter->flags |= IXGBE_FLAG_DCB_ENABLED;
7152 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
7153
7154 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
7155 adapter->hw.fc.requested_mode = ixgbe_fc_none;
7156 } else {
8b1c0b24
JF		 7157 netdev_reset_tc(dev);
7158
e7589eab
JF		 7159 adapter->hw.fc.requested_mode = adapter->last_lfc_mode;
7160
7161 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
7162 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
7163
7164 adapter->temp_dcb_cfg.pfc_mode_enable = false;
7165 adapter->dcb_cfg.pfc_mode_enable = false;
7166 }
7167
8b1c0b24
JF		 7168 ixgbe_init_interrupt_scheme(adapter);
7169 ixgbe_validate_rtr(adapter, tc);
7170 if (netif_running(dev))
7171 ixgbe_open(dev);
7172
7173 return 0;
7174}
de1036b1 7175
082757af
DS		 7176void ixgbe_do_reset(struct net_device *netdev)
7177{
7178 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7179
7180 if (netif_running(netdev))
7181 ixgbe_reinit_locked(adapter);
7182 else
7183 ixgbe_reset(adapter);
7184}
7185
7186static u32 ixgbe_fix_features(struct net_device *netdev, u32 data)
7187{
7188 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7189
7190#ifdef CONFIG_DCB
7191 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
7192 data &= ~NETIF_F_HW_VLAN_RX;
7193#endif
7194
7195 /* return error if RXHASH is being enabled when RSS is not supported */
7196 if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED))
7197 data &= ~NETIF_F_RXHASH;
7198
7199 /* If Rx checksum is disabled, then RSC/LRO should also be disabled */
7200 if (!(data & NETIF_F_RXCSUM))
7201 data &= ~NETIF_F_LRO;
7202
7203 /* Turn off LRO if not RSC capable or invalid ITR settings */
7204 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)) {
7205 data &= ~NETIF_F_LRO;
7206 } else if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
7207 (adapter->rx_itr_setting != 1 &&
7208 adapter->rx_itr_setting > IXGBE_MAX_RSC_INT_RATE)) {
7209 data &= ~NETIF_F_LRO;
7210 e_info(probe, "rx-usecs set too low, not enabling RSC\n");
7211 }
7212
7213 return data;
7214}
7215
7216static int ixgbe_set_features(struct net_device *netdev, u32 data)
7217{
7218 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7219 bool need_reset = false;
7220
7221 /* If Rx checksum is disabled, then RSC/LRO should also be disabled */
7222 if (!(data & NETIF_F_RXCSUM))
7223 adapter->flags &= ~IXGBE_FLAG_RX_CSUM_ENABLED;
7224 else
7225 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
7226
7227 /* Make sure RSC matches LRO, reset if change */
7228 if (!!(data & NETIF_F_LRO) !=
7229 !!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)) {
7230 adapter->flags2 ^= IXGBE_FLAG2_RSC_ENABLED;
7231 switch (adapter->hw.mac.type) {
7232 case ixgbe_mac_X540:
7233 case ixgbe_mac_82599EB:
7234 need_reset = true;
7235 break;
7236 default:
7237 break;
7238 }
7239 }
7240
7241 /*
7242 * Check if Flow Director n-tuple support was enabled or disabled. If
7243 * the state changed, we need to reset.
7244 */
7245 if (!(adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)) {
7246 /* turn off ATR, enable perfect filters and reset */
7247 if (data & NETIF_F_NTUPLE) {
7248 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
7249 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
7250 need_reset = true;
7251 }
7252 } else if (!(data & NETIF_F_NTUPLE)) {
7253 /* turn off Flow Director, set ATR and reset */
7254 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
7255 if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) &&
7256 !(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
7257 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
7258 need_reset = true;
7259 }
7260
7261 if (need_reset)
7262 ixgbe_do_reset(netdev);
7263
7264 return 0;
7265
7266}
7267
0edc3527 7268static const struct net_device_ops ixgbe_netdev_ops = {
e8e9f696 7269 .ndo_open = ixgbe_open,
0edc3527 7270 .ndo_stop = ixgbe_close,
00829823 7271 .ndo_start_xmit = ixgbe_xmit_frame,
09a3b1f8 7272 .ndo_select_queue = ixgbe_select_queue,
e90d400c 7273 .ndo_set_rx_mode = ixgbe_set_rx_mode,
0edc3527
SH		 7274 .ndo_validate_addr = eth_validate_addr,
7275 .ndo_set_mac_address = ixgbe_set_mac,
7276 .ndo_change_mtu = ixgbe_change_mtu,
7277 .ndo_tx_timeout = ixgbe_tx_timeout,
0edc3527
SH		 7278 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
7279 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
6b73e10d 7280 .ndo_do_ioctl = ixgbe_ioctl,
7f01648a
GR		 7281 .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac,
7282 .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan,
7283 .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw,
de4c7f65 7284 .ndo_set_vf_spoofchk = ixgbe_ndo_set_vf_spoofchk,
7f01648a 7285 .ndo_get_vf_config = ixgbe_ndo_get_vf_config,
de1036b1 7286 .ndo_get_stats64 = ixgbe_get_stats64,
24095aa3 7287 .ndo_setup_tc = ixgbe_setup_tc,
0edc3527
SH		 7288#ifdef CONFIG_NET_POLL_CONTROLLER
7289 .ndo_poll_controller = ixgbe_netpoll,
7290#endif
332d4a7d
YZ		 7291#ifdef IXGBE_FCOE
7292 .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get,
68a683cf 7293 .ndo_fcoe_ddp_target = ixgbe_fcoe_ddp_target,
332d4a7d 7294 .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put,
8450ff8c
YZ		 7295 .ndo_fcoe_enable = ixgbe_fcoe_enable,
7296 .ndo_fcoe_disable = ixgbe_fcoe_disable,
61a1fa10 7297 .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn,
332d4a7d 7298#endif /* IXGBE_FCOE */
082757af
DS		 7299 .ndo_set_features = ixgbe_set_features,
7300 .ndo_fix_features = ixgbe_fix_features,
0edc3527
SH		 7301};
7302
1cdd1ec8
GR		 7303static void __devinit ixgbe_probe_vf(struct ixgbe_adapter *adapter,
7304 const struct ixgbe_info *ii)
7305{
7306#ifdef CONFIG_PCI_IOV
7307 struct ixgbe_hw *hw = &adapter->hw;
1cdd1ec8 7308
c6bda30a 7309 if (hw->mac.type == ixgbe_mac_82598EB)
1cdd1ec8
GR		 7310 return;
7311
7312 /* The 82599 supports up to 64 VFs per physical function
7313 * but this implementation limits allocation to 63 so that
7314 * basic networking resources are still available to the
7315 * physical function
7316 */
7317 adapter->num_vfs = (max_vfs > 63) ? 63 : max_vfs;
c6bda30a 7318 ixgbe_enable_sriov(adapter, ii);
1cdd1ec8
GR		 7319#endif /* CONFIG_PCI_IOV */
7320}
7321
9a799d71
AK		 7322/**
7323 * ixgbe_probe - Device Initialization Routine
7324 * @pdev: PCI device information struct
7325 * @ent: entry in ixgbe_pci_tbl
7326 *
7327 * Returns 0 on success, negative on failure
7328 *
7329 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
7330 * The OS initialization, configuring of the adapter private structure,
7331 * and a hardware reset occur.
7332 **/
7333static int __devinit ixgbe_probe(struct pci_dev *pdev,
e8e9f696 7334 const struct pci_device_id *ent)
9a799d71
AK		 7335{
7336 struct net_device *netdev;
7337 struct ixgbe_adapter *adapter = NULL;
7338 struct ixgbe_hw *hw;
7339 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71
AK		 7340 static int cards_found;
7341 int i, err, pci_using_dac;
289700db 7342 u8 part_str[IXGBE_PBANUM_LENGTH];
c85a2618 7343 unsigned int indices = num_possible_cpus();
eacd73f7
YZ		 7344#ifdef IXGBE_FCOE
7345 u16 device_caps;
7346#endif
289700db 7347 u32 eec;
c23f5b6b 7348 u16 wol_cap;
9a799d71 7349
bded64a7
AG		 7350 /* Catch broken hardware that put the wrong VF device ID in
7351 * the PCIe SR-IOV capability.
7352 */
7353 if (pdev->is_virtfn) {
7354 WARN(1, KERN_ERR "%s (%hx:%hx) should not be a VF!\n",
7355 pci_name(pdev), pdev->vendor, pdev->device);
7356 return -EINVAL;
7357 }
7358
9ce77666 7359 err = pci_enable_device_mem(pdev);
9a799d71
AK		 7360 if (err)
7361 return err;
7362
1b507730
NN		 7363 if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64)) &&
7364 !dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64))) {
9a799d71
AK		 7365 pci_using_dac = 1;
7366 } else {
1b507730 7367 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
9a799d71 7368 if (err) {
1b507730
NN		 7369 err = dma_set_coherent_mask(&pdev->dev,
7370 DMA_BIT_MASK(32));
9a799d71 7371 if (err) {
b8bc0421
DC		 7372 dev_err(&pdev->dev,
7373 "No usable DMA configuration, aborting\n");
9a799d71
AK		 7374 goto err_dma;
7375 }
7376 }
7377 pci_using_dac = 0;
7378 }
7379
9ce77666 7380 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 7381 IORESOURCE_MEM), ixgbe_driver_name);
9a799d71 7382 if (err) {
b8bc0421
DC		 7383 dev_err(&pdev->dev,
7384 "pci_request_selected_regions failed 0x%x\n", err);
9a799d71
AK		 7385 goto err_pci_reg;
7386 }
7387
19d5afd4 7388 pci_enable_pcie_error_reporting(pdev);
6fabd715 7389
9a799d71 7390 pci_set_master(pdev);
fb3b27bc 7391 pci_save_state(pdev);
9a799d71 7392
e901acd6
JF		 7393#ifdef CONFIG_IXGBE_DCB
7394 indices *= MAX_TRAFFIC_CLASS;
7395#endif
7396
c85a2618
JF		 7397 if (ii->mac == ixgbe_mac_82598EB)
7398 indices = min_t(unsigned int, indices, IXGBE_MAX_RSS_INDICES);
7399 else
7400 indices = min_t(unsigned int, indices, IXGBE_MAX_FDIR_INDICES);
7401
e901acd6 7402#ifdef IXGBE_FCOE
c85a2618
JF		 7403 indices += min_t(unsigned int, num_possible_cpus(),
7404 IXGBE_MAX_FCOE_INDICES);
7405#endif
c85a2618 7406 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices);
9a799d71
AK		 7407 if (!netdev) {
7408 err = -ENOMEM;
7409 goto err_alloc_etherdev;
7410 }
7411
9a799d71
AK		 7412 SET_NETDEV_DEV(netdev, &pdev->dev);
7413
9a799d71 7414 adapter = netdev_priv(netdev);
c60fbb00 7415 pci_set_drvdata(pdev, adapter);
9a799d71
AK		 7416
7417 adapter->netdev = netdev;
7418 adapter->pdev = pdev;
7419 hw = &adapter->hw;
7420 hw->back = adapter;
7421 adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
7422
05857980 7423 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
e8e9f696 7424 pci_resource_len(pdev, 0));
9a799d71
AK		 7425 if (!hw->hw_addr) {
7426 err = -EIO;
7427 goto err_ioremap;
7428 }
7429
7430 for (i = 1; i <= 5; i++) {
7431 if (pci_resource_len(pdev, i) == 0)
7432 continue;
7433 }
7434
0edc3527 7435 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 7436 ixgbe_set_ethtool_ops(netdev);
9a799d71 7437 netdev->watchdog_timeo = 5 * HZ;
9fe93afd 7438 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
9a799d71 7439
9a799d71
AK		 7440 adapter->bd_number = cards_found;
7441
9a799d71
AK		 7442 /* Setup hw api */
7443 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 7444 hw->mac.type = ii->mac;
9a799d71 7445
c44ade9e
JB		 7446 /* EEPROM */
7447 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
7448 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
7449 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
7450 if (!(eec & (1 << 8)))
7451 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
7452
7453 /* PHY */
7454 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0 7455 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
6b73e10d
BH		 7456 /* ixgbe_identify_phy_generic will set prtad and mmds properly */
7457 hw->phy.mdio.prtad = MDIO_PRTAD_NONE;
7458 hw->phy.mdio.mmds = 0;
7459 hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22;
7460 hw->phy.mdio.dev = netdev;
7461 hw->phy.mdio.mdio_read = ixgbe_mdio_read;
7462 hw->phy.mdio.mdio_write = ixgbe_mdio_write;
c4900be0 7463
8ca783ab 7464 ii->get_invariants(hw);
9a799d71
AK		 7465
7466 /* setup the private structure */
7467 err = ixgbe_sw_init(adapter);
7468 if (err)
7469 goto err_sw_init;
7470
e86bff0e 7471 /* Make it possible the adapter to be woken up via WOL */
b93a2226
DS		 7472 switch (adapter->hw.mac.type) {
7473 case ixgbe_mac_82599EB:
7474 case ixgbe_mac_X540:
e86bff0e 7475 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
b93a2226
DS		 7476 break;
7477 default:
7478 break;
7479 }
e86bff0e 7480
bf069c97
DS		 7481 /*
7482 * If there is a fan on this device and it has failed log the
7483 * failure.
7484 */
7485 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
7486 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
7487 if (esdp & IXGBE_ESDP_SDP1)
396e799c 7488 e_crit(probe, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 7489 }
7490
c44ade9e 7491 /* reset_hw fills in the perm_addr as well */
119fc60a 7492 hw->phy.reset_if_overtemp = true;
c44ade9e 7493 err = hw->mac.ops.reset_hw(hw);
119fc60a 7494 hw->phy.reset_if_overtemp = false;
8ca783ab
DS		 7495 if (err == IXGBE_ERR_SFP_NOT_PRESENT &&
7496 hw->mac.type == ixgbe_mac_82598EB) {
8ca783ab
DS		 7497 err = 0;
7498 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
7086400d 7499 e_dev_err("failed to load because an unsupported SFP+ "
849c4542
ET		 7500 "module type was detected.\n");
7501 e_dev_err("Reload the driver after installing a supported "
7502 "module.\n");
04f165ef
PW		 7503 goto err_sw_init;
7504 } else if (err) {
849c4542 7505 e_dev_err("HW Init failed: %d\n", err);
c44ade9e
JB		 7506 goto err_sw_init;
7507 }
7508
1cdd1ec8
GR		 7509 ixgbe_probe_vf(adapter, ii);
7510
396e799c 7511 netdev->features = NETIF_F_SG |
e8e9f696 7512 NETIF_F_IP_CSUM |
082757af 7513 NETIF_F_IPV6_CSUM |
e8e9f696
JP		 7514 NETIF_F_HW_VLAN_TX |
7515 NETIF_F_HW_VLAN_RX |
082757af
DS		 7516 NETIF_F_HW_VLAN_FILTER |
7517 NETIF_F_TSO |
7518 NETIF_F_TSO6 |
082757af
DS		 7519 NETIF_F_RXHASH |
7520 NETIF_F_RXCSUM;
9a799d71 7521
082757af 7522 netdev->hw_features = netdev->features;
ad31c402 7523
58be7666
DS		 7524 switch (adapter->hw.mac.type) {
7525 case ixgbe_mac_82599EB:
7526 case ixgbe_mac_X540:
45a5ead0 7527 netdev->features |= NETIF_F_SCTP_CSUM;
082757af
DS		 7528 netdev->hw_features |= NETIF_F_SCTP_CSUM |
7529 NETIF_F_NTUPLE;
58be7666
DS		 7530 break;
7531 default:
7532 break;
7533 }
45a5ead0 7534
ad31c402
JK		 7535 netdev->vlan_features |= NETIF_F_TSO;
7536 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 7537 netdev->vlan_features |= NETIF_F_IP_CSUM;
cd1da503 7538 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
ad31c402
JK		 7539 netdev->vlan_features |= NETIF_F_SG;
7540
01789349
JP		 7541 netdev->priv_flags |= IFF_UNICAST_FLT;
7542
1cdd1ec8
GR		 7543 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
7544 adapter->flags &= ~(IXGBE_FLAG_RSS_ENABLED |
7545 IXGBE_FLAG_DCB_ENABLED);
2f90b865 7546
7a6b6f51 7547#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 7548 netdev->dcbnl_ops = &dcbnl_ops;
7549#endif
7550
eacd73f7 7551#ifdef IXGBE_FCOE
0d551589 7552 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
eacd73f7
YZ		 7553 if (hw->mac.ops.get_device_caps) {
7554 hw->mac.ops.get_device_caps(hw, &device_caps);
0d551589
YZ		 7555 if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS)
7556 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
eacd73f7
YZ		 7557 }
7558 }
5e09d7f6
YZ		 7559 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
7560 netdev->vlan_features |= NETIF_F_FCOE_CRC;
7561 netdev->vlan_features |= NETIF_F_FSO;
7562 netdev->vlan_features |= NETIF_F_FCOE_MTU;
7563 }
eacd73f7 7564#endif /* IXGBE_FCOE */
7b872a55 7565 if (pci_using_dac) {
9a799d71 7566 netdev->features |= NETIF_F_HIGHDMA;
7b872a55
YZ		 7567 netdev->vlan_features |= NETIF_F_HIGHDMA;
7568 }
9a799d71 7569
082757af
DS		 7570 if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)
7571 netdev->hw_features |= NETIF_F_LRO;
0c19d6af 7572 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
f8212f97
AD		 7573 netdev->features |= NETIF_F_LRO;
7574
9a799d71 7575 /* make sure the EEPROM is good */
c44ade9e 7576 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
849c4542 7577 e_dev_err("The EEPROM Checksum Is Not Valid\n");
9a799d71
AK		 7578 err = -EIO;
7579 goto err_eeprom;
7580 }
7581
7582 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
7583 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
7584
c44ade9e 7585 if (ixgbe_validate_mac_addr(netdev->perm_addr)) {
849c4542 7586 e_dev_err("invalid MAC address\n");
9a799d71
AK		 7587 err = -EIO;
7588 goto err_eeprom;
7589 }
7590
7086400d
AD		 7591 setup_timer(&adapter->service_timer, &ixgbe_service_timer,
7592 (unsigned long) adapter);
9a799d71 7593
7086400d
AD		 7594 INIT_WORK(&adapter->service_task, ixgbe_service_task);
7595 clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state);
9a799d71 7596
021230d4
AV		 7597 err = ixgbe_init_interrupt_scheme(adapter);
7598 if (err)
7599 goto err_sw_init;
9a799d71 7600
082757af
DS		 7601 if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED)) {
7602 netdev->hw_features &= ~NETIF_F_RXHASH;
67a74ee2 7603 netdev->features &= ~NETIF_F_RXHASH;
082757af 7604 }
67a74ee2 7605
c23f5b6b
ET		 7606 /* WOL not supported for all but the following */
7607 adapter->wol = 0;
e8e26350 7608 switch (pdev->device) {
0b077fea
DS		 7609 case IXGBE_DEV_ID_82599_SFP:
7610 /* Only this subdevice supports WOL */
7611 if (pdev->subsystem_device == IXGBE_SUBDEV_ID_82599_SFP)
9417c464 7612 adapter->wol = IXGBE_WUFC_MAG;
0b077fea 7613 break;
50d6c681
AD		 7614 case IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
7615 /* All except this subdevice support WOL */
0b077fea 7616 if (pdev->subsystem_device != IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ)
9417c464 7617 adapter->wol = IXGBE_WUFC_MAG;
0b077fea 7618 break;
e8e26350 7619 case IXGBE_DEV_ID_82599_KX4:
9417c464 7620 adapter->wol = IXGBE_WUFC_MAG;
e8e26350 7621 break;
c23f5b6b
ET		 7622 case IXGBE_DEV_ID_X540T:
7623 /* Check eeprom to see if it is enabled */
7624 hw->eeprom.ops.read(hw, 0x2c, &adapter->eeprom_cap);
7625 wol_cap = adapter->eeprom_cap & IXGBE_DEVICE_CAPS_WOL_MASK;
7626
7627 if ((wol_cap == IXGBE_DEVICE_CAPS_WOL_PORT0_1) ||
7628 ((wol_cap == IXGBE_DEVICE_CAPS_WOL_PORT0) &&
7629 (hw->bus.func == 0)))
7630 adapter->wol = IXGBE_WUFC_MAG;
e8e26350
PW		 7631 break;
7632 }
e8e26350
PW		 7633 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
7634
15e5209f
ET		 7635 /* save off EEPROM version number */
7636 hw->eeprom.ops.read(hw, 0x2e, &adapter->eeprom_verh);
7637 hw->eeprom.ops.read(hw, 0x2d, &adapter->eeprom_verl);
7638
04f165ef
PW		 7639 /* pick up the PCI bus settings for reporting later */
7640 hw->mac.ops.get_bus_info(hw);
7641
9a799d71 7642 /* print bus type/speed/width info */
849c4542 7643 e_dev_info("(PCI Express:%s:%s) %pM\n",
6716344c
DS		 7644 (hw->bus.speed == ixgbe_bus_speed_5000 ? "5.0GT/s" :
7645 hw->bus.speed == ixgbe_bus_speed_2500 ? "2.5GT/s" :
e8e9f696
JP		 7646 "Unknown"),
7647 (hw->bus.width == ixgbe_bus_width_pcie_x8 ? "Width x8" :
7648 hw->bus.width == ixgbe_bus_width_pcie_x4 ? "Width x4" :
7649 hw->bus.width == ixgbe_bus_width_pcie_x1 ? "Width x1" :
7650 "Unknown"),
7651 netdev->dev_addr);
289700db
DS		 7652
7653 err = ixgbe_read_pba_string_generic(hw, part_str, IXGBE_PBANUM_LENGTH);
7654 if (err)
9fe93afd 7655 strncpy(part_str, "Unknown", IXGBE_PBANUM_LENGTH);
e8e26350 7656 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
289700db 7657 e_dev_info("MAC: %d, PHY: %d, SFP+: %d, PBA No: %s\n",
849c4542 7658 hw->mac.type, hw->phy.type, hw->phy.sfp_type,
289700db 7659 part_str);
e8e26350 7660 else
289700db
DS		 7661 e_dev_info("MAC: %d, PHY: %d, PBA No: %s\n",
7662 hw->mac.type, hw->phy.type, part_str);
9a799d71 7663
e8e26350 7664 if (hw->bus.width <= ixgbe_bus_width_pcie_x4) {
849c4542
ET		 7665 e_dev_warn("PCI-Express bandwidth available for this card is "
7666 "not sufficient for optimal performance.\n");
7667 e_dev_warn("For optimal performance a x8 PCI-Express slot "
7668 "is required.\n");
0c254d86
AK		 7669 }
7670
9a799d71 7671 /* reset the hardware with the new settings */
794caeb2 7672 err = hw->mac.ops.start_hw(hw);
c44ade9e 7673
794caeb2
PWJ		 7674 if (err == IXGBE_ERR_EEPROM_VERSION) {
7675 /* We are running on a pre-production device, log a warning */
849c4542
ET		 7676 e_dev_warn("This device is a pre-production adapter/LOM. "
7677 "Please be aware there may be issues associated "
7678 "with your hardware. If you are experiencing "
7679 "problems please contact your Intel or hardware "
7680 "representative who provided you with this "
7681 "hardware.\n");
794caeb2 7682 }
9a799d71
AK		 7683 strcpy(netdev->name, "eth%d");
7684 err = register_netdev(netdev);
7685 if (err)
7686 goto err_register;
7687
93d3ce8f
ET		 7688 /* power down the optics for multispeed fiber and 82599 SFP+ fiber */
7689 if (hw->mac.ops.disable_tx_laser &&
7690 ((hw->phy.multispeed_fiber) ||
7691 ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
7692 (hw->mac.type == ixgbe_mac_82599EB))))
7693 hw->mac.ops.disable_tx_laser(hw);
7694
54386467
JB		 7695 /* carrier off reporting is important to ethtool even BEFORE open */
7696 netif_carrier_off(netdev);
7697
5dd2d332 7698#ifdef CONFIG_IXGBE_DCA
652f093f 7699 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd 7700 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 7701 ixgbe_setup_dca(adapter);
7702 }
7703#endif
1cdd1ec8 7704 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
396e799c 7705 e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs);
1cdd1ec8
GR		 7706 for (i = 0; i < adapter->num_vfs; i++)
7707 ixgbe_vf_configuration(pdev, (i | 0x10000000));
7708 }
7709
2466dd9c
JK		 7710 /* firmware requires driver version to be 0xFFFFFFFF
7711 * since os does not support feature
7712 */
9612de92 7713 if (hw->mac.ops.set_fw_drv_ver)
2466dd9c
JK		 7714 hw->mac.ops.set_fw_drv_ver(hw, 0xFF, 0xFF, 0xFF,
7715 0xFF);
9612de92 7716
0365e6e4
PW		 7717 /* add san mac addr to netdev */
7718 ixgbe_add_sanmac_netdev(netdev);
9a799d71 7719
849c4542 7720 e_dev_info("Intel(R) 10 Gigabit Network Connection\n");
9a799d71
AK		 7721 cards_found++;
7722 return 0;
7723
7724err_register:
5eba3699 7725 ixgbe_release_hw_control(adapter);
7a921c93 7726 ixgbe_clear_interrupt_scheme(adapter);
9a799d71
AK		 7727err_sw_init:
7728err_eeprom:
1cdd1ec8
GR		 7729 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
7730 ixgbe_disable_sriov(adapter);
7086400d 7731 adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP;
9a799d71
AK		 7732 iounmap(hw->hw_addr);
7733err_ioremap:
7734 free_netdev(netdev);
7735err_alloc_etherdev:
e8e9f696
JP		 7736 pci_release_selected_regions(pdev,
7737 pci_select_bars(pdev, IORESOURCE_MEM));
9a799d71
AK		 7738err_pci_reg:
7739err_dma:
7740 pci_disable_device(pdev);
7741 return err;
7742}
7743
7744/**
7745 * ixgbe_remove - Device Removal Routine
7746 * @pdev: PCI device information struct
7747 *
7748 * ixgbe_remove is called by the PCI subsystem to alert the driver
7749 * that it should release a PCI device. The could be caused by a
7750 * Hot-Plug event, or because the driver is going to be removed from
7751 * memory.
7752 **/
7753static void __devexit ixgbe_remove(struct pci_dev *pdev)
7754{
c60fbb00
AD		 7755 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
7756 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 7757
7758 set_bit(__IXGBE_DOWN, &adapter->state);
7086400d 7759 cancel_work_sync(&adapter->service_task);
9a799d71 7760
5dd2d332 7761#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7762 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
7763 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
7764 dca_remove_requester(&pdev->dev);
7765 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
7766 }
7767
7768#endif
332d4a7d
YZ		 7769#ifdef IXGBE_FCOE
7770 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
7771 ixgbe_cleanup_fcoe(adapter);
7772
7773#endif /* IXGBE_FCOE */
0365e6e4
PW		 7774
7775 /* remove the added san mac */
7776 ixgbe_del_sanmac_netdev(netdev);
7777
c4900be0
DS		 7778 if (netdev->reg_state == NETREG_REGISTERED)
7779 unregister_netdev(netdev);
9a799d71 7780
c6bda30a
GR		 7781 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
7782 if (!(ixgbe_check_vf_assignment(adapter)))
7783 ixgbe_disable_sriov(adapter);
7784 else
7785 e_dev_warn("Unloading driver while VFs are assigned "
7786 "- VFs will not be deallocated\n");
7787 }
1cdd1ec8 7788
7a921c93 7789 ixgbe_clear_interrupt_scheme(adapter);
5eba3699 7790
021230d4 7791 ixgbe_release_hw_control(adapter);
9a799d71
AK		 7792
7793 iounmap(adapter->hw.hw_addr);
9ce77666 7794 pci_release_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 7795 IORESOURCE_MEM));
9a799d71 7796
849c4542 7797 e_dev_info("complete\n");
021230d4 7798
9a799d71
AK		 7799 free_netdev(netdev);
7800
19d5afd4 7801 pci_disable_pcie_error_reporting(pdev);
6fabd715 7802
9a799d71
AK		 7803 pci_disable_device(pdev);
7804}
7805
7806/**
7807 * ixgbe_io_error_detected - called when PCI error is detected
7808 * @pdev: Pointer to PCI device
7809 * @state: The current pci connection state
7810 *
7811 * This function is called after a PCI bus error affecting
7812 * this device has been detected.
7813 */
7814static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
e8e9f696 7815 pci_channel_state_t state)
9a799d71 7816{
c60fbb00
AD		 7817 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
7818 struct net_device *netdev = adapter->netdev;
9a799d71 7819
83c61fa9
GR		 7820#ifdef CONFIG_PCI_IOV
7821 struct pci_dev *bdev, *vfdev;
7822 u32 dw0, dw1, dw2, dw3;
7823 int vf, pos;
7824 u16 req_id, pf_func;
7825
7826 if (adapter->hw.mac.type == ixgbe_mac_82598EB ||
7827 adapter->num_vfs == 0)
7828 goto skip_bad_vf_detection;
7829
7830 bdev = pdev->bus->self;
7831 while (bdev && (bdev->pcie_type != PCI_EXP_TYPE_ROOT_PORT))
7832 bdev = bdev->bus->self;
7833
7834 if (!bdev)
7835 goto skip_bad_vf_detection;
7836
7837 pos = pci_find_ext_capability(bdev, PCI_EXT_CAP_ID_ERR);
7838 if (!pos)
7839 goto skip_bad_vf_detection;
7840
7841 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG, &dw0);
7842 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG + 4, &dw1);
7843 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG + 8, &dw2);
7844 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG + 12, &dw3);
7845
7846 req_id = dw1 >> 16;
7847 /* On the 82599 if bit 7 of the requestor ID is set then it's a VF */
7848 if (!(req_id & 0x0080))
7849 goto skip_bad_vf_detection;
7850
7851 pf_func = req_id & 0x01;
7852 if ((pf_func & 1) == (pdev->devfn & 1)) {
7853 unsigned int device_id;
7854
7855 vf = (req_id & 0x7F) >> 1;
7856 e_dev_err("VF %d has caused a PCIe error\n", vf);
7857 e_dev_err("TLP: dw0: %8.8x\tdw1: %8.8x\tdw2: "
7858 "%8.8x\tdw3: %8.8x\n",
7859 dw0, dw1, dw2, dw3);
7860 switch (adapter->hw.mac.type) {
7861 case ixgbe_mac_82599EB:
7862 device_id = IXGBE_82599_VF_DEVICE_ID;
7863 break;
7864 case ixgbe_mac_X540:
7865 device_id = IXGBE_X540_VF_DEVICE_ID;
7866 break;
7867 default:
7868 device_id = 0;
7869 break;
7870 }
7871
7872 /* Find the pci device of the offending VF */
7873 vfdev = pci_get_device(IXGBE_INTEL_VENDOR_ID, device_id, NULL);
7874 while (vfdev) {
7875 if (vfdev->devfn == (req_id & 0xFF))
7876 break;
7877 vfdev = pci_get_device(IXGBE_INTEL_VENDOR_ID,
7878 device_id, vfdev);
7879 }
7880 /*
7881 * There's a slim chance the VF could have been hot plugged,
7882 * so if it is no longer present we don't need to issue the
7883 * VFLR. Just clean up the AER in that case.
7884 */
7885 if (vfdev) {
7886 e_dev_err("Issuing VFLR to VF %d\n", vf);
7887 pci_write_config_dword(vfdev, 0xA8, 0x00008000);
7888 }
7889
7890 pci_cleanup_aer_uncorrect_error_status(pdev);
7891 }
7892
7893 /*
7894 * Even though the error may have occurred on the other port
7895 * we still need to increment the vf error reference count for
7896 * both ports because the I/O resume function will be called
7897 * for both of them.
7898 */
7899 adapter->vferr_refcount++;
7900
7901 return PCI_ERS_RESULT_RECOVERED;
7902
7903skip_bad_vf_detection:
7904#endif /* CONFIG_PCI_IOV */
9a799d71
AK		 7905 netif_device_detach(netdev);
7906
3044b8d1
BL		 7907 if (state == pci_channel_io_perm_failure)
7908 return PCI_ERS_RESULT_DISCONNECT;
7909
9a799d71
AK		 7910 if (netif_running(netdev))
7911 ixgbe_down(adapter);
7912 pci_disable_device(pdev);
7913
b4617240 7914 /* Request a slot reset. */
9a799d71
AK		 7915 return PCI_ERS_RESULT_NEED_RESET;
7916}
7917
7918/**
7919 * ixgbe_io_slot_reset - called after the pci bus has been reset.
7920 * @pdev: Pointer to PCI device
7921 *
7922 * Restart the card from scratch, as if from a cold-boot.
7923 */
7924static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
7925{
c60fbb00 7926 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
6fabd715
PWJ		 7927 pci_ers_result_t result;
7928 int err;
9a799d71 7929
9ce77666 7930 if (pci_enable_device_mem(pdev)) {
396e799c 7931 e_err(probe, "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 7932 result = PCI_ERS_RESULT_DISCONNECT;
7933 } else {
7934 pci_set_master(pdev);
7935 pci_restore_state(pdev);
c0e1f68b 7936 pci_save_state(pdev);
9a799d71 7937
dd4d8ca6 7938 pci_wake_from_d3(pdev, false);
9a799d71 7939
6fabd715 7940 ixgbe_reset(adapter);
88512539 7941 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6fabd715
PWJ		 7942 result = PCI_ERS_RESULT_RECOVERED;
7943 }
7944
7945 err = pci_cleanup_aer_uncorrect_error_status(pdev);
7946 if (err) {
849c4542
ET		 7947 e_dev_err("pci_cleanup_aer_uncorrect_error_status "
7948 "failed 0x%0x\n", err);
6fabd715
PWJ		 7949 /* non-fatal, continue */
7950 }
9a799d71 7951
6fabd715 7952 return result;
9a799d71
AK		 7953}
7954
7955/**
7956 * ixgbe_io_resume - called when traffic can start flowing again.
7957 * @pdev: Pointer to PCI device
7958 *
7959 * This callback is called when the error recovery driver tells us that
7960 * its OK to resume normal operation.
7961 */
7962static void ixgbe_io_resume(struct pci_dev *pdev)
7963{
c60fbb00
AD		 7964 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
7965 struct net_device *netdev = adapter->netdev;
9a799d71 7966
83c61fa9
GR		 7967#ifdef CONFIG_PCI_IOV
7968 if (adapter->vferr_refcount) {
7969 e_info(drv, "Resuming after VF err\n");
7970 adapter->vferr_refcount--;
7971 return;
7972 }
7973
7974#endif
c7ccde0f
AD		 7975 if (netif_running(netdev))
7976 ixgbe_up(adapter);
9a799d71
AK		 7977
7978 netif_device_attach(netdev);
9a799d71
AK		 7979}
7980
7981static struct pci_error_handlers ixgbe_err_handler = {
7982 .error_detected = ixgbe_io_error_detected,
7983 .slot_reset = ixgbe_io_slot_reset,
7984 .resume = ixgbe_io_resume,
7985};
7986
7987static struct pci_driver ixgbe_driver = {
7988 .name = ixgbe_driver_name,
7989 .id_table = ixgbe_pci_tbl,
7990 .probe = ixgbe_probe,
7991 .remove = __devexit_p(ixgbe_remove),
7992#ifdef CONFIG_PM
7993 .suspend = ixgbe_suspend,
7994 .resume = ixgbe_resume,
7995#endif
7996 .shutdown = ixgbe_shutdown,
7997 .err_handler = &ixgbe_err_handler
7998};
7999
8000/**
8001 * ixgbe_init_module - Driver Registration Routine
8002 *
8003 * ixgbe_init_module is the first routine called when the driver is
8004 * loaded. All it does is register with the PCI subsystem.
8005 **/
8006static int __init ixgbe_init_module(void)
8007{
8008 int ret;
c7689578 8009 pr_info("%s - version %s\n", ixgbe_driver_string, ixgbe_driver_version);
849c4542 8010 pr_info("%s\n", ixgbe_copyright);
9a799d71 8011
5dd2d332 8012#ifdef CONFIG_IXGBE_DCA
bd0362dd 8013 dca_register_notify(&dca_notifier);
bd0362dd 8014#endif
5dd2d332 8015
9a799d71
AK		 8016 ret = pci_register_driver(&ixgbe_driver);
8017 return ret;
8018}
b4617240 8019
9a799d71
AK		 8020module_init(ixgbe_init_module);
8021
8022/**
8023 * ixgbe_exit_module - Driver Exit Cleanup Routine
8024 *
8025 * ixgbe_exit_module is called just before the driver is removed
8026 * from memory.
8027 **/
8028static void __exit ixgbe_exit_module(void)
8029{
5dd2d332 8030#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 8031 dca_unregister_notify(&dca_notifier);
8032#endif
9a799d71 8033 pci_unregister_driver(&ixgbe_driver);
1a51502b 8034 rcu_barrier(); /* Wait for completion of call_rcu()'s */
9a799d71 8035}
bd0362dd 8036
5dd2d332 8037#ifdef CONFIG_IXGBE_DCA
bd0362dd 8038static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
e8e9f696 8039 void *p)
bd0362dd
JC		 8040{
8041 int ret_val;
8042
8043 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
e8e9f696 8044 __ixgbe_notify_dca);
bd0362dd
JC		 8045
8046 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
8047}
b453368d 8048
5dd2d332 8049#endif /* CONFIG_IXGBE_DCA */
849c4542 8050
9a799d71
AK		 8051module_exit(ixgbe_exit_module);
8052
8053/* ixgbe_main.c */
ubuntu-zesty-kernel mirror