]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/net/ethernet/intel/ixgbe/ixgbe_main.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbevf: Fix multiple issues in ixgbevf_get/set_ringparam
[mirror_ubuntu-zesty-kernel.git] / drivers / net / ethernet / intel / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
94971820 4 Copyright(c) 1999 - 2012 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/types.h>
29#include <linux/module.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/vmalloc.h>
33#include <linux/string.h>
34#include <linux/in.h>
a6b7a407 35#include <linux/interrupt.h>
9a799d71
AK		 36#include <linux/ip.h>
37#include <linux/tcp.h>
897ab156 38#include <linux/sctp.h>
60127865 39#include <linux/pkt_sched.h>
9a799d71 40#include <linux/ipv6.h>
5a0e3ad6 41#include <linux/slab.h>
9a799d71
AK		 42#include <net/checksum.h>
43#include <net/ip6_checksum.h>
44#include <linux/ethtool.h>
01789349 45#include <linux/if.h>
9a799d71 46#include <linux/if_vlan.h>
70c71606 47#include <linux/prefetch.h>
eacd73f7 48#include <scsi/fc/fc_fcoe.h>
9a799d71
AK		 49
50#include "ixgbe.h"
51#include "ixgbe_common.h"
ee5f784a 52#include "ixgbe_dcb_82599.h"
1cdd1ec8 53#include "ixgbe_sriov.h"
9a799d71
AK		 54
55char ixgbe_driver_name[] = "ixgbe";
9c8eb720 56static const char ixgbe_driver_string[] =
e8e9f696 57 "Intel(R) 10 Gigabit PCI Express Network Driver";
8af3c33f 58#ifdef IXGBE_FCOE
ea81875a
NP		 59char ixgbe_default_device_descr[] =
60 "Intel(R) 10 Gigabit Network Connection";
8af3c33f
JK		 61#else
62static char ixgbe_default_device_descr[] =
63 "Intel(R) 10 Gigabit Network Connection";
64#endif
75e3d3c6 65#define MAJ 3
eef4560f
DS		 66#define MIN 9
67#define BUILD 15
75e3d3c6 68#define DRV_VERSION __stringify(MAJ) "." __stringify(MIN) "." \
a38a104d 69 __stringify(BUILD) "-k"
9c8eb720 70const char ixgbe_driver_version[] = DRV_VERSION;
a52055e0 71static const char ixgbe_copyright[] =
94971820 72 "Copyright (c) 1999-2012 Intel Corporation.";
9a799d71
AK		 73
74static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 75 [board_82598] = &ixgbe_82598_info,
e8e26350 76 [board_82599] = &ixgbe_82599_info,
fe15e8e1 77 [board_X540] = &ixgbe_X540_info,
9a799d71
AK		 78};
79
80/* ixgbe_pci_tbl - PCI Device ID Table
81 *
82 * Wildcard entries (PCI_ANY_ID) should come last
83 * Last entry must be all 0s
84 *
85 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
86 * Class, Class Mask, private data (not used) }
87 */
a3aa1884 88static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = {
54239c67
AD		 89 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598), board_82598 },
90 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT), board_82598 },
91 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT), board_82598 },
92 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT), board_82598 },
93 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2), board_82598 },
94 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4), board_82598 },
95 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT), board_82598 },
96 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT), board_82598 },
97 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM), board_82598 },
98 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR), board_82598 },
99 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM), board_82598 },
100 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX), board_82598 },
101 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4), board_82599 },
102 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM), board_82599 },
103 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR), board_82599 },
104 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP), board_82599 },
105 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM), board_82599 },
106 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ), board_82599 },
107 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4), board_82599 },
108 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_BACKPLANE_FCOE), board_82599 },
109 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_FCOE), board_82599 },
110 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM), board_82599 },
111 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE), board_82599 },
112 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540T), board_X540 },
113 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_SF2), board_82599 },
114 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_LS), board_82599 },
7d145282 115 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599EN_SFP), board_82599 },
9e791e4a 116 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_SF_QP), board_82599 },
9a799d71
AK		 117 /* required last entry */
118 {0, }
119};
120MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
121
5dd2d332 122#ifdef CONFIG_IXGBE_DCA
bd0362dd 123static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
e8e9f696 124 void *p);
bd0362dd
JC		 125static struct notifier_block dca_notifier = {
126 .notifier_call = ixgbe_notify_dca,
127 .next = NULL,
128 .priority = 0
129};
130#endif
131
1cdd1ec8
GR		 132#ifdef CONFIG_PCI_IOV
133static unsigned int max_vfs;
134module_param(max_vfs, uint, 0);
e8e9f696 135MODULE_PARM_DESC(max_vfs,
6b42a9c5 136 "Maximum number of virtual functions to allocate per physical function - default is zero and maximum value is 63");
1cdd1ec8
GR		 137#endif /* CONFIG_PCI_IOV */
138
8ef78adc
PWJ		 139static unsigned int allow_unsupported_sfp;
140module_param(allow_unsupported_sfp, uint, 0);
141MODULE_PARM_DESC(allow_unsupported_sfp,
142 "Allow unsupported and untested SFP+ modules on 82599-based adapters");
143
b3f4d599 144#define DEFAULT_MSG_ENABLE (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK)
145static int debug = -1;
146module_param(debug, int, 0);
147MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
148
9a799d71
AK		 149MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
150MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
151MODULE_LICENSE("GPL");
152MODULE_VERSION(DRV_VERSION);
153
7086400d
AD		 154static void ixgbe_service_event_schedule(struct ixgbe_adapter *adapter)
155{
156 if (!test_bit(__IXGBE_DOWN, &adapter->state) &&
157 !test_and_set_bit(__IXGBE_SERVICE_SCHED, &adapter->state))
158 schedule_work(&adapter->service_task);
159}
160
161static void ixgbe_service_event_complete(struct ixgbe_adapter *adapter)
162{
163 BUG_ON(!test_bit(__IXGBE_SERVICE_SCHED, &adapter->state));
164
52f33af8 165 /* flush memory to make sure state is correct before next watchdog */
7086400d
AD		 166 smp_mb__before_clear_bit();
167 clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state);
168}
169
dcd79aeb
TI		 170struct ixgbe_reg_info {
171 u32 ofs;
172 char *name;
173};
174
175static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = {
176
177 /* General Registers */
178 {IXGBE_CTRL, "CTRL"},
179 {IXGBE_STATUS, "STATUS"},
180 {IXGBE_CTRL_EXT, "CTRL_EXT"},
181
182 /* Interrupt Registers */
183 {IXGBE_EICR, "EICR"},
184
185 /* RX Registers */
186 {IXGBE_SRRCTL(0), "SRRCTL"},
187 {IXGBE_DCA_RXCTRL(0), "DRXCTL"},
188 {IXGBE_RDLEN(0), "RDLEN"},
189 {IXGBE_RDH(0), "RDH"},
190 {IXGBE_RDT(0), "RDT"},
191 {IXGBE_RXDCTL(0), "RXDCTL"},
192 {IXGBE_RDBAL(0), "RDBAL"},
193 {IXGBE_RDBAH(0), "RDBAH"},
194
195 /* TX Registers */
196 {IXGBE_TDBAL(0), "TDBAL"},
197 {IXGBE_TDBAH(0), "TDBAH"},
198 {IXGBE_TDLEN(0), "TDLEN"},
199 {IXGBE_TDH(0), "TDH"},
200 {IXGBE_TDT(0), "TDT"},
201 {IXGBE_TXDCTL(0), "TXDCTL"},
202
203 /* List Terminator */
204 {}
205};
206
207
208/*
209 * ixgbe_regdump - register printout routine
210 */
211static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo)
212{
213 int i = 0, j = 0;
214 char rname[16];
215 u32 regs[64];
216
217 switch (reginfo->ofs) {
218 case IXGBE_SRRCTL(0):
219 for (i = 0; i < 64; i++)
220 regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
221 break;
222 case IXGBE_DCA_RXCTRL(0):
223 for (i = 0; i < 64; i++)
224 regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
225 break;
226 case IXGBE_RDLEN(0):
227 for (i = 0; i < 64; i++)
228 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
229 break;
230 case IXGBE_RDH(0):
231 for (i = 0; i < 64; i++)
232 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
233 break;
234 case IXGBE_RDT(0):
235 for (i = 0; i < 64; i++)
236 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
237 break;
238 case IXGBE_RXDCTL(0):
239 for (i = 0; i < 64; i++)
240 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
241 break;
242 case IXGBE_RDBAL(0):
243 for (i = 0; i < 64; i++)
244 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
245 break;
246 case IXGBE_RDBAH(0):
247 for (i = 0; i < 64; i++)
248 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
249 break;
250 case IXGBE_TDBAL(0):
251 for (i = 0; i < 64; i++)
252 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
253 break;
254 case IXGBE_TDBAH(0):
255 for (i = 0; i < 64; i++)
256 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
257 break;
258 case IXGBE_TDLEN(0):
259 for (i = 0; i < 64; i++)
260 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
261 break;
262 case IXGBE_TDH(0):
263 for (i = 0; i < 64; i++)
264 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
265 break;
266 case IXGBE_TDT(0):
267 for (i = 0; i < 64; i++)
268 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
269 break;
270 case IXGBE_TXDCTL(0):
271 for (i = 0; i < 64; i++)
272 regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
273 break;
274 default:
c7689578 275 pr_info("%-15s %08x\n", reginfo->name,
dcd79aeb
TI		 276 IXGBE_READ_REG(hw, reginfo->ofs));
277 return;
278 }
279
280 for (i = 0; i < 8; i++) {
281 snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7);
c7689578 282 pr_err("%-15s", rname);
dcd79aeb 283 for (j = 0; j < 8; j++)
c7689578
JP		 284 pr_cont(" %08x", regs[i*8+j]);
285 pr_cont("\n");
dcd79aeb
TI		 286 }
287
288}
289
290/*
291 * ixgbe_dump - Print registers, tx-rings and rx-rings
292 */
293static void ixgbe_dump(struct ixgbe_adapter *adapter)
294{
295 struct net_device *netdev = adapter->netdev;
296 struct ixgbe_hw *hw = &adapter->hw;
297 struct ixgbe_reg_info *reginfo;
298 int n = 0;
299 struct ixgbe_ring *tx_ring;
729739b7 300 struct ixgbe_tx_buffer *tx_buffer;
dcd79aeb
TI		 301 union ixgbe_adv_tx_desc *tx_desc;
302 struct my_u0 { u64 a; u64 b; } *u0;
303 struct ixgbe_ring *rx_ring;
304 union ixgbe_adv_rx_desc *rx_desc;
305 struct ixgbe_rx_buffer *rx_buffer_info;
306 u32 staterr;
307 int i = 0;
308
309 if (!netif_msg_hw(adapter))
310 return;
311
312 /* Print netdevice Info */
313 if (netdev) {
314 dev_info(&adapter->pdev->dev, "Net device Info\n");
c7689578 315 pr_info("Device Name state "
dcd79aeb 316 "trans_start last_rx\n");
c7689578
JP		 317 pr_info("%-15s %016lX %016lX %016lX\n",
318 netdev->name,
319 netdev->state,
320 netdev->trans_start,
321 netdev->last_rx);
dcd79aeb
TI		 322 }
323
324 /* Print Registers */
325 dev_info(&adapter->pdev->dev, "Register Dump\n");
c7689578 326 pr_info(" Register Name Value\n");
dcd79aeb
TI		 327 for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl;
328 reginfo->name; reginfo++) {
329 ixgbe_regdump(hw, reginfo);
330 }
331
332 /* Print TX Ring Summary */
333 if (!netdev || !netif_running(netdev))
334 goto exit;
335
336 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
c7689578 337 pr_info("Queue [NTU] [NTC] [bi(ntc)->dma ] leng ntw timestamp\n");
dcd79aeb
TI		 338 for (n = 0; n < adapter->num_tx_queues; n++) {
339 tx_ring = adapter->tx_ring[n];
729739b7 340 tx_buffer = &tx_ring->tx_buffer_info[tx_ring->next_to_clean];
d3d00239 341 pr_info(" %5d %5X %5X %016llX %04X %p %016llX\n",
dcd79aeb 342 n, tx_ring->next_to_use, tx_ring->next_to_clean,
729739b7
AD		 343 (u64)dma_unmap_addr(tx_buffer, dma),
344 dma_unmap_len(tx_buffer, len),
345 tx_buffer->next_to_watch,
346 (u64)tx_buffer->time_stamp);
dcd79aeb
TI		 347 }
348
349 /* Print TX Rings */
350 if (!netif_msg_tx_done(adapter))
351 goto rx_ring_summary;
352
353 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
354
355 /* Transmit Descriptor Formats
356 *
357 * Advanced Transmit Descriptor
358 * +--------------------------------------------------------------+
359 * 0 | Buffer Address [63:0] |
360 * +--------------------------------------------------------------+
361 * 8 | PAYLEN | PORTS | IDX | STA | DCMD |DTYP | RSV | DTALEN |
362 * +--------------------------------------------------------------+
363 * 63 46 45 40 39 36 35 32 31 24 23 20 19 0
364 */
365
366 for (n = 0; n < adapter->num_tx_queues; n++) {
367 tx_ring = adapter->tx_ring[n];
c7689578
JP		 368 pr_info("------------------------------------\n");
369 pr_info("TX QUEUE INDEX = %d\n", tx_ring->queue_index);
370 pr_info("------------------------------------\n");
371 pr_info("T [desc] [address 63:0 ] "
dcd79aeb
TI		 372 "[PlPOIdStDDt Ln] [bi->dma ] "
373 "leng ntw timestamp bi->skb\n");
374
375 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
e4f74028 376 tx_desc = IXGBE_TX_DESC(tx_ring, i);
729739b7 377 tx_buffer = &tx_ring->tx_buffer_info[i];
dcd79aeb 378 u0 = (struct my_u0 *)tx_desc;
c7689578 379 pr_info("T [0x%03X] %016llX %016llX %016llX"
d3d00239 380 " %04X %p %016llX %p", i,
dcd79aeb
TI		 381 le64_to_cpu(u0->a),
382 le64_to_cpu(u0->b),
729739b7
AD		 383 (u64)dma_unmap_addr(tx_buffer, dma),
384 dma_unmap_len(tx_buffer, len),
385 tx_buffer->next_to_watch,
386 (u64)tx_buffer->time_stamp,
387 tx_buffer->skb);
dcd79aeb
TI		 388 if (i == tx_ring->next_to_use &&
389 i == tx_ring->next_to_clean)
c7689578 390 pr_cont(" NTC/U\n");
dcd79aeb 391 else if (i == tx_ring->next_to_use)
c7689578 392 pr_cont(" NTU\n");
dcd79aeb 393 else if (i == tx_ring->next_to_clean)
c7689578 394 pr_cont(" NTC\n");
dcd79aeb 395 else
c7689578 396 pr_cont("\n");
dcd79aeb
TI		 397
398 if (netif_msg_pktdata(adapter) &&
729739b7 399 dma_unmap_len(tx_buffer, len) != 0)
dcd79aeb
TI		 400 print_hex_dump(KERN_INFO, "",
401 DUMP_PREFIX_ADDRESS, 16, 1,
729739b7
AD		 402 phys_to_virt(dma_unmap_addr(tx_buffer,
403 dma)),
404 dma_unmap_len(tx_buffer, len),
405 true);
dcd79aeb
TI		 406 }
407 }
408
409 /* Print RX Rings Summary */
410rx_ring_summary:
411 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
c7689578 412 pr_info("Queue [NTU] [NTC]\n");
dcd79aeb
TI		 413 for (n = 0; n < adapter->num_rx_queues; n++) {
414 rx_ring = adapter->rx_ring[n];
c7689578
JP		 415 pr_info("%5d %5X %5X\n",
416 n, rx_ring->next_to_use, rx_ring->next_to_clean);
dcd79aeb
TI		 417 }
418
419 /* Print RX Rings */
420 if (!netif_msg_rx_status(adapter))
421 goto exit;
422
423 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
424
425 /* Advanced Receive Descriptor (Read) Format
426 * 63 1 0
427 * +-----------------------------------------------------+
428 * 0 | Packet Buffer Address [63:1] |A0/NSE|
429 * +----------------------------------------------+------+
430 * 8 | Header Buffer Address [63:1] | DD |
431 * +-----------------------------------------------------+
432 *
433 *
434 * Advanced Receive Descriptor (Write-Back) Format
435 *
436 * 63 48 47 32 31 30 21 20 16 15 4 3 0
437 * +------------------------------------------------------+
438 * 0 | Packet IP |SPH| HDR_LEN | RSV|Packet| RSS |
439 * | Checksum Ident | | | | Type | Type |
440 * +------------------------------------------------------+
441 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
442 * +------------------------------------------------------+
443 * 63 48 47 32 31 20 19 0
444 */
445 for (n = 0; n < adapter->num_rx_queues; n++) {
446 rx_ring = adapter->rx_ring[n];
c7689578
JP		 447 pr_info("------------------------------------\n");
448 pr_info("RX QUEUE INDEX = %d\n", rx_ring->queue_index);
449 pr_info("------------------------------------\n");
450 pr_info("R [desc] [ PktBuf A0] "
dcd79aeb
TI		 451 "[ HeadBuf DD] [bi->dma ] [bi->skb] "
452 "<-- Adv Rx Read format\n");
c7689578 453 pr_info("RWB[desc] [PcsmIpSHl PtRs] "
dcd79aeb
TI		 454 "[vl er S cks ln] ---------------- [bi->skb] "
455 "<-- Adv Rx Write-Back format\n");
456
457 for (i = 0; i < rx_ring->count; i++) {
458 rx_buffer_info = &rx_ring->rx_buffer_info[i];
e4f74028 459 rx_desc = IXGBE_RX_DESC(rx_ring, i);
dcd79aeb
TI		 460 u0 = (struct my_u0 *)rx_desc;
461 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
462 if (staterr & IXGBE_RXD_STAT_DD) {
463 /* Descriptor Done */
c7689578 464 pr_info("RWB[0x%03X] %016llX "
dcd79aeb
TI		 465 "%016llX ---------------- %p", i,
466 le64_to_cpu(u0->a),
467 le64_to_cpu(u0->b),
468 rx_buffer_info->skb);
469 } else {
c7689578 470 pr_info("R [0x%03X] %016llX "
dcd79aeb
TI		 471 "%016llX %016llX %p", i,
472 le64_to_cpu(u0->a),
473 le64_to_cpu(u0->b),
474 (u64)rx_buffer_info->dma,
475 rx_buffer_info->skb);
476
477 if (netif_msg_pktdata(adapter)) {
478 print_hex_dump(KERN_INFO, "",
479 DUMP_PREFIX_ADDRESS, 16, 1,
480 phys_to_virt(rx_buffer_info->dma),
f800326d 481 ixgbe_rx_bufsz(rx_ring), true);
dcd79aeb
TI		 482 }
483 }
484
485 if (i == rx_ring->next_to_use)
c7689578 486 pr_cont(" NTU\n");
dcd79aeb 487 else if (i == rx_ring->next_to_clean)
c7689578 488 pr_cont(" NTC\n");
dcd79aeb 489 else
c7689578 490 pr_cont("\n");
dcd79aeb
TI		 491
492 }
493 }
494
495exit:
496 return;
497}
498
5eba3699
AV		 499static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
500{
501 u32 ctrl_ext;
502
503 /* Let firmware take over control of h/w */
504 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
505 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 506 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 507}
508
509static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
510{
511 u32 ctrl_ext;
512
513 /* Let firmware know the driver has taken over */
514 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
515 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 516 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 517}
9a799d71 518
49ce9c2c 519/**
e8e26350
PW		 520 * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors
521 * @adapter: pointer to adapter struct
522 * @direction: 0 for Rx, 1 for Tx, -1 for other causes
523 * @queue: queue to map the corresponding interrupt to
524 * @msix_vector: the vector to map to the corresponding queue
525 *
526 */
527static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction,
e8e9f696 528 u8 queue, u8 msix_vector)
9a799d71
AK		 529{
530 u32 ivar, index;
e8e26350
PW		 531 struct ixgbe_hw *hw = &adapter->hw;
532 switch (hw->mac.type) {
533 case ixgbe_mac_82598EB:
534 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
535 if (direction == -1)
536 direction = 0;
537 index = (((direction * 64) + queue) >> 2) & 0x1F;
538 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index));
539 ivar &= ~(0xFF << (8 * (queue & 0x3)));
540 ivar |= (msix_vector << (8 * (queue & 0x3)));
541 IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar);
542 break;
543 case ixgbe_mac_82599EB:
b93a2226 544 case ixgbe_mac_X540:
e8e26350
PW		 545 if (direction == -1) {
546 /* other causes */
547 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
548 index = ((queue & 1) * 8);
549 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC);
550 ivar &= ~(0xFF << index);
551 ivar |= (msix_vector << index);
552 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar);
553 break;
554 } else {
555 /* tx or rx causes */
556 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
557 index = ((16 * (queue & 1)) + (8 * direction));
558 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
559 ivar &= ~(0xFF << index);
560 ivar |= (msix_vector << index);
561 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar);
562 break;
563 }
564 default:
565 break;
566 }
9a799d71
AK		 567}
568
fe49f04a 569static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter,
e8e9f696 570 u64 qmask)
fe49f04a
AD		 571{
572 u32 mask;
573
bd508178
AD		 574 switch (adapter->hw.mac.type) {
575 case ixgbe_mac_82598EB:
fe49f04a
AD		 576 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
577 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
bd508178
AD		 578 break;
579 case ixgbe_mac_82599EB:
b93a2226 580 case ixgbe_mac_X540:
fe49f04a
AD		 581 mask = (qmask & 0xFFFFFFFF);
582 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask);
583 mask = (qmask >> 32);
584 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask);
bd508178
AD		 585 break;
586 default:
587 break;
fe49f04a
AD		 588 }
589}
590
729739b7
AD		 591void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *ring,
592 struct ixgbe_tx_buffer *tx_buffer)
9a799d71 593{
729739b7
AD		 594 if (tx_buffer->skb) {
595 dev_kfree_skb_any(tx_buffer->skb);
596 if (dma_unmap_len(tx_buffer, len))
d3d00239 597 dma_unmap_single(ring->dev,
729739b7
AD		 598 dma_unmap_addr(tx_buffer, dma),
599 dma_unmap_len(tx_buffer, len),
600 DMA_TO_DEVICE);
601 } else if (dma_unmap_len(tx_buffer, len)) {
602 dma_unmap_page(ring->dev,
603 dma_unmap_addr(tx_buffer, dma),
604 dma_unmap_len(tx_buffer, len),
605 DMA_TO_DEVICE);
e5a43549 606 }
729739b7
AD		 607 tx_buffer->next_to_watch = NULL;
608 tx_buffer->skb = NULL;
609 dma_unmap_len_set(tx_buffer, len, 0);
610 /* tx_buffer must be completely set up in the transmit path */
9a799d71
AK		 611}
612
943561d3 613static void ixgbe_update_xoff_rx_lfc(struct ixgbe_adapter *adapter)
c84d324c
JF		 614{
615 struct ixgbe_hw *hw = &adapter->hw;
616 struct ixgbe_hw_stats *hwstats = &adapter->stats;
c84d324c 617 int i;
943561d3 618 u32 data;
c84d324c 619
943561d3
AD		 620 if ((hw->fc.current_mode != ixgbe_fc_full) &&
621 (hw->fc.current_mode != ixgbe_fc_rx_pause))
622 return;
c84d324c 623
943561d3
AD		 624 switch (hw->mac.type) {
625 case ixgbe_mac_82598EB:
626 data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
627 break;
628 default:
629 data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
630 }
631 hwstats->lxoffrxc += data;
c84d324c 632
943561d3
AD		 633 /* refill credits (no tx hang) if we received xoff */
634 if (!data)
c84d324c 635 return;
943561d3
AD		 636
637 for (i = 0; i < adapter->num_tx_queues; i++)
638 clear_bit(__IXGBE_HANG_CHECK_ARMED,
639 &adapter->tx_ring[i]->state);
640}
641
642static void ixgbe_update_xoff_received(struct ixgbe_adapter *adapter)
643{
644 struct ixgbe_hw *hw = &adapter->hw;
645 struct ixgbe_hw_stats *hwstats = &adapter->stats;
646 u32 xoff[8] = {0};
647 int i;
648 bool pfc_en = adapter->dcb_cfg.pfc_mode_enable;
649
650 if (adapter->ixgbe_ieee_pfc)
651 pfc_en |= !!(adapter->ixgbe_ieee_pfc->pfc_en);
652
653 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED) || !pfc_en) {
654 ixgbe_update_xoff_rx_lfc(adapter);
c84d324c 655 return;
943561d3 656 }
c84d324c
JF		 657
658 /* update stats for each tc, only valid with PFC enabled */
659 for (i = 0; i < MAX_TX_PACKET_BUFFERS; i++) {
660 switch (hw->mac.type) {
661 case ixgbe_mac_82598EB:
662 xoff[i] = IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
bd508178 663 break;
c84d324c
JF		 664 default:
665 xoff[i] = IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
26f23d82 666 }
c84d324c
JF		 667 hwstats->pxoffrxc[i] += xoff[i];
668 }
669
670 /* disarm tx queues that have received xoff frames */
671 for (i = 0; i < adapter->num_tx_queues; i++) {
672 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
fb5475ff 673 u8 tc = tx_ring->dcb_tc;
c84d324c
JF		 674
675 if (xoff[tc])
676 clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state);
26f23d82 677 }
26f23d82
YZ		 678}
679
c84d324c 680static u64 ixgbe_get_tx_completed(struct ixgbe_ring *ring)
9a799d71 681{
7d7ce682 682 return ring->stats.packets;
c84d324c
JF		 683}
684
685static u64 ixgbe_get_tx_pending(struct ixgbe_ring *ring)
686{
687 struct ixgbe_adapter *adapter = netdev_priv(ring->netdev);
e01c31a5 688 struct ixgbe_hw *hw = &adapter->hw;
e01c31a5 689
c84d324c
JF		 690 u32 head = IXGBE_READ_REG(hw, IXGBE_TDH(ring->reg_idx));
691 u32 tail = IXGBE_READ_REG(hw, IXGBE_TDT(ring->reg_idx));
692
693 if (head != tail)
694 return (head < tail) ?
695 tail - head : (tail + ring->count - head);
696
697 return 0;
698}
699
700static inline bool ixgbe_check_tx_hang(struct ixgbe_ring *tx_ring)
701{
702 u32 tx_done = ixgbe_get_tx_completed(tx_ring);
703 u32 tx_done_old = tx_ring->tx_stats.tx_done_old;
704 u32 tx_pending = ixgbe_get_tx_pending(tx_ring);
705 bool ret = false;
706
7d637bcc 707 clear_check_for_tx_hang(tx_ring);
c84d324c
JF		 708
709 /*
710 * Check for a hung queue, but be thorough. This verifies
711 * that a transmit has been completed since the previous
712 * check AND there is at least one packet pending. The
713 * ARMED bit is set to indicate a potential hang. The
714 * bit is cleared if a pause frame is received to remove
715 * false hang detection due to PFC or 802.3x frames. By
716 * requiring this to fail twice we avoid races with
717 * pfc clearing the ARMED bit and conditions where we
718 * run the check_tx_hang logic with a transmit completion
719 * pending but without time to complete it yet.
720 */
721 if ((tx_done_old == tx_done) && tx_pending) {
722 /* make sure it is true for two checks in a row */
723 ret = test_and_set_bit(__IXGBE_HANG_CHECK_ARMED,
724 &tx_ring->state);
725 } else {
726 /* update completed stats and continue */
727 tx_ring->tx_stats.tx_done_old = tx_done;
728 /* reset the countdown */
729 clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state);
9a799d71
AK		 730 }
731
c84d324c 732 return ret;
9a799d71
AK		 733}
734
c83c6cbd
AD		 735/**
736 * ixgbe_tx_timeout_reset - initiate reset due to Tx timeout
737 * @adapter: driver private struct
738 **/
739static void ixgbe_tx_timeout_reset(struct ixgbe_adapter *adapter)
740{
741
742 /* Do the reset outside of interrupt context */
743 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
744 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
745 ixgbe_service_event_schedule(adapter);
746 }
747}
e01c31a5 748
9a799d71
AK		 749/**
750 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
fe49f04a 751 * @q_vector: structure containing interrupt and ring information
e01c31a5 752 * @tx_ring: tx ring to clean
9a799d71 753 **/
fe49f04a 754static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 755 struct ixgbe_ring *tx_ring)
9a799d71 756{
fe49f04a 757 struct ixgbe_adapter *adapter = q_vector->adapter;
d3d00239
AD		 758 struct ixgbe_tx_buffer *tx_buffer;
759 union ixgbe_adv_tx_desc *tx_desc;
e01c31a5 760 unsigned int total_bytes = 0, total_packets = 0;
59224555 761 unsigned int budget = q_vector->tx.work_limit;
729739b7
AD		 762 unsigned int i = tx_ring->next_to_clean;
763
764 if (test_bit(__IXGBE_DOWN, &adapter->state))
765 return true;
9a799d71 766
d3d00239 767 tx_buffer = &tx_ring->tx_buffer_info[i];
e4f74028 768 tx_desc = IXGBE_TX_DESC(tx_ring, i);
729739b7 769 i -= tx_ring->count;
12207e49 770
729739b7 771 do {
d3d00239
AD		 772 union ixgbe_adv_tx_desc *eop_desc = tx_buffer->next_to_watch;
773
774 /* if next_to_watch is not set then there is no work pending */
775 if (!eop_desc)
776 break;
777
7f83a9e6
AD		 778 /* prevent any other reads prior to eop_desc */
779 rmb();
780
d3d00239
AD		 781 /* if DD is not set pending work has not been completed */
782 if (!(eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)))
783 break;
8ad494b0 784
d3d00239
AD		 785 /* clear next_to_watch to prevent false hangs */
786 tx_buffer->next_to_watch = NULL;
8ad494b0 787
091a6246
AD		 788 /* update the statistics for this packet */
789 total_bytes += tx_buffer->bytecount;
790 total_packets += tx_buffer->gso_segs;
791
3a6a4eda 792#ifdef CONFIG_IXGBE_PTP
0ede4a60
JK		 793 if (unlikely(tx_buffer->tx_flags & IXGBE_TX_FLAGS_TSTAMP))
794 ixgbe_ptp_tx_hwtstamp(q_vector, tx_buffer->skb);
3a6a4eda 795#endif
0ede4a60 796
fd0db0ed
AD		 797 /* free the skb */
798 dev_kfree_skb_any(tx_buffer->skb);
799
729739b7
AD		 800 /* unmap skb header data */
801 dma_unmap_single(tx_ring->dev,
802 dma_unmap_addr(tx_buffer, dma),
803 dma_unmap_len(tx_buffer, len),
804 DMA_TO_DEVICE);
805
fd0db0ed
AD		 806 /* clear tx_buffer data */
807 tx_buffer->skb = NULL;
729739b7 808 dma_unmap_len_set(tx_buffer, len, 0);
fd0db0ed 809
729739b7
AD		 810 /* unmap remaining buffers */
811 while (tx_desc != eop_desc) {
d3d00239
AD		 812 tx_buffer++;
813 tx_desc++;
8ad494b0 814 i++;
729739b7
AD		 815 if (unlikely(!i)) {
816 i -= tx_ring->count;
d3d00239 817 tx_buffer = tx_ring->tx_buffer_info;
e4f74028 818 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
e092be60 819 }
e01c31a5 820
729739b7
AD		 821 /* unmap any remaining paged data */
822 if (dma_unmap_len(tx_buffer, len)) {
823 dma_unmap_page(tx_ring->dev,
824 dma_unmap_addr(tx_buffer, dma),
825 dma_unmap_len(tx_buffer, len),
826 DMA_TO_DEVICE);
827 dma_unmap_len_set(tx_buffer, len, 0);
828 }
829 }
830
831 /* move us one more past the eop_desc for start of next pkt */
832 tx_buffer++;
833 tx_desc++;
834 i++;
835 if (unlikely(!i)) {
836 i -= tx_ring->count;
837 tx_buffer = tx_ring->tx_buffer_info;
838 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
839 }
840
841 /* issue prefetch for next Tx descriptor */
842 prefetch(tx_desc);
12207e49 843
729739b7
AD		 844 /* update budget accounting */
845 budget--;
846 } while (likely(budget));
847
848 i += tx_ring->count;
9a799d71 849 tx_ring->next_to_clean = i;
d3d00239 850 u64_stats_update_begin(&tx_ring->syncp);
b953799e 851 tx_ring->stats.bytes += total_bytes;
bd198058 852 tx_ring->stats.packets += total_packets;
d3d00239 853 u64_stats_update_end(&tx_ring->syncp);
bd198058
AD		 854 q_vector->tx.total_bytes += total_bytes;
855 q_vector->tx.total_packets += total_packets;
b953799e 856
c84d324c
JF		 857 if (check_for_tx_hang(tx_ring) && ixgbe_check_tx_hang(tx_ring)) {
858 /* schedule immediate reset if we believe we hung */
859 struct ixgbe_hw *hw = &adapter->hw;
c84d324c
JF		 860 e_err(drv, "Detected Tx Unit Hang\n"
861 " Tx Queue <%d>\n"
862 " TDH, TDT <%x>, <%x>\n"
863 " next_to_use <%x>\n"
864 " next_to_clean <%x>\n"
865 "tx_buffer_info[next_to_clean]\n"
866 " time_stamp <%lx>\n"
867 " jiffies <%lx>\n",
868 tx_ring->queue_index,
869 IXGBE_READ_REG(hw, IXGBE_TDH(tx_ring->reg_idx)),
870 IXGBE_READ_REG(hw, IXGBE_TDT(tx_ring->reg_idx)),
d3d00239
AD		 871 tx_ring->next_to_use, i,
872 tx_ring->tx_buffer_info[i].time_stamp, jiffies);
c84d324c
JF		 873
874 netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
875
876 e_info(probe,
877 "tx hang %d detected on queue %d, resetting adapter\n",
878 adapter->tx_timeout_count + 1, tx_ring->queue_index);
879
b953799e 880 /* schedule immediate reset if we believe we hung */
c83c6cbd 881 ixgbe_tx_timeout_reset(adapter);
b953799e
AD		 882
883 /* the adapter is about to reset, no point in enabling stuff */
59224555 884 return true;
b953799e 885 }
9a799d71 886
b2d96e0a
AD		 887 netdev_tx_completed_queue(txring_txq(tx_ring),
888 total_packets, total_bytes);
889
e092be60 890#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
30065e63 891 if (unlikely(total_packets && netif_carrier_ok(tx_ring->netdev) &&
7d4987de 892 (ixgbe_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 893 /* Make sure that anybody stopping the queue after this
894 * sees the new next_to_clean.
895 */
896 smp_mb();
729739b7
AD		 897 if (__netif_subqueue_stopped(tx_ring->netdev,
898 tx_ring->queue_index)
899 && !test_bit(__IXGBE_DOWN, &adapter->state)) {
900 netif_wake_subqueue(tx_ring->netdev,
901 tx_ring->queue_index);
5b7da515 902 ++tx_ring->tx_stats.restart_queue;
30eba97a 903 }
e092be60 904 }
9a799d71 905
59224555 906 return !!budget;
9a799d71
AK		 907}
908
5dd2d332 909#ifdef CONFIG_IXGBE_DCA
bdda1a61
AD		 910static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
911 struct ixgbe_ring *tx_ring,
33cf09c9 912 int cpu)
bd0362dd 913{
33cf09c9 914 struct ixgbe_hw *hw = &adapter->hw;
bdda1a61
AD		 915 u32 txctrl = dca3_get_tag(tx_ring->dev, cpu);
916 u16 reg_offset;
33cf09c9 917
33cf09c9
AD		 918 switch (hw->mac.type) {
919 case ixgbe_mac_82598EB:
bdda1a61 920 reg_offset = IXGBE_DCA_TXCTRL(tx_ring->reg_idx);
33cf09c9
AD		 921 break;
922 case ixgbe_mac_82599EB:
b93a2226 923 case ixgbe_mac_X540:
bdda1a61
AD		 924 reg_offset = IXGBE_DCA_TXCTRL_82599(tx_ring->reg_idx);
925 txctrl <<= IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599;
33cf09c9
AD		 926 break;
927 default:
bdda1a61
AD		 928 /* for unknown hardware do not write register */
929 return;
bd0362dd 930 }
bdda1a61
AD		 931
932 /*
933 * We can enable relaxed ordering for reads, but not writes when
934 * DCA is enabled. This is due to a known issue in some chipsets
935 * which will cause the DCA tag to be cleared.
936 */
937 txctrl |= IXGBE_DCA_TXCTRL_DESC_RRO_EN |
938 IXGBE_DCA_TXCTRL_DATA_RRO_EN |
939 IXGBE_DCA_TXCTRL_DESC_DCA_EN;
940
941 IXGBE_WRITE_REG(hw, reg_offset, txctrl);
bd0362dd
JC		 942}
943
bdda1a61
AD		 944static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
945 struct ixgbe_ring *rx_ring,
33cf09c9 946 int cpu)
bd0362dd 947{
33cf09c9 948 struct ixgbe_hw *hw = &adapter->hw;
bdda1a61
AD		 949 u32 rxctrl = dca3_get_tag(rx_ring->dev, cpu);
950 u8 reg_idx = rx_ring->reg_idx;
951
33cf09c9
AD		 952
953 switch (hw->mac.type) {
33cf09c9 954 case ixgbe_mac_82599EB:
b93a2226 955 case ixgbe_mac_X540:
bdda1a61 956 rxctrl <<= IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599;
33cf09c9
AD		 957 break;
958 default:
959 break;
960 }
bdda1a61
AD		 961
962 /*
963 * We can enable relaxed ordering for reads, but not writes when
964 * DCA is enabled. This is due to a known issue in some chipsets
965 * which will cause the DCA tag to be cleared.
966 */
967 rxctrl |= IXGBE_DCA_RXCTRL_DESC_RRO_EN |
968 IXGBE_DCA_RXCTRL_DATA_DCA_EN |
969 IXGBE_DCA_RXCTRL_DESC_DCA_EN;
970
971 IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(reg_idx), rxctrl);
33cf09c9
AD		 972}
973
974static void ixgbe_update_dca(struct ixgbe_q_vector *q_vector)
975{
976 struct ixgbe_adapter *adapter = q_vector->adapter;
efe3d3c8 977 struct ixgbe_ring *ring;
bd0362dd 978 int cpu = get_cpu();
bd0362dd 979
33cf09c9
AD		 980 if (q_vector->cpu == cpu)
981 goto out_no_update;
982
a557928e 983 ixgbe_for_each_ring(ring, q_vector->tx)
efe3d3c8 984 ixgbe_update_tx_dca(adapter, ring, cpu);
33cf09c9 985
a557928e 986 ixgbe_for_each_ring(ring, q_vector->rx)
efe3d3c8 987 ixgbe_update_rx_dca(adapter, ring, cpu);
33cf09c9
AD		 988
989 q_vector->cpu = cpu;
990out_no_update:
bd0362dd
JC		 991 put_cpu();
992}
993
994static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
995{
996 int i;
997
998 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
999 return;
1000
e35ec126
AD		 1001 /* always use CB2 mode, difference is masked in the CB driver */
1002 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
1003
49c7ffbe 1004 for (i = 0; i < adapter->num_q_vectors; i++) {
33cf09c9
AD		 1005 adapter->q_vector[i]->cpu = -1;
1006 ixgbe_update_dca(adapter->q_vector[i]);
bd0362dd
JC		 1007 }
1008}
1009
1010static int __ixgbe_notify_dca(struct device *dev, void *data)
1011{
c60fbb00 1012 struct ixgbe_adapter *adapter = dev_get_drvdata(dev);
bd0362dd
JC		 1013 unsigned long event = *(unsigned long *)data;
1014
2a72c31e 1015 if (!(adapter->flags & IXGBE_FLAG_DCA_CAPABLE))
33cf09c9
AD		 1016 return 0;
1017
bd0362dd
JC		 1018 switch (event) {
1019 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 1020 /* if we're already enabled, don't do it again */
1021 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
1022 break;
652f093f 1023 if (dca_add_requester(dev) == 0) {
96b0e0f6 1024 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 1025 ixgbe_setup_dca(adapter);
1026 break;
1027 }
1028 /* Fall Through since DCA is disabled. */
1029 case DCA_PROVIDER_REMOVE:
1030 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
1031 dca_remove_requester(dev);
1032 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
1033 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
1034 }
1035 break;
1036 }
1037
652f093f 1038 return 0;
bd0362dd 1039}
67a74ee2 1040
bdda1a61 1041#endif /* CONFIG_IXGBE_DCA */
8a0da21b
AD		 1042static inline void ixgbe_rx_hash(struct ixgbe_ring *ring,
1043 union ixgbe_adv_rx_desc *rx_desc,
67a74ee2
ET		 1044 struct sk_buff *skb)
1045{
8a0da21b
AD		 1046 if (ring->netdev->features & NETIF_F_RXHASH)
1047 skb->rxhash = le32_to_cpu(rx_desc->wb.lower.hi_dword.rss);
67a74ee2
ET		 1048}
1049
f800326d 1050#ifdef IXGBE_FCOE
ff886dfc
AD		 1051/**
1052 * ixgbe_rx_is_fcoe - check the rx desc for incoming pkt type
57efd44c 1053 * @ring: structure containing ring specific data
ff886dfc
AD		 1054 * @rx_desc: advanced rx descriptor
1055 *
1056 * Returns : true if it is FCoE pkt
1057 */
57efd44c 1058static inline bool ixgbe_rx_is_fcoe(struct ixgbe_ring *ring,
ff886dfc
AD		 1059 union ixgbe_adv_rx_desc *rx_desc)
1060{
1061 __le16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1062
57efd44c 1063 return test_bit(__IXGBE_RX_FCOE, &ring->state) &&
ff886dfc
AD		 1064 ((pkt_info & cpu_to_le16(IXGBE_RXDADV_PKTTYPE_ETQF_MASK)) ==
1065 (cpu_to_le16(IXGBE_ETQF_FILTER_FCOE <<
1066 IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT)));
1067}
1068
f800326d 1069#endif /* IXGBE_FCOE */
e59bd25d
AV		 1070/**
1071 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
8a0da21b
AD		 1072 * @ring: structure containing ring specific data
1073 * @rx_desc: current Rx descriptor being processed
e59bd25d
AV		 1074 * @skb: skb currently being received and modified
1075 **/
8a0da21b 1076static inline void ixgbe_rx_checksum(struct ixgbe_ring *ring,
8bae1b2b 1077 union ixgbe_adv_rx_desc *rx_desc,
f56e0cb1 1078 struct sk_buff *skb)
9a799d71 1079{
8a0da21b 1080 skb_checksum_none_assert(skb);
9a799d71 1081
712744be 1082 /* Rx csum disabled */
8a0da21b 1083 if (!(ring->netdev->features & NETIF_F_RXCSUM))
9a799d71 1084 return;
e59bd25d
AV		 1085
1086 /* if IP and error */
f56e0cb1
AD		 1087 if (ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_IPCS) &&
1088 ixgbe_test_staterr(rx_desc, IXGBE_RXDADV_ERR_IPE)) {
8a0da21b 1089 ring->rx_stats.csum_err++;
9a799d71
AK		 1090 return;
1091 }
e59bd25d 1092
f56e0cb1 1093 if (!ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_L4CS))
e59bd25d
AV		 1094 return;
1095
f56e0cb1 1096 if (ixgbe_test_staterr(rx_desc, IXGBE_RXDADV_ERR_TCPE)) {
f800326d 1097 __le16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
8bae1b2b
DS		 1098
1099 /*
1100 * 82599 errata, UDP frames with a 0 checksum can be marked as
1101 * checksum errors.
1102 */
8a0da21b
AD		 1103 if ((pkt_info & cpu_to_le16(IXGBE_RXDADV_PKTTYPE_UDP)) &&
1104 test_bit(__IXGBE_RX_CSUM_UDP_ZERO_ERR, &ring->state))
8bae1b2b
DS		 1105 return;
1106
8a0da21b 1107 ring->rx_stats.csum_err++;
e59bd25d
AV		 1108 return;
1109 }
1110
9a799d71 1111 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 1112 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 1113}
1114
84ea2591 1115static inline void ixgbe_release_rx_desc(struct ixgbe_ring *rx_ring, u32 val)
e8e26350 1116{
f56e0cb1 1117 rx_ring->next_to_use = val;
f800326d
AD		 1118
1119 /* update next to alloc since we have filled the ring */
1120 rx_ring->next_to_alloc = val;
e8e26350
PW		 1121 /*
1122 * Force memory writes to complete before letting h/w
1123 * know there are new descriptors to fetch. (Only
1124 * applicable for weak-ordered memory model archs,
1125 * such as IA-64).
1126 */
1127 wmb();
84ea2591 1128 writel(val, rx_ring->tail);
e8e26350
PW		 1129}
1130
f990b79b
AD		 1131static bool ixgbe_alloc_mapped_page(struct ixgbe_ring *rx_ring,
1132 struct ixgbe_rx_buffer *bi)
1133{
1134 struct page *page = bi->page;
f800326d 1135 dma_addr_t dma = bi->dma;
f990b79b 1136
f800326d
AD		 1137 /* since we are recycling buffers we should seldom need to alloc */
1138 if (likely(dma))
f990b79b
AD		 1139 return true;
1140
f800326d
AD		 1141 /* alloc new page for storage */
1142 if (likely(!page)) {
8633c084 1143 page = alloc_pages(GFP_ATOMIC | __GFP_COLD | __GFP_COMP,
f800326d 1144 ixgbe_rx_pg_order(rx_ring));
f990b79b
AD		 1145 if (unlikely(!page)) {
1146 rx_ring->rx_stats.alloc_rx_page_failed++;
1147 return false;
1148 }
f800326d 1149 bi->page = page;
f990b79b
AD		 1150 }
1151
f800326d
AD		 1152 /* map page for use */
1153 dma = dma_map_page(rx_ring->dev, page, 0,
1154 ixgbe_rx_pg_size(rx_ring), DMA_FROM_DEVICE);
1155
1156 /*
1157 * if mapping failed free memory back to system since
1158 * there isn't much point in holding memory we can't use
1159 */
1160 if (dma_mapping_error(rx_ring->dev, dma)) {
dd411ec4 1161 __free_pages(page, ixgbe_rx_pg_order(rx_ring));
f800326d 1162 bi->page = NULL;
f990b79b 1163
f990b79b
AD		 1164 rx_ring->rx_stats.alloc_rx_page_failed++;
1165 return false;
1166 }
1167
f800326d
AD		 1168 bi->dma = dma;
1169 bi->page_offset ^= ixgbe_rx_bufsz(rx_ring);
1170
f990b79b
AD		 1171 return true;
1172}
1173
9a799d71 1174/**
f990b79b 1175 * ixgbe_alloc_rx_buffers - Replace used receive buffers
fc77dc3c
AD		 1176 * @rx_ring: ring to place buffers on
1177 * @cleaned_count: number of buffers to replace
9a799d71 1178 **/
fc77dc3c 1179void ixgbe_alloc_rx_buffers(struct ixgbe_ring *rx_ring, u16 cleaned_count)
9a799d71 1180{
9a799d71 1181 union ixgbe_adv_rx_desc *rx_desc;
3a581073 1182 struct ixgbe_rx_buffer *bi;
d5f398ed 1183 u16 i = rx_ring->next_to_use;
9a799d71 1184
f800326d
AD		 1185 /* nothing to do */
1186 if (!cleaned_count)
fc77dc3c
AD		 1187 return;
1188
e4f74028 1189 rx_desc = IXGBE_RX_DESC(rx_ring, i);
f990b79b
AD		 1190 bi = &rx_ring->rx_buffer_info[i];
1191 i -= rx_ring->count;
9a799d71 1192
f800326d
AD		 1193 do {
1194 if (!ixgbe_alloc_mapped_page(rx_ring, bi))
f990b79b 1195 break;
d5f398ed 1196
f800326d
AD		 1197 /*
1198 * Refresh the desc even if buffer_addrs didn't change
1199 * because each write-back erases this info.
1200 */
1201 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma + bi->page_offset);
9a799d71 1202
f990b79b
AD		 1203 rx_desc++;
1204 bi++;
9a799d71 1205 i++;
f990b79b 1206 if (unlikely(!i)) {
e4f74028 1207 rx_desc = IXGBE_RX_DESC(rx_ring, 0);
f990b79b
AD		 1208 bi = rx_ring->rx_buffer_info;
1209 i -= rx_ring->count;
1210 }
1211
1212 /* clear the hdr_addr for the next_to_use descriptor */
1213 rx_desc->read.hdr_addr = 0;
f800326d
AD		 1214
1215 cleaned_count--;
1216 } while (cleaned_count);
7c6e0a43 1217
f990b79b
AD		 1218 i += rx_ring->count;
1219
f56e0cb1 1220 if (rx_ring->next_to_use != i)
84ea2591 1221 ixgbe_release_rx_desc(rx_ring, i);
9a799d71
AK		 1222}
1223
1d2024f6
AD		 1224/**
1225 * ixgbe_get_headlen - determine size of header for RSC/LRO/GRO/FCOE
1226 * @data: pointer to the start of the headers
1227 * @max_len: total length of section to find headers in
1228 *
1229 * This function is meant to determine the length of headers that will
1230 * be recognized by hardware for LRO, GRO, and RSC offloads. The main
1231 * motivation of doing this is to only perform one pull for IPv4 TCP
1232 * packets so that we can do basic things like calculating the gso_size
1233 * based on the average data per packet.
1234 **/
1235static unsigned int ixgbe_get_headlen(unsigned char *data,
1236 unsigned int max_len)
1237{
1238 union {
1239 unsigned char *network;
1240 /* l2 headers */
1241 struct ethhdr *eth;
1242 struct vlan_hdr *vlan;
1243 /* l3 headers */
1244 struct iphdr *ipv4;
1245 } hdr;
1246 __be16 protocol;
1247 u8 nexthdr = 0; /* default to not TCP */
1248 u8 hlen;
1249
1250 /* this should never happen, but better safe than sorry */
1251 if (max_len < ETH_HLEN)
1252 return max_len;
1253
1254 /* initialize network frame pointer */
1255 hdr.network = data;
1256
1257 /* set first protocol and move network header forward */
1258 protocol = hdr.eth->h_proto;
1259 hdr.network += ETH_HLEN;
1260
1261 /* handle any vlan tag if present */
1262 if (protocol == __constant_htons(ETH_P_8021Q)) {
1263 if ((hdr.network - data) > (max_len - VLAN_HLEN))
1264 return max_len;
1265
1266 protocol = hdr.vlan->h_vlan_encapsulated_proto;
1267 hdr.network += VLAN_HLEN;
1268 }
1269
1270 /* handle L3 protocols */
1271 if (protocol == __constant_htons(ETH_P_IP)) {
1272 if ((hdr.network - data) > (max_len - sizeof(struct iphdr)))
1273 return max_len;
1274
1275 /* access ihl as a u8 to avoid unaligned access on ia64 */
1276 hlen = (hdr.network[0] & 0x0F) << 2;
1277
1278 /* verify hlen meets minimum size requirements */
1279 if (hlen < sizeof(struct iphdr))
1280 return hdr.network - data;
1281
1282 /* record next protocol */
1283 nexthdr = hdr.ipv4->protocol;
1284 hdr.network += hlen;
f800326d 1285#ifdef IXGBE_FCOE
1d2024f6
AD		 1286 } else if (protocol == __constant_htons(ETH_P_FCOE)) {
1287 if ((hdr.network - data) > (max_len - FCOE_HEADER_LEN))
1288 return max_len;
1289 hdr.network += FCOE_HEADER_LEN;
1290#endif
1291 } else {
1292 return hdr.network - data;
1293 }
1294
1295 /* finally sort out TCP */
1296 if (nexthdr == IPPROTO_TCP) {
1297 if ((hdr.network - data) > (max_len - sizeof(struct tcphdr)))
1298 return max_len;
1299
1300 /* access doff as a u8 to avoid unaligned access on ia64 */
1301 hlen = (hdr.network[12] & 0xF0) >> 2;
1302
1303 /* verify hlen meets minimum size requirements */
1304 if (hlen < sizeof(struct tcphdr))
1305 return hdr.network - data;
1306
1307 hdr.network += hlen;
1308 }
1309
1310 /*
1311 * If everything has gone correctly hdr.network should be the
1312 * data section of the packet and will be the end of the header.
1313 * If not then it probably represents the end of the last recognized
1314 * header.
1315 */
1316 if ((hdr.network - data) < max_len)
1317 return hdr.network - data;
1318 else
1319 return max_len;
1320}
1321
4c1975d7
AD		 1322static void ixgbe_get_rsc_cnt(struct ixgbe_ring *rx_ring,
1323 union ixgbe_adv_rx_desc *rx_desc,
1324 struct sk_buff *skb)
aa80175a 1325{
4c1975d7
AD		 1326 __le32 rsc_enabled;
1327 u32 rsc_cnt;
1328
1329 if (!ring_is_rsc_enabled(rx_ring))
1330 return;
1331
1332 rsc_enabled = rx_desc->wb.lower.lo_dword.data &
1333 cpu_to_le32(IXGBE_RXDADV_RSCCNT_MASK);
1334
1335 /* If this is an RSC frame rsc_cnt should be non-zero */
1336 if (!rsc_enabled)
1337 return;
1338
1339 rsc_cnt = le32_to_cpu(rsc_enabled);
1340 rsc_cnt >>= IXGBE_RXDADV_RSCCNT_SHIFT;
1341
1342 IXGBE_CB(skb)->append_cnt += rsc_cnt - 1;
aa80175a 1343}
43634e82 1344
1d2024f6
AD		 1345static void ixgbe_set_rsc_gso_size(struct ixgbe_ring *ring,
1346 struct sk_buff *skb)
1347{
f800326d 1348 u16 hdr_len = skb_headlen(skb);
1d2024f6
AD		 1349
1350 /* set gso_size to avoid messing up TCP MSS */
1351 skb_shinfo(skb)->gso_size = DIV_ROUND_UP((skb->len - hdr_len),
1352 IXGBE_CB(skb)->append_cnt);
1353}
1354
1355static void ixgbe_update_rsc_stats(struct ixgbe_ring *rx_ring,
1356 struct sk_buff *skb)
1357{
1358 /* if append_cnt is 0 then frame is not RSC */
1359 if (!IXGBE_CB(skb)->append_cnt)
1360 return;
1361
1362 rx_ring->rx_stats.rsc_count += IXGBE_CB(skb)->append_cnt;
1363 rx_ring->rx_stats.rsc_flush++;
1364
1365 ixgbe_set_rsc_gso_size(rx_ring, skb);
1366
1367 /* gso_size is computed using append_cnt so always clear it last */
1368 IXGBE_CB(skb)->append_cnt = 0;
1369}
1370
8a0da21b
AD		 1371/**
1372 * ixgbe_process_skb_fields - Populate skb header fields from Rx descriptor
1373 * @rx_ring: rx descriptor ring packet is being transacted on
1374 * @rx_desc: pointer to the EOP Rx descriptor
1375 * @skb: pointer to current skb being populated
f8212f97 1376 *
8a0da21b
AD		 1377 * This function checks the ring, descriptor, and packet information in
1378 * order to populate the hash, checksum, VLAN, timestamp, protocol, and
1379 * other fields within the skb.
f8212f97 1380 **/
8a0da21b
AD		 1381static void ixgbe_process_skb_fields(struct ixgbe_ring *rx_ring,
1382 union ixgbe_adv_rx_desc *rx_desc,
1383 struct sk_buff *skb)
f8212f97 1384{
43e95f11
JF		 1385 struct net_device *dev = rx_ring->netdev;
1386
8a0da21b
AD		 1387 ixgbe_update_rsc_stats(rx_ring, skb);
1388
1389 ixgbe_rx_hash(rx_ring, rx_desc, skb);
f8212f97 1390
8a0da21b
AD		 1391 ixgbe_rx_checksum(rx_ring, rx_desc, skb);
1392
3a6a4eda 1393#ifdef CONFIG_IXGBE_PTP
1d1a79b5 1394 ixgbe_ptp_rx_hwtstamp(rx_ring->q_vector, rx_desc, skb);
3a6a4eda
JK		 1395#endif
1396
43e95f11
JF		 1397 if ((dev->features & NETIF_F_HW_VLAN_RX) &&
1398 ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_VP)) {
8a0da21b
AD		 1399 u16 vid = le16_to_cpu(rx_desc->wb.upper.vlan);
1400 __vlan_hwaccel_put_tag(skb, vid);
f8212f97
AD		 1401 }
1402
8a0da21b 1403 skb_record_rx_queue(skb, rx_ring->queue_index);
aa80175a 1404
43e95f11 1405 skb->protocol = eth_type_trans(skb, dev);
f8212f97
AD		 1406}
1407
8a0da21b
AD		 1408static void ixgbe_rx_skb(struct ixgbe_q_vector *q_vector,
1409 struct sk_buff *skb)
aa80175a 1410{
8a0da21b
AD		 1411 struct ixgbe_adapter *adapter = q_vector->adapter;
1412
1413 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL))
1414 napi_gro_receive(&q_vector->napi, skb);
1415 else
1416 netif_rx(skb);
aa80175a 1417}
43634e82 1418
f800326d
AD		 1419/**
1420 * ixgbe_is_non_eop - process handling of non-EOP buffers
1421 * @rx_ring: Rx ring being processed
1422 * @rx_desc: Rx descriptor for current buffer
1423 * @skb: Current socket buffer containing buffer in progress
1424 *
1425 * This function updates next to clean. If the buffer is an EOP buffer
1426 * this function exits returning false, otherwise it will place the
1427 * sk_buff in the next buffer to be chained and return true indicating
1428 * that this is in fact a non-EOP buffer.
1429 **/
1430static bool ixgbe_is_non_eop(struct ixgbe_ring *rx_ring,
1431 union ixgbe_adv_rx_desc *rx_desc,
1432 struct sk_buff *skb)
1433{
1434 u32 ntc = rx_ring->next_to_clean + 1;
1435
1436 /* fetch, update, and store next to clean */
1437 ntc = (ntc < rx_ring->count) ? ntc : 0;
1438 rx_ring->next_to_clean = ntc;
1439
1440 prefetch(IXGBE_RX_DESC(rx_ring, ntc));
1441
1442 if (likely(ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_EOP)))
1443 return false;
1444
1445 /* append_cnt indicates packet is RSC, if so fetch nextp */
1446 if (IXGBE_CB(skb)->append_cnt) {
1447 ntc = le32_to_cpu(rx_desc->wb.upper.status_error);
1448 ntc &= IXGBE_RXDADV_NEXTP_MASK;
1449 ntc >>= IXGBE_RXDADV_NEXTP_SHIFT;
1450 }
1451
1452 /* place skb in next buffer to be received */
1453 rx_ring->rx_buffer_info[ntc].skb = skb;
1454 rx_ring->rx_stats.non_eop_descs++;
1455
1456 return true;
1457}
1458
1459/**
1460 * ixgbe_cleanup_headers - Correct corrupted or empty headers
1461 * @rx_ring: rx descriptor ring packet is being transacted on
1462 * @rx_desc: pointer to the EOP Rx descriptor
1463 * @skb: pointer to current skb being fixed
1464 *
1465 * Check for corrupted packet headers caused by senders on the local L2
1466 * embedded NIC switch not setting up their Tx Descriptors right. These
1467 * should be very rare.
1468 *
1469 * Also address the case where we are pulling data in on pages only
1470 * and as such no data is present in the skb header.
1471 *
1472 * In addition if skb is not at least 60 bytes we need to pad it so that
1473 * it is large enough to qualify as a valid Ethernet frame.
1474 *
1475 * Returns true if an error was encountered and skb was freed.
1476 **/
1477static bool ixgbe_cleanup_headers(struct ixgbe_ring *rx_ring,
1478 union ixgbe_adv_rx_desc *rx_desc,
1479 struct sk_buff *skb)
1480{
1481 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[0];
1482 struct net_device *netdev = rx_ring->netdev;
1483 unsigned char *va;
1484 unsigned int pull_len;
1485
1486 /* if the page was released unmap it, else just sync our portion */
1487 if (unlikely(IXGBE_CB(skb)->page_released)) {
1488 dma_unmap_page(rx_ring->dev, IXGBE_CB(skb)->dma,
1489 ixgbe_rx_pg_size(rx_ring), DMA_FROM_DEVICE);
1490 IXGBE_CB(skb)->page_released = false;
1491 } else {
1492 dma_sync_single_range_for_cpu(rx_ring->dev,
1493 IXGBE_CB(skb)->dma,
1494 frag->page_offset,
1495 ixgbe_rx_bufsz(rx_ring),
1496 DMA_FROM_DEVICE);
1497 }
1498 IXGBE_CB(skb)->dma = 0;
1499
1500 /* verify that the packet does not have any known errors */
1501 if (unlikely(ixgbe_test_staterr(rx_desc,
1502 IXGBE_RXDADV_ERR_FRAME_ERR_MASK) &&
1503 !(netdev->features & NETIF_F_RXALL))) {
1504 dev_kfree_skb_any(skb);
1505 return true;
1506 }
1507
1508 /*
1509 * it is valid to use page_address instead of kmap since we are
1510 * working with pages allocated out of the lomem pool per
1511 * alloc_page(GFP_ATOMIC)
1512 */
1513 va = skb_frag_address(frag);
1514
1515 /*
1516 * we need the header to contain the greater of either ETH_HLEN or
1517 * 60 bytes if the skb->len is less than 60 for skb_pad.
1518 */
1519 pull_len = skb_frag_size(frag);
1520 if (pull_len > 256)
1521 pull_len = ixgbe_get_headlen(va, pull_len);
1522
1523 /* align pull length to size of long to optimize memcpy performance */
1524 skb_copy_to_linear_data(skb, va, ALIGN(pull_len, sizeof(long)));
1525
1526 /* update all of the pointers */
1527 skb_frag_size_sub(frag, pull_len);
1528 frag->page_offset += pull_len;
1529 skb->data_len -= pull_len;
1530 skb->tail += pull_len;
1531
1532 /*
1533 * if we sucked the frag empty then we should free it,
1534 * if there are other frags here something is screwed up in hardware
1535 */
1536 if (skb_frag_size(frag) == 0) {
1537 BUG_ON(skb_shinfo(skb)->nr_frags != 1);
1538 skb_shinfo(skb)->nr_frags = 0;
1539 __skb_frag_unref(frag);
1540 skb->truesize -= ixgbe_rx_bufsz(rx_ring);
1541 }
1542
57efd44c
AD		 1543#ifdef IXGBE_FCOE
1544 /* do not attempt to pad FCoE Frames as this will disrupt DDP */
1545 if (ixgbe_rx_is_fcoe(rx_ring, rx_desc))
1546 return false;
1547
1548#endif
f800326d
AD		 1549 /* if skb_pad returns an error the skb was freed */
1550 if (unlikely(skb->len < 60)) {
1551 int pad_len = 60 - skb->len;
1552
1553 if (skb_pad(skb, pad_len))
1554 return true;
1555 __skb_put(skb, pad_len);
1556 }
1557
1558 return false;
1559}
1560
1561/**
1562 * ixgbe_can_reuse_page - determine if we can reuse a page
1563 * @rx_buffer: pointer to rx_buffer containing the page we want to reuse
1564 *
1565 * Returns true if page can be reused in another Rx buffer
1566 **/
1567static inline bool ixgbe_can_reuse_page(struct ixgbe_rx_buffer *rx_buffer)
1568{
1569 struct page *page = rx_buffer->page;
1570
1571 /* if we are only owner of page and it is local we can reuse it */
1572 return likely(page_count(page) == 1) &&
1573 likely(page_to_nid(page) == numa_node_id());
1574}
1575
1576/**
1577 * ixgbe_reuse_rx_page - page flip buffer and store it back on the ring
1578 * @rx_ring: rx descriptor ring to store buffers on
1579 * @old_buff: donor buffer to have page reused
1580 *
1581 * Syncronizes page for reuse by the adapter
1582 **/
1583static void ixgbe_reuse_rx_page(struct ixgbe_ring *rx_ring,
1584 struct ixgbe_rx_buffer *old_buff)
1585{
1586 struct ixgbe_rx_buffer *new_buff;
1587 u16 nta = rx_ring->next_to_alloc;
1588 u16 bufsz = ixgbe_rx_bufsz(rx_ring);
1589
1590 new_buff = &rx_ring->rx_buffer_info[nta];
1591
1592 /* update, and store next to alloc */
1593 nta++;
1594 rx_ring->next_to_alloc = (nta < rx_ring->count) ? nta : 0;
1595
1596 /* transfer page from old buffer to new buffer */
1597 new_buff->page = old_buff->page;
1598 new_buff->dma = old_buff->dma;
1599
1600 /* flip page offset to other buffer and store to new_buff */
1601 new_buff->page_offset = old_buff->page_offset ^ bufsz;
1602
1603 /* sync the buffer for use by the device */
1604 dma_sync_single_range_for_device(rx_ring->dev, new_buff->dma,
1605 new_buff->page_offset, bufsz,
1606 DMA_FROM_DEVICE);
1607
1608 /* bump ref count on page before it is given to the stack */
1609 get_page(new_buff->page);
1610}
1611
1612/**
1613 * ixgbe_add_rx_frag - Add contents of Rx buffer to sk_buff
1614 * @rx_ring: rx descriptor ring to transact packets on
1615 * @rx_buffer: buffer containing page to add
1616 * @rx_desc: descriptor containing length of buffer written by hardware
1617 * @skb: sk_buff to place the data into
1618 *
1619 * This function is based on skb_add_rx_frag. I would have used that
1620 * function however it doesn't handle the truesize case correctly since we
1621 * are allocating more memory than might be used for a single receive.
1622 **/
1623static void ixgbe_add_rx_frag(struct ixgbe_ring *rx_ring,
1624 struct ixgbe_rx_buffer *rx_buffer,
1625 struct sk_buff *skb, int size)
1626{
1627 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
1628 rx_buffer->page, rx_buffer->page_offset,
1629 size);
1630 skb->len += size;
1631 skb->data_len += size;
1632 skb->truesize += ixgbe_rx_bufsz(rx_ring);
1633}
1634
1635/**
1636 * ixgbe_clean_rx_irq - Clean completed descriptors from Rx ring - bounce buf
1637 * @q_vector: structure containing interrupt and ring information
1638 * @rx_ring: rx descriptor ring to transact packets on
1639 * @budget: Total limit on number of packets to process
1640 *
1641 * This function provides a "bounce buffer" approach to Rx interrupt
1642 * processing. The advantage to this is that on systems that have
1643 * expensive overhead for IOMMU access this provides a means of avoiding
1644 * it by maintaining the mapping of the page to the syste.
1645 *
1646 * Returns true if all work is completed without reaching budget
1647 **/
4ff7fb12 1648static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 1649 struct ixgbe_ring *rx_ring,
4ff7fb12 1650 int budget)
9a799d71 1651{
d2f4fbe2 1652 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
3f2d1c0f 1653#ifdef IXGBE_FCOE
f800326d 1654 struct ixgbe_adapter *adapter = q_vector->adapter;
3d8fd385
YZ		 1655 int ddp_bytes = 0;
1656#endif /* IXGBE_FCOE */
f800326d 1657 u16 cleaned_count = ixgbe_desc_unused(rx_ring);
9a799d71 1658
f800326d
AD		 1659 do {
1660 struct ixgbe_rx_buffer *rx_buffer;
1661 union ixgbe_adv_rx_desc *rx_desc;
1662 struct sk_buff *skb;
1663 struct page *page;
1664 u16 ntc;
1665
1666 /* return some buffers to hardware, one at a time is too slow */
1667 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
1668 ixgbe_alloc_rx_buffers(rx_ring, cleaned_count);
1669 cleaned_count = 0;
1670 }
1671
1672 ntc = rx_ring->next_to_clean;
1673 rx_desc = IXGBE_RX_DESC(rx_ring, ntc);
1674 rx_buffer = &rx_ring->rx_buffer_info[ntc];
1675
1676 if (!ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_DD))
1677 break;
9a799d71 1678
f800326d
AD		 1679 /*
1680 * This memory barrier is needed to keep us from reading
1681 * any other fields out of the rx_desc until we know the
1682 * RXD_STAT_DD bit is set
1683 */
1684 rmb();
9a799d71 1685
f800326d
AD		 1686 page = rx_buffer->page;
1687 prefetchw(page);
9a799d71 1688
f800326d 1689 skb = rx_buffer->skb;
c267fc16 1690
f800326d
AD		 1691 if (likely(!skb)) {
1692 void *page_addr = page_address(page) +
1693 rx_buffer->page_offset;
9a799d71 1694
f800326d
AD		 1695 /* prefetch first cache line of first page */
1696 prefetch(page_addr);
1697#if L1_CACHE_BYTES < 128
1698 prefetch(page_addr + L1_CACHE_BYTES);
1699#endif
1700
1701 /* allocate a skb to store the frags */
1702 skb = netdev_alloc_skb_ip_align(rx_ring->netdev,
1703 IXGBE_RX_HDR_SIZE);
1704 if (unlikely(!skb)) {
1705 rx_ring->rx_stats.alloc_rx_buff_failed++;
1706 break;
c267fc16
AD		 1707 }
1708
f800326d
AD		 1709 /*
1710 * we will be copying header into skb->data in
1711 * pskb_may_pull so it is in our interest to prefetch
1712 * it now to avoid a possible cache miss
1713 */
1714 prefetchw(skb->data);
4c1975d7
AD		 1715
1716 /*
1717 * Delay unmapping of the first packet. It carries the
1718 * header information, HW may still access the header
f800326d
AD		 1719 * after the writeback. Only unmap it when EOP is
1720 * reached
4c1975d7 1721 */
f800326d 1722 IXGBE_CB(skb)->dma = rx_buffer->dma;
c267fc16 1723 } else {
f800326d
AD		 1724 /* we are reusing so sync this buffer for CPU use */
1725 dma_sync_single_range_for_cpu(rx_ring->dev,
1726 rx_buffer->dma,
1727 rx_buffer->page_offset,
1728 ixgbe_rx_bufsz(rx_ring),
1729 DMA_FROM_DEVICE);
9a799d71
AK		 1730 }
1731
f800326d
AD		 1732 /* pull page into skb */
1733 ixgbe_add_rx_frag(rx_ring, rx_buffer, skb,
1734 le16_to_cpu(rx_desc->wb.upper.length));
9a799d71 1735
f800326d
AD		 1736 if (ixgbe_can_reuse_page(rx_buffer)) {
1737 /* hand second half of page back to the ring */
1738 ixgbe_reuse_rx_page(rx_ring, rx_buffer);
1739 } else if (IXGBE_CB(skb)->dma == rx_buffer->dma) {
1740 /* the page has been released from the ring */
1741 IXGBE_CB(skb)->page_released = true;
1742 } else {
1743 /* we are not reusing the buffer so unmap it */
1744 dma_unmap_page(rx_ring->dev, rx_buffer->dma,
1745 ixgbe_rx_pg_size(rx_ring),
1746 DMA_FROM_DEVICE);
9a799d71
AK		 1747 }
1748
f800326d
AD		 1749 /* clear contents of buffer_info */
1750 rx_buffer->skb = NULL;
1751 rx_buffer->dma = 0;
1752 rx_buffer->page = NULL;
4c1975d7 1753
f800326d 1754 ixgbe_get_rsc_cnt(rx_ring, rx_desc, skb);
9a799d71 1755
9a799d71 1756 cleaned_count++;
f8212f97 1757
f800326d
AD		 1758 /* place incomplete frames back on ring for completion */
1759 if (ixgbe_is_non_eop(rx_ring, rx_desc, skb))
1760 continue;
c267fc16 1761
f800326d
AD		 1762 /* verify the packet layout is correct */
1763 if (ixgbe_cleanup_headers(rx_ring, rx_desc, skb))
1764 continue;
9a799d71 1765
d2f4fbe2
AV		 1766 /* probably a little skewed due to removing CRC */
1767 total_rx_bytes += skb->len;
1768 total_rx_packets++;
1769
8a0da21b
AD		 1770 /* populate checksum, timestamp, VLAN, and protocol */
1771 ixgbe_process_skb_fields(rx_ring, rx_desc, skb);
1772
332d4a7d
YZ		 1773#ifdef IXGBE_FCOE
1774 /* if ddp, not passing to ULD unless for FCP_RSP or error */
57efd44c 1775 if (ixgbe_rx_is_fcoe(rx_ring, rx_desc)) {
f56e0cb1 1776 ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb);
63d635b2
AD		 1777 if (!ddp_bytes) {
1778 dev_kfree_skb_any(skb);
f800326d 1779 continue;
63d635b2 1780 }
3d8fd385 1781 }
f800326d 1782
332d4a7d 1783#endif /* IXGBE_FCOE */
8a0da21b 1784 ixgbe_rx_skb(q_vector, skb);
9a799d71 1785
f800326d 1786 /* update budget accounting */
4ff7fb12 1787 budget--;
f800326d 1788 } while (likely(budget));
9a799d71 1789
3d8fd385
YZ		 1790#ifdef IXGBE_FCOE
1791 /* include DDPed FCoE data */
1792 if (ddp_bytes > 0) {
1793 unsigned int mss;
1794
fc77dc3c 1795 mss = rx_ring->netdev->mtu - sizeof(struct fcoe_hdr) -
3d8fd385
YZ		 1796 sizeof(struct fc_frame_header) -
1797 sizeof(struct fcoe_crc_eof);
1798 if (mss > 512)
1799 mss &= ~511;
1800 total_rx_bytes += ddp_bytes;
1801 total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss);
1802 }
3d8fd385 1803
f800326d 1804#endif /* IXGBE_FCOE */
c267fc16
AD		 1805 u64_stats_update_begin(&rx_ring->syncp);
1806 rx_ring->stats.packets += total_rx_packets;
1807 rx_ring->stats.bytes += total_rx_bytes;
1808 u64_stats_update_end(&rx_ring->syncp);
bd198058
AD		 1809 q_vector->rx.total_packets += total_rx_packets;
1810 q_vector->rx.total_bytes += total_rx_bytes;
4ff7fb12 1811
f800326d
AD		 1812 if (cleaned_count)
1813 ixgbe_alloc_rx_buffers(rx_ring, cleaned_count);
1814
4ff7fb12 1815 return !!budget;
9a799d71
AK		 1816}
1817
9a799d71
AK		 1818/**
1819 * ixgbe_configure_msix - Configure MSI-X hardware
1820 * @adapter: board private structure
1821 *
1822 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
1823 * interrupts.
1824 **/
1825static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
1826{
021230d4 1827 struct ixgbe_q_vector *q_vector;
49c7ffbe 1828 int v_idx;
021230d4 1829 u32 mask;
9a799d71 1830
8e34d1aa
AD		 1831 /* Populate MSIX to EITR Select */
1832 if (adapter->num_vfs > 32) {
1833 u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1;
1834 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel);
1835 }
1836
4df10466
JB		 1837 /*
1838 * Populate the IVAR table and set the ITR values to the
021230d4
AV		 1839 * corresponding register.
1840 */
49c7ffbe 1841 for (v_idx = 0; v_idx < adapter->num_q_vectors; v_idx++) {
efe3d3c8 1842 struct ixgbe_ring *ring;
7a921c93 1843 q_vector = adapter->q_vector[v_idx];
021230d4 1844
a557928e 1845 ixgbe_for_each_ring(ring, q_vector->rx)
efe3d3c8
AD		 1846 ixgbe_set_ivar(adapter, 0, ring->reg_idx, v_idx);
1847
a557928e 1848 ixgbe_for_each_ring(ring, q_vector->tx)
efe3d3c8
AD		 1849 ixgbe_set_ivar(adapter, 1, ring->reg_idx, v_idx);
1850
d5bf4f67
ET		 1851 if (q_vector->tx.ring && !q_vector->rx.ring) {
1852 /* tx only vector */
1853 if (adapter->tx_itr_setting == 1)
1854 q_vector->itr = IXGBE_10K_ITR;
1855 else
1856 q_vector->itr = adapter->tx_itr_setting;
1857 } else {
1858 /* rx or rx/tx vector */
1859 if (adapter->rx_itr_setting == 1)
1860 q_vector->itr = IXGBE_20K_ITR;
1861 else
1862 q_vector->itr = adapter->rx_itr_setting;
1863 }
021230d4 1864
fe49f04a 1865 ixgbe_write_eitr(q_vector);
9a799d71
AK		 1866 }
1867
bd508178
AD		 1868 switch (adapter->hw.mac.type) {
1869 case ixgbe_mac_82598EB:
e8e26350 1870 ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
e8e9f696 1871 v_idx);
bd508178
AD		 1872 break;
1873 case ixgbe_mac_82599EB:
b93a2226 1874 case ixgbe_mac_X540:
e8e26350 1875 ixgbe_set_ivar(adapter, -1, 1, v_idx);
bd508178 1876 break;
bd508178
AD		 1877 default:
1878 break;
1879 }
021230d4
AV		 1880 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
1881
41fb9248 1882 /* set up to autoclear timer, and the vectors */
021230d4 1883 mask = IXGBE_EIMS_ENABLE_MASK;
d5bf4f67
ET		 1884 mask &= ~(IXGBE_EIMS_OTHER |
1885 IXGBE_EIMS_MAILBOX |
1886 IXGBE_EIMS_LSC);
1887
021230d4 1888 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 1889}
1890
f494e8fa
AV		 1891enum latency_range {
1892 lowest_latency = 0,
1893 low_latency = 1,
1894 bulk_latency = 2,
1895 latency_invalid = 255
1896};
1897
1898/**
1899 * ixgbe_update_itr - update the dynamic ITR value based on statistics
bd198058
AD		 1900 * @q_vector: structure containing interrupt and ring information
1901 * @ring_container: structure containing ring performance data
f494e8fa
AV		 1902 *
1903 * Stores a new ITR value based on packets and byte
1904 * counts during the last interrupt. The advantage of per interrupt
1905 * computation is faster updates and more accurate ITR for the current
1906 * traffic pattern. Constants in this function were computed
1907 * based on theoretical maximum wire speed and thresholds were set based
1908 * on testing data as well as attempting to minimize response time
1909 * while increasing bulk throughput.
1910 * this functionality is controlled by the InterruptThrottleRate module
1911 * parameter (see ixgbe_param.c)
1912 **/
bd198058
AD		 1913static void ixgbe_update_itr(struct ixgbe_q_vector *q_vector,
1914 struct ixgbe_ring_container *ring_container)
f494e8fa 1915{
bd198058
AD		 1916 int bytes = ring_container->total_bytes;
1917 int packets = ring_container->total_packets;
1918 u32 timepassed_us;
621bd70e 1919 u64 bytes_perint;
bd198058 1920 u8 itr_setting = ring_container->itr;
f494e8fa
AV		 1921
1922 if (packets == 0)
bd198058 1923 return;
f494e8fa
AV		 1924
1925 /* simple throttlerate management
621bd70e
AD		 1926 * 0-10MB/s lowest (100000 ints/s)
1927 * 10-20MB/s low (20000 ints/s)
1928 * 20-1249MB/s bulk (8000 ints/s)
f494e8fa
AV		 1929 */
1930 /* what was last interrupt timeslice? */
d5bf4f67 1931 timepassed_us = q_vector->itr >> 2;
f494e8fa
AV		 1932 bytes_perint = bytes / timepassed_us; /* bytes/usec */
1933
1934 switch (itr_setting) {
1935 case lowest_latency:
621bd70e 1936 if (bytes_perint > 10)
bd198058 1937 itr_setting = low_latency;
f494e8fa
AV		 1938 break;
1939 case low_latency:
621bd70e 1940 if (bytes_perint > 20)
bd198058 1941 itr_setting = bulk_latency;
621bd70e 1942 else if (bytes_perint <= 10)
bd198058 1943 itr_setting = lowest_latency;
f494e8fa
AV		 1944 break;
1945 case bulk_latency:
621bd70e 1946 if (bytes_perint <= 20)
bd198058 1947 itr_setting = low_latency;
f494e8fa
AV		 1948 break;
1949 }
1950
bd198058
AD		 1951 /* clear work counters since we have the values we need */
1952 ring_container->total_bytes = 0;
1953 ring_container->total_packets = 0;
1954
1955 /* write updated itr to ring container */
1956 ring_container->itr = itr_setting;
f494e8fa
AV		 1957}
1958
509ee935
JB		 1959/**
1960 * ixgbe_write_eitr - write EITR register in hardware specific way
fe49f04a 1961 * @q_vector: structure containing interrupt and ring information
509ee935
JB		 1962 *
1963 * This function is made to be called by ethtool and by the driver
1964 * when it needs to update EITR registers at runtime. Hardware
1965 * specific quirks/differences are taken care of here.
1966 */
fe49f04a 1967void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector)
509ee935 1968{
fe49f04a 1969 struct ixgbe_adapter *adapter = q_vector->adapter;
509ee935 1970 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 1971 int v_idx = q_vector->v_idx;
5d967eb7 1972 u32 itr_reg = q_vector->itr & IXGBE_MAX_EITR;
fe49f04a 1973
bd508178
AD		 1974 switch (adapter->hw.mac.type) {
1975 case ixgbe_mac_82598EB:
509ee935
JB		 1976 /* must write high and low 16 bits to reset counter */
1977 itr_reg |= (itr_reg << 16);
bd508178
AD		 1978 break;
1979 case ixgbe_mac_82599EB:
b93a2226 1980 case ixgbe_mac_X540:
509ee935
JB		 1981 /*
1982 * set the WDIS bit to not clear the timer bits and cause an
1983 * immediate assertion of the interrupt
1984 */
1985 itr_reg |= IXGBE_EITR_CNT_WDIS;
bd508178
AD		 1986 break;
1987 default:
1988 break;
509ee935
JB		 1989 }
1990 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg);
1991}
1992
bd198058 1993static void ixgbe_set_itr(struct ixgbe_q_vector *q_vector)
f494e8fa 1994{
d5bf4f67 1995 u32 new_itr = q_vector->itr;
bd198058 1996 u8 current_itr;
f494e8fa 1997
bd198058
AD		 1998 ixgbe_update_itr(q_vector, &q_vector->tx);
1999 ixgbe_update_itr(q_vector, &q_vector->rx);
f494e8fa 2000
08c8833b 2001 current_itr = max(q_vector->rx.itr, q_vector->tx.itr);
f494e8fa
AV		 2002
2003 switch (current_itr) {
2004 /* counts and packets in update_itr are dependent on these numbers */
2005 case lowest_latency:
d5bf4f67 2006 new_itr = IXGBE_100K_ITR;
f494e8fa
AV		 2007 break;
2008 case low_latency:
d5bf4f67 2009 new_itr = IXGBE_20K_ITR;
f494e8fa
AV		 2010 break;
2011 case bulk_latency:
d5bf4f67 2012 new_itr = IXGBE_8K_ITR;
f494e8fa 2013 break;
bd198058
AD		 2014 default:
2015 break;
f494e8fa
AV		 2016 }
2017
d5bf4f67 2018 if (new_itr != q_vector->itr) {
fe49f04a 2019 /* do an exponential smoothing */
d5bf4f67
ET		 2020 new_itr = (10 * new_itr * q_vector->itr) /
2021 ((9 * new_itr) + q_vector->itr);
509ee935 2022
bd198058 2023 /* save the algorithm value here */
5d967eb7 2024 q_vector->itr = new_itr;
fe49f04a
AD		 2025
2026 ixgbe_write_eitr(q_vector);
f494e8fa 2027 }
f494e8fa
AV		 2028}
2029
119fc60a 2030/**
de88eeeb 2031 * ixgbe_check_overtemp_subtask - check for over temperature
f0f9778d 2032 * @adapter: pointer to adapter
119fc60a 2033 **/
f0f9778d 2034static void ixgbe_check_overtemp_subtask(struct ixgbe_adapter *adapter)
119fc60a 2035{
119fc60a
MC		 2036 struct ixgbe_hw *hw = &adapter->hw;
2037 u32 eicr = adapter->interrupt_event;
2038
f0f9778d 2039 if (test_bit(__IXGBE_DOWN, &adapter->state))
7ca647bd
JP		 2040 return;
2041
f0f9778d
AD		 2042 if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
2043 !(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_EVENT))
2044 return;
2045
2046 adapter->flags2 &= ~IXGBE_FLAG2_TEMP_SENSOR_EVENT;
2047
7ca647bd 2048 switch (hw->device_id) {
f0f9778d
AD		 2049 case IXGBE_DEV_ID_82599_T3_LOM:
2050 /*
2051 * Since the warning interrupt is for both ports
2052 * we don't have to check if:
2053 * - This interrupt wasn't for our port.
2054 * - We may have missed the interrupt so always have to
2055 * check if we got a LSC
2056 */
2057 if (!(eicr & IXGBE_EICR_GPI_SDP0) &&
2058 !(eicr & IXGBE_EICR_LSC))
2059 return;
2060
2061 if (!(eicr & IXGBE_EICR_LSC) && hw->mac.ops.check_link) {
2062 u32 autoneg;
2063 bool link_up = false;
7ca647bd 2064
7ca647bd
JP		 2065 hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
2066
f0f9778d
AD		 2067 if (link_up)
2068 return;
2069 }
2070
2071 /* Check if this is not due to overtemp */
2072 if (hw->phy.ops.check_overtemp(hw) != IXGBE_ERR_OVERTEMP)
2073 return;
2074
2075 break;
7ca647bd
JP		 2076 default:
2077 if (!(eicr & IXGBE_EICR_GPI_SDP0))
119fc60a 2078 return;
7ca647bd 2079 break;
119fc60a 2080 }
7ca647bd
JP		 2081 e_crit(drv,
2082 "Network adapter has been stopped because it has over heated. "
2083 "Restart the computer. If the problem persists, "
2084 "power off the system and replace the adapter\n");
f0f9778d
AD		 2085
2086 adapter->interrupt_event = 0;
119fc60a
MC		 2087}
2088
0befdb3e
JB		 2089static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
2090{
2091 struct ixgbe_hw *hw = &adapter->hw;
2092
2093 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
2094 (eicr & IXGBE_EICR_GPI_SDP1)) {
396e799c 2095 e_crit(probe, "Fan has stopped, replace the adapter\n");
0befdb3e
JB		 2096 /* write to clear the interrupt */
2097 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
2098 }
2099}
cf8280ee 2100
4f51bf70
JK		 2101static void ixgbe_check_overtemp_event(struct ixgbe_adapter *adapter, u32 eicr)
2102{
2103 if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE))
2104 return;
2105
2106 switch (adapter->hw.mac.type) {
2107 case ixgbe_mac_82599EB:
2108 /*
2109 * Need to check link state so complete overtemp check
2110 * on service task
2111 */
2112 if (((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)) &&
2113 (!test_bit(__IXGBE_DOWN, &adapter->state))) {
2114 adapter->interrupt_event = eicr;
2115 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_EVENT;
2116 ixgbe_service_event_schedule(adapter);
2117 return;
2118 }
2119 return;
2120 case ixgbe_mac_X540:
2121 if (!(eicr & IXGBE_EICR_TS))
2122 return;
2123 break;
2124 default:
2125 return;
2126 }
2127
2128 e_crit(drv,
2129 "Network adapter has been stopped because it has over heated. "
2130 "Restart the computer. If the problem persists, "
2131 "power off the system and replace the adapter\n");
2132}
2133
e8e26350
PW		 2134static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr)
2135{
2136 struct ixgbe_hw *hw = &adapter->hw;
2137
73c4b7cd
AD		 2138 if (eicr & IXGBE_EICR_GPI_SDP2) {
2139 /* Clear the interrupt */
2140 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2);
7086400d
AD		 2141 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
2142 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
2143 ixgbe_service_event_schedule(adapter);
2144 }
73c4b7cd
AD		 2145 }
2146
e8e26350
PW		 2147 if (eicr & IXGBE_EICR_GPI_SDP1) {
2148 /* Clear the interrupt */
2149 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
7086400d
AD		 2150 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
2151 adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
2152 ixgbe_service_event_schedule(adapter);
2153 }
e8e26350
PW		 2154 }
2155}
2156
cf8280ee
JB		 2157static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
2158{
2159 struct ixgbe_hw *hw = &adapter->hw;
2160
2161 adapter->lsc_int++;
2162 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
2163 adapter->link_check_timeout = jiffies;
2164 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
2165 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
8a0717f3 2166 IXGBE_WRITE_FLUSH(hw);
93c52dd0 2167 ixgbe_service_event_schedule(adapter);
cf8280ee
JB		 2168 }
2169}
2170
fe49f04a
AD		 2171static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter,
2172 u64 qmask)
2173{
2174 u32 mask;
bd508178 2175 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 2176
bd508178
AD		 2177 switch (hw->mac.type) {
2178 case ixgbe_mac_82598EB:
fe49f04a 2179 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
bd508178
AD		 2180 IXGBE_WRITE_REG(hw, IXGBE_EIMS, mask);
2181 break;
2182 case ixgbe_mac_82599EB:
b93a2226 2183 case ixgbe_mac_X540:
fe49f04a 2184 mask = (qmask & 0xFFFFFFFF);
bd508178
AD		 2185 if (mask)
2186 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
fe49f04a 2187 mask = (qmask >> 32);
bd508178
AD		 2188 if (mask)
2189 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
2190 break;
2191 default:
2192 break;
fe49f04a
AD		 2193 }
2194 /* skip the flush */
2195}
2196
2197static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter,
e8e9f696 2198 u64 qmask)
fe49f04a
AD		 2199{
2200 u32 mask;
bd508178 2201 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 2202
bd508178
AD		 2203 switch (hw->mac.type) {
2204 case ixgbe_mac_82598EB:
fe49f04a 2205 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
bd508178
AD		 2206 IXGBE_WRITE_REG(hw, IXGBE_EIMC, mask);
2207 break;
2208 case ixgbe_mac_82599EB:
b93a2226 2209 case ixgbe_mac_X540:
fe49f04a 2210 mask = (qmask & 0xFFFFFFFF);
bd508178
AD		 2211 if (mask)
2212 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), mask);
fe49f04a 2213 mask = (qmask >> 32);
bd508178
AD		 2214 if (mask)
2215 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), mask);
2216 break;
2217 default:
2218 break;
fe49f04a
AD		 2219 }
2220 /* skip the flush */
2221}
2222
021230d4 2223/**
2c4af694
AD		 2224 * ixgbe_irq_enable - Enable default interrupt generation settings
2225 * @adapter: board private structure
021230d4 2226 **/
2c4af694
AD		 2227static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter, bool queues,
2228 bool flush)
9a799d71 2229{
2c4af694 2230 u32 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE);
9a799d71 2231
2c4af694
AD		 2232 /* don't reenable LSC while waiting for link */
2233 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)
2234 mask &= ~IXGBE_EIMS_LSC;
9a799d71 2235
2c4af694 2236 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
4f51bf70
JK		 2237 switch (adapter->hw.mac.type) {
2238 case ixgbe_mac_82599EB:
2239 mask |= IXGBE_EIMS_GPI_SDP0;
2240 break;
2241 case ixgbe_mac_X540:
2242 mask |= IXGBE_EIMS_TS;
2243 break;
2244 default:
2245 break;
2246 }
2c4af694
AD		 2247 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
2248 mask |= IXGBE_EIMS_GPI_SDP1;
2249 switch (adapter->hw.mac.type) {
2250 case ixgbe_mac_82599EB:
2c4af694
AD		 2251 mask |= IXGBE_EIMS_GPI_SDP1;
2252 mask |= IXGBE_EIMS_GPI_SDP2;
858bc081
DS		 2253 case ixgbe_mac_X540:
2254 mask |= IXGBE_EIMS_ECC;
2c4af694
AD		 2255 mask |= IXGBE_EIMS_MAILBOX;
2256 break;
2257 default:
2258 break;
9a799d71 2259 }
2c4af694
AD		 2260 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) &&
2261 !(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT))
2262 mask |= IXGBE_EIMS_FLOW_DIR;
9a799d71 2263
2c4af694
AD		 2264 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
2265 if (queues)
2266 ixgbe_irq_enable_queues(adapter, ~0);
2267 if (flush)
2268 IXGBE_WRITE_FLUSH(&adapter->hw);
9a799d71
AK		 2269}
2270
2c4af694 2271static irqreturn_t ixgbe_msix_other(int irq, void *data)
f0848276 2272{
a65151ba 2273 struct ixgbe_adapter *adapter = data;
9a799d71 2274 struct ixgbe_hw *hw = &adapter->hw;
54037505 2275 u32 eicr;
91281fd3 2276
54037505
DS		 2277 /*
2278 * Workaround for Silicon errata. Use clear-by-write instead
2279 * of clear-by-read. Reading with EICS will return the
2280 * interrupt causes without clearing, which later be done
2281 * with the write to EICR.
2282 */
2283 eicr = IXGBE_READ_REG(hw, IXGBE_EICS);
2284 IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr);
33cf09c9 2285
cf8280ee
JB		 2286 if (eicr & IXGBE_EICR_LSC)
2287 ixgbe_check_lsc(adapter);
f0848276 2288
1cdd1ec8
GR		 2289 if (eicr & IXGBE_EICR_MAILBOX)
2290 ixgbe_msg_task(adapter);
efe3d3c8 2291
bd508178
AD		 2292 switch (hw->mac.type) {
2293 case ixgbe_mac_82599EB:
b93a2226 2294 case ixgbe_mac_X540:
2c4af694
AD		 2295 if (eicr & IXGBE_EICR_ECC)
2296 e_info(link, "Received unrecoverable ECC Err, please "
2297 "reboot\n");
c4cf55e5
PWJ		 2298 /* Handle Flow Director Full threshold interrupt */
2299 if (eicr & IXGBE_EICR_FLOW_DIR) {
d034acf1 2300 int reinit_count = 0;
c4cf55e5 2301 int i;
c4cf55e5 2302 for (i = 0; i < adapter->num_tx_queues; i++) {
d034acf1 2303 struct ixgbe_ring *ring = adapter->tx_ring[i];
7d637bcc 2304 if (test_and_clear_bit(__IXGBE_TX_FDIR_INIT_DONE,
d034acf1
AD		 2305 &ring->state))
2306 reinit_count++;
2307 }
2308 if (reinit_count) {
2309 /* no more flow director interrupts until after init */
2310 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_FLOW_DIR);
d034acf1
AD		 2311 adapter->flags2 |= IXGBE_FLAG2_FDIR_REQUIRES_REINIT;
2312 ixgbe_service_event_schedule(adapter);
c4cf55e5
PWJ		 2313 }
2314 }
f0f9778d 2315 ixgbe_check_sfp_event(adapter, eicr);
4f51bf70 2316 ixgbe_check_overtemp_event(adapter, eicr);
bd508178
AD		 2317 break;
2318 default:
2319 break;
c4cf55e5 2320 }
f0848276 2321
bd508178 2322 ixgbe_check_fan_failure(adapter, eicr);
681ae1ad
JK		 2323#ifdef CONFIG_IXGBE_PTP
2324 ixgbe_ptp_check_pps_event(adapter, eicr);
2325#endif
efe3d3c8 2326
7086400d 2327 /* re-enable the original interrupt state, no lsc, no queues */
d4f80882 2328 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2c4af694 2329 ixgbe_irq_enable(adapter, false, false);
f0848276 2330
9a799d71 2331 return IRQ_HANDLED;
f0848276 2332}
91281fd3 2333
4ff7fb12 2334static irqreturn_t ixgbe_msix_clean_rings(int irq, void *data)
91281fd3 2335{
021230d4 2336 struct ixgbe_q_vector *q_vector = data;
91281fd3 2337
9b471446 2338 /* EIAM disabled interrupts (on this vector) for us */
91281fd3 2339
4ff7fb12
AD		 2340 if (q_vector->rx.ring || q_vector->tx.ring)
2341 napi_schedule(&q_vector->napi);
91281fd3 2342
9a799d71 2343 return IRQ_HANDLED;
91281fd3
AD		 2344}
2345
eb01b975
AD		 2346/**
2347 * ixgbe_poll - NAPI Rx polling callback
2348 * @napi: structure for representing this polling device
2349 * @budget: how many packets driver is allowed to clean
2350 *
2351 * This function is used for legacy and MSI, NAPI mode
2352 **/
8af3c33f 2353int ixgbe_poll(struct napi_struct *napi, int budget)
eb01b975
AD		 2354{
2355 struct ixgbe_q_vector *q_vector =
2356 container_of(napi, struct ixgbe_q_vector, napi);
2357 struct ixgbe_adapter *adapter = q_vector->adapter;
2358 struct ixgbe_ring *ring;
2359 int per_ring_budget;
2360 bool clean_complete = true;
2361
2362#ifdef CONFIG_IXGBE_DCA
2363 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
2364 ixgbe_update_dca(q_vector);
2365#endif
2366
2367 ixgbe_for_each_ring(ring, q_vector->tx)
2368 clean_complete &= !!ixgbe_clean_tx_irq(q_vector, ring);
2369
2370 /* attempt to distribute budget to each queue fairly, but don't allow
2371 * the budget to go below 1 because we'll exit polling */
2372 if (q_vector->rx.count > 1)
2373 per_ring_budget = max(budget/q_vector->rx.count, 1);
2374 else
2375 per_ring_budget = budget;
2376
2377 ixgbe_for_each_ring(ring, q_vector->rx)
2378 clean_complete &= ixgbe_clean_rx_irq(q_vector, ring,
2379 per_ring_budget);
2380
2381 /* If all work not completed, return budget and keep polling */
2382 if (!clean_complete)
2383 return budget;
2384
2385 /* all work done, exit the polling mode */
2386 napi_complete(napi);
2387 if (adapter->rx_itr_setting & 1)
2388 ixgbe_set_itr(q_vector);
2389 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2390 ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx));
2391
2392 return 0;
2393}
2394
021230d4
AV		 2395/**
2396 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
2397 * @adapter: board private structure
2398 *
2399 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
2400 * interrupts from the kernel.
2401 **/
2402static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
2403{
2404 struct net_device *netdev = adapter->netdev;
207867f5 2405 int vector, err;
e8e9f696 2406 int ri = 0, ti = 0;
021230d4 2407
49c7ffbe 2408 for (vector = 0; vector < adapter->num_q_vectors; vector++) {
d0759ebb 2409 struct ixgbe_q_vector *q_vector = adapter->q_vector[vector];
207867f5 2410 struct msix_entry *entry = &adapter->msix_entries[vector];
cb13fc20 2411
4ff7fb12 2412 if (q_vector->tx.ring && q_vector->rx.ring) {
9fe93afd 2413 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12
AD		 2414 "%s-%s-%d", netdev->name, "TxRx", ri++);
2415 ti++;
2416 } else if (q_vector->rx.ring) {
9fe93afd 2417 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12
AD		 2418 "%s-%s-%d", netdev->name, "rx", ri++);
2419 } else if (q_vector->tx.ring) {
9fe93afd 2420 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12 2421 "%s-%s-%d", netdev->name, "tx", ti++);
d0759ebb
AD		 2422 } else {
2423 /* skip this unused q_vector */
2424 continue;
32aa77a4 2425 }
207867f5
AD		 2426 err = request_irq(entry->vector, &ixgbe_msix_clean_rings, 0,
2427 q_vector->name, q_vector);
9a799d71 2428 if (err) {
396e799c 2429 e_err(probe, "request_irq failed for MSIX interrupt "
849c4542 2430 "Error: %d\n", err);
021230d4 2431 goto free_queue_irqs;
9a799d71 2432 }
207867f5
AD		 2433 /* If Flow Director is enabled, set interrupt affinity */
2434 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
2435 /* assign the mask for this irq */
2436 irq_set_affinity_hint(entry->vector,
de88eeeb 2437 &q_vector->affinity_mask);
207867f5 2438 }
9a799d71
AK		 2439 }
2440
021230d4 2441 err = request_irq(adapter->msix_entries[vector].vector,
2c4af694 2442 ixgbe_msix_other, 0, netdev->name, adapter);
9a799d71 2443 if (err) {
de88eeeb 2444 e_err(probe, "request_irq for msix_other failed: %d\n", err);
021230d4 2445 goto free_queue_irqs;
9a799d71
AK		 2446 }
2447
9a799d71
AK		 2448 return 0;
2449
021230d4 2450free_queue_irqs:
207867f5
AD		 2451 while (vector) {
2452 vector--;
2453 irq_set_affinity_hint(adapter->msix_entries[vector].vector,
2454 NULL);
2455 free_irq(adapter->msix_entries[vector].vector,
2456 adapter->q_vector[vector]);
2457 }
021230d4
AV		 2458 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2459 pci_disable_msix(adapter->pdev);
9a799d71
AK		 2460 kfree(adapter->msix_entries);
2461 adapter->msix_entries = NULL;
9a799d71
AK		 2462 return err;
2463}
2464
2465/**
021230d4 2466 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 2467 * @irq: interrupt number
2468 * @data: pointer to a network interface device structure
9a799d71
AK		 2469 **/
2470static irqreturn_t ixgbe_intr(int irq, void *data)
2471{
a65151ba 2472 struct ixgbe_adapter *adapter = data;
9a799d71 2473 struct ixgbe_hw *hw = &adapter->hw;
7a921c93 2474 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71
AK		 2475 u32 eicr;
2476
54037505 2477 /*
24ddd967 2478 * Workaround for silicon errata #26 on 82598. Mask the interrupt
54037505
DS		 2479 * before the read of EICR.
2480 */
2481 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
2482
021230d4 2483 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
52f33af8 2484 * therefore no explicit interrupt disable is necessary */
021230d4 2485 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e 2486 if (!eicr) {
6af3b9eb
ET		 2487 /*
2488 * shared interrupt alert!
f47cf66e 2489 * make sure interrupts are enabled because the read will
6af3b9eb
ET		 2490 * have disabled interrupts due to EIAM
2491 * finish the workaround of silicon errata on 82598. Unmask
2492 * the interrupt that we masked before the EICR read.
2493 */
2494 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2495 ixgbe_irq_enable(adapter, true, true);
9a799d71 2496 return IRQ_NONE; /* Not our interrupt */
f47cf66e 2497 }
9a799d71 2498
cf8280ee
JB		 2499 if (eicr & IXGBE_EICR_LSC)
2500 ixgbe_check_lsc(adapter);
021230d4 2501
bd508178
AD		 2502 switch (hw->mac.type) {
2503 case ixgbe_mac_82599EB:
e8e26350 2504 ixgbe_check_sfp_event(adapter, eicr);
0ccb974d
DS		 2505 /* Fall through */
2506 case ixgbe_mac_X540:
2507 if (eicr & IXGBE_EICR_ECC)
2508 e_info(link, "Received unrecoverable ECC err, please "
2509 "reboot\n");
4f51bf70 2510 ixgbe_check_overtemp_event(adapter, eicr);
bd508178
AD		 2511 break;
2512 default:
2513 break;
2514 }
e8e26350 2515
0befdb3e 2516 ixgbe_check_fan_failure(adapter, eicr);
681ae1ad
JK		 2517#ifdef CONFIG_IXGBE_PTP
2518 ixgbe_ptp_check_pps_event(adapter, eicr);
2519#endif
0befdb3e 2520
b9f6ed2b
AD		 2521 /* would disable interrupts here but EIAM disabled it */
2522 napi_schedule(&q_vector->napi);
9a799d71 2523
6af3b9eb
ET		 2524 /*
2525 * re-enable link(maybe) and non-queue interrupts, no flush.
2526 * ixgbe_poll will re-enable the queue interrupts
2527 */
6af3b9eb
ET		 2528 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2529 ixgbe_irq_enable(adapter, false, false);
2530
9a799d71
AK		 2531 return IRQ_HANDLED;
2532}
2533
2534/**
2535 * ixgbe_request_irq - initialize interrupts
2536 * @adapter: board private structure
2537 *
2538 * Attempts to configure interrupts using the best available
2539 * capabilities of the hardware and kernel.
2540 **/
021230d4 2541static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 2542{
2543 struct net_device *netdev = adapter->netdev;
021230d4 2544 int err;
9a799d71 2545
4cc6df29 2546 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
021230d4 2547 err = ixgbe_request_msix_irqs(adapter);
4cc6df29 2548 else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED)
a0607fd3 2549 err = request_irq(adapter->pdev->irq, ixgbe_intr, 0,
a65151ba 2550 netdev->name, adapter);
4cc6df29 2551 else
a0607fd3 2552 err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED,
a65151ba 2553 netdev->name, adapter);
9a799d71 2554
de88eeeb 2555 if (err)
396e799c 2556 e_err(probe, "request_irq failed, Error %d\n", err);
9a799d71 2557
9a799d71
AK		 2558 return err;
2559}
2560
2561static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
2562{
49c7ffbe 2563 int vector;
9a799d71 2564
49c7ffbe
AD		 2565 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
2566 free_irq(adapter->pdev->irq, adapter);
2567 return;
2568 }
4cc6df29 2569
49c7ffbe
AD		 2570 for (vector = 0; vector < adapter->num_q_vectors; vector++) {
2571 struct ixgbe_q_vector *q_vector = adapter->q_vector[vector];
2572 struct msix_entry *entry = &adapter->msix_entries[vector];
894ff7cf 2573
49c7ffbe
AD		 2574 /* free only the irqs that were actually requested */
2575 if (!q_vector->rx.ring && !q_vector->tx.ring)
2576 continue;
207867f5 2577
49c7ffbe
AD		 2578 /* clear the affinity_mask in the IRQ descriptor */
2579 irq_set_affinity_hint(entry->vector, NULL);
2580
2581 free_irq(entry->vector, q_vector);
9a799d71 2582 }
49c7ffbe
AD		 2583
2584 free_irq(adapter->msix_entries[vector++].vector, adapter);
9a799d71
AK		 2585}
2586
22d5a71b
JB		 2587/**
2588 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
2589 * @adapter: board private structure
2590 **/
2591static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
2592{
bd508178
AD		 2593 switch (adapter->hw.mac.type) {
2594 case ixgbe_mac_82598EB:
835462fc 2595 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
bd508178
AD		 2596 break;
2597 case ixgbe_mac_82599EB:
b93a2226 2598 case ixgbe_mac_X540:
835462fc
NS		 2599 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000);
2600 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0);
22d5a71b 2601 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0);
bd508178
AD		 2602 break;
2603 default:
2604 break;
22d5a71b
JB		 2605 }
2606 IXGBE_WRITE_FLUSH(&adapter->hw);
2607 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
49c7ffbe
AD		 2608 int vector;
2609
2610 for (vector = 0; vector < adapter->num_q_vectors; vector++)
2611 synchronize_irq(adapter->msix_entries[vector].vector);
2612
2613 synchronize_irq(adapter->msix_entries[vector++].vector);
22d5a71b
JB		 2614 } else {
2615 synchronize_irq(adapter->pdev->irq);
2616 }
2617}
2618
9a799d71
AK		 2619/**
2620 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
2621 *
2622 **/
2623static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
2624{
d5bf4f67 2625 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71 2626
d5bf4f67
ET		 2627 /* rx/tx vector */
2628 if (adapter->rx_itr_setting == 1)
2629 q_vector->itr = IXGBE_20K_ITR;
2630 else
2631 q_vector->itr = adapter->rx_itr_setting;
2632
2633 ixgbe_write_eitr(q_vector);
9a799d71 2634
e8e26350
PW		 2635 ixgbe_set_ivar(adapter, 0, 0, 0);
2636 ixgbe_set_ivar(adapter, 1, 0, 0);
021230d4 2637
396e799c 2638 e_info(hw, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 2639}
2640
43e69bf0
AD		 2641/**
2642 * ixgbe_configure_tx_ring - Configure 8259x Tx ring after Reset
2643 * @adapter: board private structure
2644 * @ring: structure containing ring specific data
2645 *
2646 * Configure the Tx descriptor ring after a reset.
2647 **/
84418e3b
AD		 2648void ixgbe_configure_tx_ring(struct ixgbe_adapter *adapter,
2649 struct ixgbe_ring *ring)
43e69bf0
AD		 2650{
2651 struct ixgbe_hw *hw = &adapter->hw;
2652 u64 tdba = ring->dma;
2f1860b8 2653 int wait_loop = 10;
b88c6de2 2654 u32 txdctl = IXGBE_TXDCTL_ENABLE;
bf29ee6c 2655 u8 reg_idx = ring->reg_idx;
43e69bf0 2656
2f1860b8 2657 /* disable queue to avoid issues while updating state */
b88c6de2 2658 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), 0);
2f1860b8
AD		 2659 IXGBE_WRITE_FLUSH(hw);
2660
43e69bf0 2661 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(reg_idx),
e8e9f696 2662 (tdba & DMA_BIT_MASK(32)));
43e69bf0
AD		 2663 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(reg_idx), (tdba >> 32));
2664 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(reg_idx),
2665 ring->count * sizeof(union ixgbe_adv_tx_desc));
2666 IXGBE_WRITE_REG(hw, IXGBE_TDH(reg_idx), 0);
2667 IXGBE_WRITE_REG(hw, IXGBE_TDT(reg_idx), 0);
84ea2591 2668 ring->tail = hw->hw_addr + IXGBE_TDT(reg_idx);
43e69bf0 2669
b88c6de2
AD		 2670 /*
2671 * set WTHRESH to encourage burst writeback, it should not be set
2672 * higher than 1 when ITR is 0 as it could cause false TX hangs
2673 *
2674 * In order to avoid issues WTHRESH + PTHRESH should always be equal
2675 * to or less than the number of on chip descriptors, which is
2676 * currently 40.
2677 */
e954b374 2678 if (!ring->q_vector || (ring->q_vector->itr < 8))
b88c6de2
AD		 2679 txdctl |= (1 << 16); /* WTHRESH = 1 */
2680 else
2681 txdctl |= (8 << 16); /* WTHRESH = 8 */
2682
e954b374
AD		 2683 /*
2684 * Setting PTHRESH to 32 both improves performance
2685 * and avoids a TX hang with DFP enabled
2686 */
b88c6de2
AD		 2687 txdctl |= (1 << 8) | /* HTHRESH = 1 */
2688 32; /* PTHRESH = 32 */
2f1860b8
AD		 2689
2690 /* reinitialize flowdirector state */
ee9e0f0b
AD		 2691 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) &&
2692 adapter->atr_sample_rate) {
2693 ring->atr_sample_rate = adapter->atr_sample_rate;
2694 ring->atr_count = 0;
2695 set_bit(__IXGBE_TX_FDIR_INIT_DONE, &ring->state);
2696 } else {
2697 ring->atr_sample_rate = 0;
2698 }
2f1860b8 2699
c84d324c
JF		 2700 clear_bit(__IXGBE_HANG_CHECK_ARMED, &ring->state);
2701
2f1860b8 2702 /* enable queue */
2f1860b8
AD		 2703 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), txdctl);
2704
2705 /* TXDCTL.EN will return 0 on 82598 if link is down, so skip it */
2706 if (hw->mac.type == ixgbe_mac_82598EB &&
2707 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
2708 return;
2709
2710 /* poll to verify queue is enabled */
2711 do {
032b4325 2712 usleep_range(1000, 2000);
2f1860b8
AD		 2713 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx));
2714 } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
2715 if (!wait_loop)
2716 e_err(drv, "Could not enable Tx Queue %d\n", reg_idx);
43e69bf0
AD		 2717}
2718
120ff942
AD		 2719static void ixgbe_setup_mtqc(struct ixgbe_adapter *adapter)
2720{
2721 struct ixgbe_hw *hw = &adapter->hw;
671c0adb 2722 u32 rttdcs, mtqc;
8b1c0b24 2723 u8 tcs = netdev_get_num_tc(adapter->netdev);
120ff942
AD		 2724
2725 if (hw->mac.type == ixgbe_mac_82598EB)
2726 return;
2727
2728 /* disable the arbiter while setting MTQC */
2729 rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
2730 rttdcs |= IXGBE_RTTDCS_ARBDIS;
2731 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2732
2733 /* set transmit pool layout */
671c0adb
AD		 2734 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
2735 mtqc = IXGBE_MTQC_VT_ENA;
2736 if (tcs > 4)
2737 mtqc |= IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
2738 else if (tcs > 1)
2739 mtqc |= IXGBE_MTQC_RT_ENA | IXGBE_MTQC_4TC_4TQ;
2740 else if (adapter->ring_feature[RING_F_RSS].indices == 4)
2741 mtqc |= IXGBE_MTQC_32VF;
2742 else
2743 mtqc |= IXGBE_MTQC_64VF;
2744 } else {
2745 if (tcs > 4)
2746 mtqc = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
2747 else if (tcs > 1)
2748 mtqc = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_4TC_4TQ;
8b1c0b24 2749 else
671c0adb
AD		 2750 mtqc = IXGBE_MTQC_64Q_1PB;
2751 }
120ff942 2752
671c0adb 2753 IXGBE_WRITE_REG(hw, IXGBE_MTQC, mtqc);
120ff942 2754
671c0adb
AD		 2755 /* Enable Security TX Buffer IFG for multiple pb */
2756 if (tcs) {
2757 u32 sectx = IXGBE_READ_REG(hw, IXGBE_SECTXMINIFG);
2758 sectx |= IXGBE_SECTX_DCB;
2759 IXGBE_WRITE_REG(hw, IXGBE_SECTXMINIFG, sectx);
120ff942
AD		 2760 }
2761
2762 /* re-enable the arbiter */
2763 rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
2764 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2765}
2766
9a799d71 2767/**
3a581073 2768 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 2769 * @adapter: board private structure
2770 *
2771 * Configure the Tx unit of the MAC after a reset.
2772 **/
2773static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
2774{
2f1860b8
AD		 2775 struct ixgbe_hw *hw = &adapter->hw;
2776 u32 dmatxctl;
43e69bf0 2777 u32 i;
9a799d71 2778
2f1860b8
AD		 2779 ixgbe_setup_mtqc(adapter);
2780
2781 if (hw->mac.type != ixgbe_mac_82598EB) {
2782 /* DMATXCTL.EN must be before Tx queues are enabled */
2783 dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
2784 dmatxctl |= IXGBE_DMATXCTL_TE;
2785 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl);
2786 }
2787
9a799d71 2788 /* Setup the HW Tx Head and Tail descriptor pointers */
43e69bf0
AD		 2789 for (i = 0; i < adapter->num_tx_queues; i++)
2790 ixgbe_configure_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 2791}
2792
3ebe8fde
AD		 2793static void ixgbe_enable_rx_drop(struct ixgbe_adapter *adapter,
2794 struct ixgbe_ring *ring)
2795{
2796 struct ixgbe_hw *hw = &adapter->hw;
2797 u8 reg_idx = ring->reg_idx;
2798 u32 srrctl = IXGBE_READ_REG(hw, IXGBE_SRRCTL(reg_idx));
2799
2800 srrctl |= IXGBE_SRRCTL_DROP_EN;
2801
2802 IXGBE_WRITE_REG(hw, IXGBE_SRRCTL(reg_idx), srrctl);
2803}
2804
2805static void ixgbe_disable_rx_drop(struct ixgbe_adapter *adapter,
2806 struct ixgbe_ring *ring)
2807{
2808 struct ixgbe_hw *hw = &adapter->hw;
2809 u8 reg_idx = ring->reg_idx;
2810 u32 srrctl = IXGBE_READ_REG(hw, IXGBE_SRRCTL(reg_idx));
2811
2812 srrctl &= ~IXGBE_SRRCTL_DROP_EN;
2813
2814 IXGBE_WRITE_REG(hw, IXGBE_SRRCTL(reg_idx), srrctl);
2815}
2816
2817#ifdef CONFIG_IXGBE_DCB
2818void ixgbe_set_rx_drop_en(struct ixgbe_adapter *adapter)
2819#else
2820static void ixgbe_set_rx_drop_en(struct ixgbe_adapter *adapter)
2821#endif
2822{
2823 int i;
2824 bool pfc_en = adapter->dcb_cfg.pfc_mode_enable;
2825
2826 if (adapter->ixgbe_ieee_pfc)
2827 pfc_en |= !!(adapter->ixgbe_ieee_pfc->pfc_en);
2828
2829 /*
2830 * We should set the drop enable bit if:
2831 * SR-IOV is enabled
2832 * or
2833 * Number of Rx queues > 1 and flow control is disabled
2834 *
2835 * This allows us to avoid head of line blocking for security
2836 * and performance reasons.
2837 */
2838 if (adapter->num_vfs || (adapter->num_rx_queues > 1 &&
2839 !(adapter->hw.fc.current_mode & ixgbe_fc_tx_pause) && !pfc_en)) {
2840 for (i = 0; i < adapter->num_rx_queues; i++)
2841 ixgbe_enable_rx_drop(adapter, adapter->rx_ring[i]);
2842 } else {
2843 for (i = 0; i < adapter->num_rx_queues; i++)
2844 ixgbe_disable_rx_drop(adapter, adapter->rx_ring[i]);
2845 }
2846}
2847
e8e26350 2848#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
cc41ac7c 2849
a6616b42 2850static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter,
e8e9f696 2851 struct ixgbe_ring *rx_ring)
cc41ac7c 2852{
45e9baa5 2853 struct ixgbe_hw *hw = &adapter->hw;
cc41ac7c 2854 u32 srrctl;
bf29ee6c 2855 u8 reg_idx = rx_ring->reg_idx;
3be1adfb 2856
45e9baa5
AD		 2857 if (hw->mac.type == ixgbe_mac_82598EB) {
2858 u16 mask = adapter->ring_feature[RING_F_RSS].mask;
cc41ac7c 2859
45e9baa5
AD		 2860 /*
2861 * if VMDq is not active we must program one srrctl register
2862 * per RSS queue since we have enabled RDRXCTL.MVMEN
2863 */
2864 reg_idx &= mask;
2865 }
cc41ac7c 2866
45e9baa5
AD		 2867 /* configure header buffer length, needed for RSC */
2868 srrctl = IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT;
afafd5b0 2869
45e9baa5 2870 /* configure the packet buffer length */
f800326d
AD		 2871#if PAGE_SIZE > IXGBE_MAX_RXBUFFER
2872 srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
afafd5b0 2873#else
f800326d 2874 srrctl |= ixgbe_rx_bufsz(rx_ring) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
afafd5b0 2875#endif
45e9baa5
AD		 2876
2877 /* configure descriptor type */
f800326d 2878 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
e8e26350 2879
45e9baa5 2880 IXGBE_WRITE_REG(hw, IXGBE_SRRCTL(reg_idx), srrctl);
cc41ac7c 2881}
9a799d71 2882
05abb126 2883static void ixgbe_setup_mrqc(struct ixgbe_adapter *adapter)
0cefafad 2884{
05abb126
AD		 2885 struct ixgbe_hw *hw = &adapter->hw;
2886 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
e8e9f696
JP		 2887 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
2888 0x6A3E67EA, 0x14364D17, 0x3BED200D};
05abb126
AD		 2889 u32 mrqc = 0, reta = 0;
2890 u32 rxcsum;
2891 int i, j;
671c0adb
AD		 2892 u16 rss_i = adapter->ring_feature[RING_F_RSS].indices;
2893
2894 if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED))
2895 rss_i = 1;
86b4db3b 2896
671c0adb
AD		 2897 /*
2898 * Program table for at least 2 queues w/ SR-IOV so that VFs can
2899 * make full use of any rings they may have. We will use the
2900 * PSRTYPE register to control how many rings we use within the PF.
2901 */
2902 if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) && (rss_i < 2))
2903 rss_i = 2;
0cefafad 2904
05abb126
AD		 2905 /* Fill out hash function seeds */
2906 for (i = 0; i < 10; i++)
2907 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
2908
2909 /* Fill out redirection table */
2910 for (i = 0, j = 0; i < 128; i++, j++) {
671c0adb 2911 if (j == rss_i)
05abb126
AD		 2912 j = 0;
2913 /* reta = 4-byte sliding window of
2914 * 0x00..(indices-1)(indices-1)00..etc. */
2915 reta = (reta << 8) | (j * 0x11);
2916 if ((i & 3) == 3)
2917 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
2918 }
0cefafad 2919
05abb126
AD		 2920 /* Disable indicating checksum in descriptor, enables RSS hash */
2921 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
2922 rxcsum |= IXGBE_RXCSUM_PCSD;
2923 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
2924
671c0adb
AD		 2925 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2926 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED)
2927 mrqc = IXGBE_MRQC_RSSEN;
8b1c0b24 2928 } else {
671c0adb
AD		 2929 u8 tcs = netdev_get_num_tc(adapter->netdev);
2930
2931 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
2932 if (tcs > 4)
2933 mrqc = IXGBE_MRQC_VMDQRT8TCEN; /* 8 TCs */
2934 else if (tcs > 1)
2935 mrqc = IXGBE_MRQC_VMDQRT4TCEN; /* 4 TCs */
2936 else if (adapter->ring_feature[RING_F_RSS].indices == 4)
2937 mrqc = IXGBE_MRQC_VMDQRSS32EN;
8b1c0b24 2938 else
671c0adb
AD		 2939 mrqc = IXGBE_MRQC_VMDQRSS64EN;
2940 } else {
2941 if (tcs > 4)
8b1c0b24 2942 mrqc = IXGBE_MRQC_RTRSS8TCEN;
671c0adb
AD		 2943 else if (tcs > 1)
2944 mrqc = IXGBE_MRQC_RTRSS4TCEN;
2945 else
2946 mrqc = IXGBE_MRQC_RSSEN;
8b1c0b24 2947 }
0cefafad
JB		 2948 }
2949
05abb126 2950 /* Perform hash on these packet types */
671c0adb
AD		 2951 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4 |
2952 IXGBE_MRQC_RSS_FIELD_IPV4_TCP |
2953 IXGBE_MRQC_RSS_FIELD_IPV6 |
2954 IXGBE_MRQC_RSS_FIELD_IPV6_TCP;
05abb126 2955
ef6afc0c
AD		 2956 if (adapter->flags2 & IXGBE_FLAG2_RSS_FIELD_IPV4_UDP)
2957 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4_UDP;
2958 if (adapter->flags2 & IXGBE_FLAG2_RSS_FIELD_IPV6_UDP)
2959 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV6_UDP;
2960
05abb126 2961 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
0cefafad
JB		 2962}
2963
bb5a9ad2
NS		 2964/**
2965 * ixgbe_configure_rscctl - enable RSC for the indicated ring
2966 * @adapter: address of board private structure
2967 * @index: index of ring to set
bb5a9ad2 2968 **/
082757af 2969static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter,
7367096a 2970 struct ixgbe_ring *ring)
bb5a9ad2 2971{
bb5a9ad2 2972 struct ixgbe_hw *hw = &adapter->hw;
bb5a9ad2 2973 u32 rscctrl;
bf29ee6c 2974 u8 reg_idx = ring->reg_idx;
7367096a 2975
7d637bcc 2976 if (!ring_is_rsc_enabled(ring))
7367096a 2977 return;
bb5a9ad2 2978
7367096a 2979 rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(reg_idx));
bb5a9ad2
NS		 2980 rscctrl |= IXGBE_RSCCTL_RSCEN;
2981 /*
2982 * we must limit the number of descriptors so that the
2983 * total size of max desc * buf_len is not greater
642c680e 2984 * than 65536
bb5a9ad2 2985 */
f800326d
AD		 2986#if (PAGE_SIZE <= 8192)
2987 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2988#elif (PAGE_SIZE <= 16384)
2989 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
bb5a9ad2 2990#else
f800326d 2991 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
bb5a9ad2 2992#endif
7367096a 2993 IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(reg_idx), rscctrl);
bb5a9ad2
NS		 2994}
2995
9e10e045
AD		 2996#define IXGBE_MAX_RX_DESC_POLL 10
2997static void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter,
2998 struct ixgbe_ring *ring)
2999{
3000 struct ixgbe_hw *hw = &adapter->hw;
9e10e045
AD		 3001 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
3002 u32 rxdctl;
bf29ee6c 3003 u8 reg_idx = ring->reg_idx;
9e10e045
AD		 3004
3005 /* RXDCTL.EN will return 0 on 82598 if link is down, so skip it */
3006 if (hw->mac.type == ixgbe_mac_82598EB &&
3007 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
3008 return;
3009
3010 do {
032b4325 3011 usleep_range(1000, 2000);
9e10e045
AD		 3012 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
3013 } while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE));
3014
3015 if (!wait_loop) {
3016 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within "
3017 "the polling period\n", reg_idx);
3018 }
3019}
3020
2d39d576
YZ		 3021void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter,
3022 struct ixgbe_ring *ring)
3023{
3024 struct ixgbe_hw *hw = &adapter->hw;
3025 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
3026 u32 rxdctl;
3027 u8 reg_idx = ring->reg_idx;
3028
3029 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
3030 rxdctl &= ~IXGBE_RXDCTL_ENABLE;
3031
3032 /* write value back with RXDCTL.ENABLE bit cleared */
3033 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
3034
3035 if (hw->mac.type == ixgbe_mac_82598EB &&
3036 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
3037 return;
3038
3039 /* the hardware may take up to 100us to really disable the rx queue */
3040 do {
3041 udelay(10);
3042 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
3043 } while (--wait_loop && (rxdctl & IXGBE_RXDCTL_ENABLE));
3044
3045 if (!wait_loop) {
3046 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not cleared within "
3047 "the polling period\n", reg_idx);
3048 }
3049}
3050
84418e3b
AD		 3051void ixgbe_configure_rx_ring(struct ixgbe_adapter *adapter,
3052 struct ixgbe_ring *ring)
acd37177
AD		 3053{
3054 struct ixgbe_hw *hw = &adapter->hw;
3055 u64 rdba = ring->dma;
9e10e045 3056 u32 rxdctl;
bf29ee6c 3057 u8 reg_idx = ring->reg_idx;
acd37177 3058
9e10e045
AD		 3059 /* disable queue to avoid issues while updating state */
3060 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2d39d576 3061 ixgbe_disable_rx_queue(adapter, ring);
9e10e045 3062
acd37177
AD		 3063 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(reg_idx), (rdba & DMA_BIT_MASK(32)));
3064 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(reg_idx), (rdba >> 32));
3065 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(reg_idx),
3066 ring->count * sizeof(union ixgbe_adv_rx_desc));
3067 IXGBE_WRITE_REG(hw, IXGBE_RDH(reg_idx), 0);
3068 IXGBE_WRITE_REG(hw, IXGBE_RDT(reg_idx), 0);
84ea2591 3069 ring->tail = hw->hw_addr + IXGBE_RDT(reg_idx);
9e10e045
AD		 3070
3071 ixgbe_configure_srrctl(adapter, ring);
3072 ixgbe_configure_rscctl(adapter, ring);
3073
e9f98072
GR		 3074 /* If operating in IOV mode set RLPML for X540 */
3075 if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) &&
3076 hw->mac.type == ixgbe_mac_X540) {
3077 rxdctl &= ~IXGBE_RXDCTL_RLPMLMASK;
3078 rxdctl |= ((ring->netdev->mtu + ETH_HLEN +
3079 ETH_FCS_LEN + VLAN_HLEN) | IXGBE_RXDCTL_RLPML_EN);
3080 }
3081
9e10e045
AD		 3082 if (hw->mac.type == ixgbe_mac_82598EB) {
3083 /*
3084 * enable cache line friendly hardware writes:
3085 * PTHRESH=32 descriptors (half the internal cache),
3086 * this also removes ugly rx_no_buffer_count increment
3087 * HTHRESH=4 descriptors (to minimize latency on fetch)
3088 * WTHRESH=8 burst writeback up to two cache lines
3089 */
3090 rxdctl &= ~0x3FFFFF;
3091 rxdctl |= 0x080420;
3092 }
3093
3094 /* enable receive descriptor ring */
3095 rxdctl |= IXGBE_RXDCTL_ENABLE;
3096 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
3097
3098 ixgbe_rx_desc_queue_enable(adapter, ring);
7d4987de 3099 ixgbe_alloc_rx_buffers(ring, ixgbe_desc_unused(ring));
acd37177
AD		 3100}
3101
48654521
AD		 3102static void ixgbe_setup_psrtype(struct ixgbe_adapter *adapter)
3103{
3104 struct ixgbe_hw *hw = &adapter->hw;
3105 int p;
3106
3107 /* PSRTYPE must be initialized in non 82598 adapters */
3108 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
e8e9f696
JP		 3109 IXGBE_PSRTYPE_UDPHDR |
3110 IXGBE_PSRTYPE_IPV4HDR |
48654521 3111 IXGBE_PSRTYPE_L2HDR |
e8e9f696 3112 IXGBE_PSRTYPE_IPV6HDR;
48654521
AD		 3113
3114 if (hw->mac.type == ixgbe_mac_82598EB)
3115 return;
3116
671c0adb
AD		 3117 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
3118 int rss_i = adapter->ring_feature[RING_F_RSS].indices;
3119 if (rss_i > 3)
3120 psrtype |= 2 << 29;
3121 else if (rss_i > 1)
3122 psrtype |= 1 << 29;
3123 }
48654521
AD		 3124
3125 for (p = 0; p < adapter->num_rx_pools; p++)
3126 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(adapter->num_vfs + p),
3127 psrtype);
3128}
3129
f5b4a52e
AD		 3130static void ixgbe_configure_virtualization(struct ixgbe_adapter *adapter)
3131{
3132 struct ixgbe_hw *hw = &adapter->hw;
3133 u32 gcr_ext;
3134 u32 vt_reg_bits;
3135 u32 reg_offset, vf_shift;
3136 u32 vmdctl;
de4c7f65 3137 int i;
f5b4a52e
AD		 3138
3139 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
3140 return;
3141
3142 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
3143 vt_reg_bits = IXGBE_VMD_CTL_VMDQ_EN | IXGBE_VT_CTL_REPLEN;
3144 vt_reg_bits |= (adapter->num_vfs << IXGBE_VT_CTL_POOL_SHIFT);
3145 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl | vt_reg_bits);
3146
3147 vf_shift = adapter->num_vfs % 32;
4cd6923d 3148 reg_offset = (adapter->num_vfs >= 32) ? 1 : 0;
f5b4a52e
AD		 3149
3150 /* Enable only the PF's pool for Tx/Rx */
3151 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (1 << vf_shift));
3152 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset ^ 1), 0);
3153 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (1 << vf_shift));
3154 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset ^ 1), 0);
3155 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
3156
3157 /* Map PF MAC address in RAR Entry 0 to first pool following VFs */
3158 hw->mac.ops.set_vmdq(hw, 0, adapter->num_vfs);
3159
3160 /*
3161 * Set up VF register offsets for selected VT Mode,
3162 * i.e. 32 or 64 VFs for SR-IOV
3163 */
3164 gcr_ext = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
3165 gcr_ext |= IXGBE_GCR_EXT_MSIX_EN;
3166 gcr_ext |= IXGBE_GCR_EXT_VT_MODE_64;
3167 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr_ext);
3168
3169 /* enable Tx loopback for VF/PF communication */
3170 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
a985b6c3 3171 /* Enable MAC Anti-Spoofing */
a1cbb15c 3172 hw->mac.ops.set_mac_anti_spoofing(hw,
de4c7f65 3173 (adapter->num_vfs != 0),
a985b6c3 3174 adapter->num_vfs);
de4c7f65
GR		 3175 /* For VFs that have spoof checking turned off */
3176 for (i = 0; i < adapter->num_vfs; i++) {
3177 if (!adapter->vfinfo[i].spoofchk_enabled)
3178 ixgbe_ndo_set_vf_spoofchk(adapter->netdev, i, false);
3179 }
f5b4a52e
AD		 3180}
3181
477de6ed 3182static void ixgbe_set_rx_buffer_len(struct ixgbe_adapter *adapter)
9a799d71 3183{
9a799d71
AK		 3184 struct ixgbe_hw *hw = &adapter->hw;
3185 struct net_device *netdev = adapter->netdev;
3186 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
477de6ed
AD		 3187 struct ixgbe_ring *rx_ring;
3188 int i;
3189 u32 mhadd, hlreg0;
48654521 3190
63f39bd1 3191#ifdef IXGBE_FCOE
477de6ed
AD		 3192 /* adjust max frame to be able to do baby jumbo for FCoE */
3193 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) &&
3194 (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE))
3195 max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9a799d71 3196
477de6ed
AD		 3197#endif /* IXGBE_FCOE */
3198 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
3199 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
3200 mhadd &= ~IXGBE_MHADD_MFS_MASK;
3201 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
3202
3203 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
3204 }
3205
919e78a6
AD		 3206 /* MHADD will allow an extra 4 bytes past for vlan tagged frames */
3207 max_frame += VLAN_HLEN;
3208
477de6ed
AD		 3209 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
3210 /* set jumbo enable since MHADD.MFS is keeping size locked at max_frame */
3211 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
3212 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
9a799d71 3213
0cefafad
JB		 3214 /*
3215 * Setup the HW Rx Head and Tail Descriptor Pointers and
3216 * the Base and Length of the Rx Descriptor Ring
3217 */
9a799d71 3218 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 3219 rx_ring = adapter->rx_ring[i];
7d637bcc
AD		 3220 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
3221 set_ring_rsc_enabled(rx_ring);
1b3ff02e 3222 else
7d637bcc 3223 clear_ring_rsc_enabled(rx_ring);
477de6ed 3224 }
477de6ed
AD		 3225}
3226
7367096a
AD		 3227static void ixgbe_setup_rdrxctl(struct ixgbe_adapter *adapter)
3228{
3229 struct ixgbe_hw *hw = &adapter->hw;
3230 u32 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
3231
3232 switch (hw->mac.type) {
3233 case ixgbe_mac_82598EB:
3234 /*
3235 * For VMDq support of different descriptor types or
3236 * buffer sizes through the use of multiple SRRCTL
3237 * registers, RDRXCTL.MVMEN must be set to 1
3238 *
3239 * also, the manual doesn't mention it clearly but DCA hints
3240 * will only use queue 0's tags unless this bit is set. Side
3241 * effects of setting this bit are only that SRRCTL must be
3242 * fully programmed [0..15]
3243 */
3244 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
3245 break;
3246 case ixgbe_mac_82599EB:
b93a2226 3247 case ixgbe_mac_X540:
7367096a
AD		 3248 /* Disable RSC for ACK packets */
3249 IXGBE_WRITE_REG(hw, IXGBE_RSCDBU,
3250 (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU)));
3251 rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE;
3252 /* hardware requires some bits to be set by default */
3253 rdrxctl |= (IXGBE_RDRXCTL_RSCACKC | IXGBE_RDRXCTL_FCOE_WRFIX);
3254 rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP;
3255 break;
3256 default:
3257 /* We should do nothing since we don't know this hardware */
3258 return;
3259 }
3260
3261 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
3262}
3263
477de6ed
AD		 3264/**
3265 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
3266 * @adapter: board private structure
3267 *
3268 * Configure the Rx unit of the MAC after a reset.
3269 **/
3270static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
3271{
3272 struct ixgbe_hw *hw = &adapter->hw;
477de6ed
AD		 3273 int i;
3274 u32 rxctrl;
477de6ed
AD		 3275
3276 /* disable receives while setting up the descriptors */
3277 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3278 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
3279
3280 ixgbe_setup_psrtype(adapter);
7367096a 3281 ixgbe_setup_rdrxctl(adapter);
477de6ed 3282
9e10e045 3283 /* Program registers for the distribution of queues */
f5b4a52e 3284 ixgbe_setup_mrqc(adapter);
f5b4a52e 3285
477de6ed
AD		 3286 /* set_rx_buffer_len must be called before ring initialization */
3287 ixgbe_set_rx_buffer_len(adapter);
3288
3289 /*
3290 * Setup the HW Rx Head and Tail Descriptor Pointers and
3291 * the Base and Length of the Rx Descriptor Ring
3292 */
9e10e045
AD		 3293 for (i = 0; i < adapter->num_rx_queues; i++)
3294 ixgbe_configure_rx_ring(adapter, adapter->rx_ring[i]);
177db6ff 3295
9e10e045
AD		 3296 /* disable drop enable for 82598 parts */
3297 if (hw->mac.type == ixgbe_mac_82598EB)
3298 rxctrl |= IXGBE_RXCTRL_DMBYPS;
3299
3300 /* enable all receives */
3301 rxctrl |= IXGBE_RXCTRL_RXEN;
3302 hw->mac.ops.enable_rx_dma(hw, rxctrl);
9a799d71
AK		 3303}
3304
8e586137 3305static int ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
068c89b0
DS		 3306{
3307 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3308 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 3309 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 3310
3311 /* add VID to filter table */
1ada1b1b 3312 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, true);
f62bbb5e 3313 set_bit(vid, adapter->active_vlans);
8e586137
JP		 3314
3315 return 0;
068c89b0
DS		 3316}
3317
8e586137 3318static int ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
068c89b0
DS		 3319{
3320 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3321 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 3322 int pool_ndx = adapter->num_vfs;
068c89b0 3323
068c89b0 3324 /* remove VID from filter table */
1ada1b1b 3325 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, false);
f62bbb5e 3326 clear_bit(vid, adapter->active_vlans);
8e586137
JP		 3327
3328 return 0;
068c89b0
DS		 3329}
3330
5f6c0181
JB		 3331/**
3332 * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering
3333 * @adapter: driver data
3334 */
3335static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter)
3336{
3337 struct ixgbe_hw *hw = &adapter->hw;
f62bbb5e
JG		 3338 u32 vlnctrl;
3339
3340 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3341 vlnctrl &= ~(IXGBE_VLNCTRL_VFE | IXGBE_VLNCTRL_CFIEN);
3342 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3343}
3344
3345/**
3346 * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering
3347 * @adapter: driver data
3348 */
3349static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter)
3350{
3351 struct ixgbe_hw *hw = &adapter->hw;
3352 u32 vlnctrl;
3353
3354 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3355 vlnctrl |= IXGBE_VLNCTRL_VFE;
3356 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3357 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3358}
3359
3360/**
3361 * ixgbe_vlan_strip_disable - helper to disable hw vlan stripping
3362 * @adapter: driver data
3363 */
3364static void ixgbe_vlan_strip_disable(struct ixgbe_adapter *adapter)
3365{
3366 struct ixgbe_hw *hw = &adapter->hw;
3367 u32 vlnctrl;
5f6c0181
JB		 3368 int i, j;
3369
3370 switch (hw->mac.type) {
3371 case ixgbe_mac_82598EB:
f62bbb5e
JG		 3372 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3373 vlnctrl &= ~IXGBE_VLNCTRL_VME;
5f6c0181
JB		 3374 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3375 break;
3376 case ixgbe_mac_82599EB:
b93a2226 3377 case ixgbe_mac_X540:
5f6c0181
JB		 3378 for (i = 0; i < adapter->num_rx_queues; i++) {
3379 j = adapter->rx_ring[i]->reg_idx;
3380 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3381 vlnctrl &= ~IXGBE_RXDCTL_VME;
3382 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3383 }
3384 break;
3385 default:
3386 break;
3387 }
3388}
3389
3390/**
f62bbb5e 3391 * ixgbe_vlan_strip_enable - helper to enable hw vlan stripping
5f6c0181
JB		 3392 * @adapter: driver data
3393 */
f62bbb5e 3394static void ixgbe_vlan_strip_enable(struct ixgbe_adapter *adapter)
5f6c0181
JB		 3395{
3396 struct ixgbe_hw *hw = &adapter->hw;
f62bbb5e 3397 u32 vlnctrl;
5f6c0181
JB		 3398 int i, j;
3399
3400 switch (hw->mac.type) {
3401 case ixgbe_mac_82598EB:
f62bbb5e
JG		 3402 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3403 vlnctrl |= IXGBE_VLNCTRL_VME;
5f6c0181
JB		 3404 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3405 break;
3406 case ixgbe_mac_82599EB:
b93a2226 3407 case ixgbe_mac_X540:
5f6c0181
JB		 3408 for (i = 0; i < adapter->num_rx_queues; i++) {
3409 j = adapter->rx_ring[i]->reg_idx;
3410 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3411 vlnctrl |= IXGBE_RXDCTL_VME;
3412 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3413 }
3414 break;
3415 default:
3416 break;
3417 }
3418}
3419
9a799d71
AK		 3420static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
3421{
f62bbb5e 3422 u16 vid;
9a799d71 3423
f62bbb5e
JG		 3424 ixgbe_vlan_rx_add_vid(adapter->netdev, 0);
3425
3426 for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID)
3427 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
9a799d71
AK		 3428}
3429
2850062a
AD		 3430/**
3431 * ixgbe_write_uc_addr_list - write unicast addresses to RAR table
3432 * @netdev: network interface device structure
3433 *
3434 * Writes unicast address list to the RAR table.
3435 * Returns: -ENOMEM on failure/insufficient address space
3436 * 0 on no addresses written
3437 * X on writing X addresses to the RAR table
3438 **/
3439static int ixgbe_write_uc_addr_list(struct net_device *netdev)
3440{
3441 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3442 struct ixgbe_hw *hw = &adapter->hw;
3443 unsigned int vfn = adapter->num_vfs;
a1cbb15c 3444 unsigned int rar_entries = IXGBE_MAX_PF_MACVLANS;
2850062a
AD		 3445 int count = 0;
3446
3447 /* return ENOMEM indicating insufficient memory for addresses */
3448 if (netdev_uc_count(netdev) > rar_entries)
3449 return -ENOMEM;
3450
3451 if (!netdev_uc_empty(netdev) && rar_entries) {
3452 struct netdev_hw_addr *ha;
3453 /* return error if we do not support writing to RAR table */
3454 if (!hw->mac.ops.set_rar)
3455 return -ENOMEM;
3456
3457 netdev_for_each_uc_addr(ha, netdev) {
3458 if (!rar_entries)
3459 break;
3460 hw->mac.ops.set_rar(hw, rar_entries--, ha->addr,
3461 vfn, IXGBE_RAH_AV);
3462 count++;
3463 }
3464 }
3465 /* write the addresses in reverse order to avoid write combining */
3466 for (; rar_entries > 0 ; rar_entries--)
3467 hw->mac.ops.clear_rar(hw, rar_entries);
3468
3469 return count;
3470}
3471
9a799d71 3472/**
2c5645cf 3473 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 3474 * @netdev: network interface device structure
3475 *
2c5645cf
CL		 3476 * The set_rx_method entry point is called whenever the unicast/multicast
3477 * address list or the network interface flags are updated. This routine is
3478 * responsible for configuring the hardware for proper unicast, multicast and
3479 * promiscuous mode.
9a799d71 3480 **/
7f870475 3481void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 3482{
3483 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3484 struct ixgbe_hw *hw = &adapter->hw;
2850062a
AD		 3485 u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE;
3486 int count;
9a799d71
AK		 3487
3488 /* Check for Promiscuous and All Multicast modes */
3489
3490 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3491
f5dc442b 3492 /* set all bits that we expect to always be set */
3f2d1c0f 3493 fctrl &= ~IXGBE_FCTRL_SBP; /* disable store-bad-packets */
f5dc442b
AD		 3494 fctrl |= IXGBE_FCTRL_BAM;
3495 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
3496 fctrl |= IXGBE_FCTRL_PMCF;
3497
2850062a
AD		 3498 /* clear the bits we are changing the status of */
3499 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3500
9a799d71 3501 if (netdev->flags & IFF_PROMISC) {
e433ea1f 3502 hw->addr_ctrl.user_set_promisc = true;
9a799d71 3503 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
2850062a 3504 vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE);
5f6c0181
JB		 3505 /* don't hardware filter vlans in promisc mode */
3506 ixgbe_vlan_filter_disable(adapter);
9a799d71 3507 } else {
746b9f02
PM		 3508 if (netdev->flags & IFF_ALLMULTI) {
3509 fctrl |= IXGBE_FCTRL_MPE;
2850062a
AD		 3510 vmolr |= IXGBE_VMOLR_MPE;
3511 } else {
3512 /*
3513 * Write addresses to the MTA, if the attempt fails
25985edc 3514 * then we should just turn on promiscuous mode so
2850062a
AD		 3515 * that we can at least receive multicast traffic
3516 */
3517 hw->mac.ops.update_mc_addr_list(hw, netdev);
3518 vmolr |= IXGBE_VMOLR_ROMPE;
746b9f02 3519 }
5f6c0181 3520 ixgbe_vlan_filter_enable(adapter);
e433ea1f 3521 hw->addr_ctrl.user_set_promisc = false;
9dcb373c
JF		 3522 }
3523
3524 /*
3525 * Write addresses to available RAR registers, if there is not
3526 * sufficient space to store all the addresses then enable
3527 * unicast promiscuous mode
3528 */
3529 count = ixgbe_write_uc_addr_list(netdev);
3530 if (count < 0) {
3531 fctrl |= IXGBE_FCTRL_UPE;
3532 vmolr |= IXGBE_VMOLR_ROPE;
9a799d71
AK		 3533 }
3534
2850062a 3535 if (adapter->num_vfs) {
1cdd1ec8 3536 ixgbe_restore_vf_multicasts(adapter);
2850062a
AD		 3537 vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(adapter->num_vfs)) &
3538 ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE |
3539 IXGBE_VMOLR_ROPE);
3540 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(adapter->num_vfs), vmolr);
3541 }
3542
3f2d1c0f
BG		 3543 /* This is useful for sniffing bad packets. */
3544 if (adapter->netdev->features & NETIF_F_RXALL) {
3545 /* UPE and MPE will be handled by normal PROMISC logic
3546 * in e1000e_set_rx_mode */
3547 fctrl |= (IXGBE_FCTRL_SBP | /* Receive bad packets */
3548 IXGBE_FCTRL_BAM | /* RX All Bcast Pkts */
3549 IXGBE_FCTRL_PMCF); /* RX All MAC Ctrl Pkts */
3550
3551 fctrl &= ~(IXGBE_FCTRL_DPF);
3552 /* NOTE: VLAN filtering is disabled by setting PROMISC */
3553 }
3554
2850062a 3555 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
f62bbb5e
JG		 3556
3557 if (netdev->features & NETIF_F_HW_VLAN_RX)
3558 ixgbe_vlan_strip_enable(adapter);
3559 else
3560 ixgbe_vlan_strip_disable(adapter);
9a799d71
AK		 3561}
3562
021230d4
AV		 3563static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
3564{
3565 int q_idx;
021230d4 3566
49c7ffbe
AD		 3567 for (q_idx = 0; q_idx < adapter->num_q_vectors; q_idx++)
3568 napi_enable(&adapter->q_vector[q_idx]->napi);
021230d4
AV		 3569}
3570
3571static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
3572{
3573 int q_idx;
021230d4 3574
49c7ffbe
AD		 3575 for (q_idx = 0; q_idx < adapter->num_q_vectors; q_idx++)
3576 napi_disable(&adapter->q_vector[q_idx]->napi);
021230d4
AV		 3577}
3578
7a6b6f51 3579#ifdef CONFIG_IXGBE_DCB
49ce9c2c 3580/**
2f90b865
AD		 3581 * ixgbe_configure_dcb - Configure DCB hardware
3582 * @adapter: ixgbe adapter struct
3583 *
3584 * This is called by the driver on open to configure the DCB hardware.
3585 * This is also called by the gennetlink interface when reconfiguring
3586 * the DCB state.
3587 */
3588static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
3589{
3590 struct ixgbe_hw *hw = &adapter->hw;
9806307a 3591 int max_frame = adapter->netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
2f90b865 3592
67ebd791
AD		 3593 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) {
3594 if (hw->mac.type == ixgbe_mac_82598EB)
3595 netif_set_gso_max_size(adapter->netdev, 65536);
3596 return;
3597 }
3598
3599 if (hw->mac.type == ixgbe_mac_82598EB)
3600 netif_set_gso_max_size(adapter->netdev, 32768);
3601
2f90b865 3602 hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true);
01fa7d90 3603
971060b1 3604#ifdef IXGBE_FCOE
b120818e
JF		 3605 if (adapter->netdev->features & NETIF_F_FCOE_MTU)
3606 max_frame = max(max_frame, IXGBE_FCOE_JUMBO_FRAME_SIZE);
c27931da 3607#endif
b120818e
JF		 3608
3609 /* reconfigure the hardware */
3610 if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE) {
c27931da
JF		 3611 ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame,
3612 DCB_TX_CONFIG);
3613 ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame,
3614 DCB_RX_CONFIG);
3615 ixgbe_dcb_hw_config(hw, &adapter->dcb_cfg);
b120818e
JF		 3616 } else if (adapter->ixgbe_ieee_ets && adapter->ixgbe_ieee_pfc) {
3617 ixgbe_dcb_hw_ets(&adapter->hw,
3618 adapter->ixgbe_ieee_ets,
3619 max_frame);
3620 ixgbe_dcb_hw_pfc_config(&adapter->hw,
3621 adapter->ixgbe_ieee_pfc->pfc_en,
3622 adapter->ixgbe_ieee_ets->prio_tc);
c27931da 3623 }
8187cd48
JF		 3624
3625 /* Enable RSS Hash per TC */
3626 if (hw->mac.type != ixgbe_mac_82598EB) {
4ae63730
AD		 3627 u32 msb = 0;
3628 u16 rss_i = adapter->ring_feature[RING_F_RSS].indices - 1;
8187cd48 3629
d411a936
AD		 3630 while (rss_i) {
3631 msb++;
3632 rss_i >>= 1;
3633 }
8187cd48 3634
4ae63730
AD		 3635 /* write msb to all 8 TCs in one write */
3636 IXGBE_WRITE_REG(hw, IXGBE_RQTC, msb * 0x11111111);
8187cd48 3637 }
2f90b865 3638}
9da712d2
JF		 3639#endif
3640
3641/* Additional bittime to account for IXGBE framing */
3642#define IXGBE_ETH_FRAMING 20
3643
49ce9c2c 3644/**
9da712d2
JF		 3645 * ixgbe_hpbthresh - calculate high water mark for flow control
3646 *
3647 * @adapter: board private structure to calculate for
49ce9c2c 3648 * @pb: packet buffer to calculate
9da712d2
JF		 3649 */
3650static int ixgbe_hpbthresh(struct ixgbe_adapter *adapter, int pb)
3651{
3652 struct ixgbe_hw *hw = &adapter->hw;
3653 struct net_device *dev = adapter->netdev;
3654 int link, tc, kb, marker;
3655 u32 dv_id, rx_pba;
3656
3657 /* Calculate max LAN frame size */
3658 tc = link = dev->mtu + ETH_HLEN + ETH_FCS_LEN + IXGBE_ETH_FRAMING;
3659
3660#ifdef IXGBE_FCOE
3661 /* FCoE traffic class uses FCOE jumbo frames */
800bd607
AD		 3662 if ((dev->features & NETIF_F_FCOE_MTU) &&
3663 (tc < IXGBE_FCOE_JUMBO_FRAME_SIZE) &&
3664 (pb == ixgbe_fcoe_get_tc(adapter)))
3665 tc = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9da712d2
JF		 3666
3667#endif
9da712d2
JF		 3668 /* Calculate delay value for device */
3669 switch (hw->mac.type) {
3670 case ixgbe_mac_X540:
3671 dv_id = IXGBE_DV_X540(link, tc);
3672 break;
3673 default:
3674 dv_id = IXGBE_DV(link, tc);
3675 break;
3676 }
3677
3678 /* Loopback switch introduces additional latency */
3679 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3680 dv_id += IXGBE_B2BT(tc);
3681
3682 /* Delay value is calculated in bit times convert to KB */
3683 kb = IXGBE_BT2KB(dv_id);
3684 rx_pba = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(pb)) >> 10;
3685
3686 marker = rx_pba - kb;
3687
3688 /* It is possible that the packet buffer is not large enough
3689 * to provide required headroom. In this case throw an error
3690 * to user and a do the best we can.
3691 */
3692 if (marker < 0) {
3693 e_warn(drv, "Packet Buffer(%i) can not provide enough"
3694 "headroom to support flow control."
3695 "Decrease MTU or number of traffic classes\n", pb);
3696 marker = tc + 1;
3697 }
3698
3699 return marker;
3700}
3701
49ce9c2c 3702/**
9da712d2
JF		 3703 * ixgbe_lpbthresh - calculate low water mark for for flow control
3704 *
3705 * @adapter: board private structure to calculate for
49ce9c2c 3706 * @pb: packet buffer to calculate
9da712d2
JF		 3707 */
3708static int ixgbe_lpbthresh(struct ixgbe_adapter *adapter)
3709{
3710 struct ixgbe_hw *hw = &adapter->hw;
3711 struct net_device *dev = adapter->netdev;
3712 int tc;
3713 u32 dv_id;
3714
3715 /* Calculate max LAN frame size */
3716 tc = dev->mtu + ETH_HLEN + ETH_FCS_LEN;
3717
3718 /* Calculate delay value for device */
3719 switch (hw->mac.type) {
3720 case ixgbe_mac_X540:
3721 dv_id = IXGBE_LOW_DV_X540(tc);
3722 break;
3723 default:
3724 dv_id = IXGBE_LOW_DV(tc);
3725 break;
3726 }
3727
3728 /* Delay value is calculated in bit times convert to KB */
3729 return IXGBE_BT2KB(dv_id);
3730}
3731
3732/*
3733 * ixgbe_pbthresh_setup - calculate and setup high low water marks
3734 */
3735static void ixgbe_pbthresh_setup(struct ixgbe_adapter *adapter)
3736{
3737 struct ixgbe_hw *hw = &adapter->hw;
3738 int num_tc = netdev_get_num_tc(adapter->netdev);
3739 int i;
3740
3741 if (!num_tc)
3742 num_tc = 1;
3743
3744 hw->fc.low_water = ixgbe_lpbthresh(adapter);
3745
3746 for (i = 0; i < num_tc; i++) {
3747 hw->fc.high_water[i] = ixgbe_hpbthresh(adapter, i);
3748
3749 /* Low water marks must not be larger than high water marks */
3750 if (hw->fc.low_water > hw->fc.high_water[i])
3751 hw->fc.low_water = 0;
3752 }
3753}
3754
80605c65
JF		 3755static void ixgbe_configure_pb(struct ixgbe_adapter *adapter)
3756{
80605c65 3757 struct ixgbe_hw *hw = &adapter->hw;
f7e1027f
AD		 3758 int hdrm;
3759 u8 tc = netdev_get_num_tc(adapter->netdev);
80605c65
JF		 3760
3761 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3762 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
f7e1027f
AD		 3763 hdrm = 32 << adapter->fdir_pballoc;
3764 else
3765 hdrm = 0;
80605c65 3766
f7e1027f 3767 hw->mac.ops.set_rxpba(hw, tc, hdrm, PBA_STRATEGY_EQUAL);
9da712d2 3768 ixgbe_pbthresh_setup(adapter);
80605c65
JF		 3769}
3770
e4911d57
AD		 3771static void ixgbe_fdir_filter_restore(struct ixgbe_adapter *adapter)
3772{
3773 struct ixgbe_hw *hw = &adapter->hw;
3774 struct hlist_node *node, *node2;
3775 struct ixgbe_fdir_filter *filter;
3776
3777 spin_lock(&adapter->fdir_perfect_lock);
3778
3779 if (!hlist_empty(&adapter->fdir_filter_list))
3780 ixgbe_fdir_set_input_mask_82599(hw, &adapter->fdir_mask);
3781
3782 hlist_for_each_entry_safe(filter, node, node2,
3783 &adapter->fdir_filter_list, fdir_node) {
3784 ixgbe_fdir_write_perfect_filter_82599(hw,
1f4d5183
AD		 3785 &filter->filter,
3786 filter->sw_idx,
3787 (filter->action == IXGBE_FDIR_DROP_QUEUE) ?
3788 IXGBE_FDIR_DROP_QUEUE :
3789 adapter->rx_ring[filter->action]->reg_idx);
e4911d57
AD		 3790 }
3791
3792 spin_unlock(&adapter->fdir_perfect_lock);
3793}
3794
9a799d71
AK		 3795static void ixgbe_configure(struct ixgbe_adapter *adapter)
3796{
d2f5e7f3
AS		 3797 struct ixgbe_hw *hw = &adapter->hw;
3798
80605c65 3799 ixgbe_configure_pb(adapter);
7a6b6f51 3800#ifdef CONFIG_IXGBE_DCB
67ebd791 3801 ixgbe_configure_dcb(adapter);
2f90b865 3802#endif
9a799d71 3803
4c1d7b4b 3804 ixgbe_set_rx_mode(adapter->netdev);
f62bbb5e
JG		 3805 ixgbe_restore_vlan(adapter);
3806
eacd73f7
YZ		 3807#ifdef IXGBE_FCOE
3808 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
3809 ixgbe_configure_fcoe(adapter);
3810
3811#endif /* IXGBE_FCOE */
d2f5e7f3
AS		 3812
3813 switch (hw->mac.type) {
3814 case ixgbe_mac_82599EB:
3815 case ixgbe_mac_X540:
3816 hw->mac.ops.disable_rx_buff(hw);
3817 break;
3818 default:
3819 break;
3820 }
3821
c4cf55e5 3822 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
4c1d7b4b
AD		 3823 ixgbe_init_fdir_signature_82599(&adapter->hw,
3824 adapter->fdir_pballoc);
e4911d57
AD		 3825 } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
3826 ixgbe_init_fdir_perfect_82599(&adapter->hw,
3827 adapter->fdir_pballoc);
3828 ixgbe_fdir_filter_restore(adapter);
c4cf55e5 3829 }
4c1d7b4b 3830
d2f5e7f3
AS		 3831 switch (hw->mac.type) {
3832 case ixgbe_mac_82599EB:
3833 case ixgbe_mac_X540:
3834 hw->mac.ops.enable_rx_buff(hw);
3835 break;
3836 default:
3837 break;
3838 }
3839
933d41f1 3840 ixgbe_configure_virtualization(adapter);
c4cf55e5 3841
9a799d71
AK		 3842 ixgbe_configure_tx(adapter);
3843 ixgbe_configure_rx(adapter);
9a799d71
AK		 3844}
3845
e8e26350
PW		 3846static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw)
3847{
3848 switch (hw->phy.type) {
3849 case ixgbe_phy_sfp_avago:
3850 case ixgbe_phy_sfp_ftl:
3851 case ixgbe_phy_sfp_intel:
3852 case ixgbe_phy_sfp_unknown:
ea0a04df
DS		 3853 case ixgbe_phy_sfp_passive_tyco:
3854 case ixgbe_phy_sfp_passive_unknown:
3855 case ixgbe_phy_sfp_active_unknown:
3856 case ixgbe_phy_sfp_ftl_active:
e8e26350 3857 return true;
8917b447
AD		 3858 case ixgbe_phy_nl:
3859 if (hw->mac.type == ixgbe_mac_82598EB)
3860 return true;
e8e26350
PW		 3861 default:
3862 return false;
3863 }
3864}
3865
0ecc061d 3866/**
e8e26350
PW		 3867 * ixgbe_sfp_link_config - set up SFP+ link
3868 * @adapter: pointer to private adapter struct
3869 **/
3870static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter)
3871{
7086400d 3872 /*
52f33af8 3873 * We are assuming the worst case scenario here, and that
7086400d
AD		 3874 * is that an SFP was inserted/removed after the reset
3875 * but before SFP detection was enabled. As such the best
3876 * solution is to just start searching as soon as we start
3877 */
3878 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
3879 adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP;
e8e26350 3880
7086400d 3881 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
e8e26350
PW		 3882}
3883
3884/**
3885 * ixgbe_non_sfp_link_config - set up non-SFP+ link
0ecc061d
PWJ		 3886 * @hw: pointer to private hardware struct
3887 *
3888 * Returns 0 on success, negative on failure
3889 **/
e8e26350 3890static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw)
0ecc061d
PWJ		 3891{
3892 u32 autoneg;
8620a103 3893 bool negotiation, link_up = false;
0ecc061d
PWJ		 3894 u32 ret = IXGBE_ERR_LINK_SETUP;
3895
3896 if (hw->mac.ops.check_link)
3897 ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
3898
3899 if (ret)
3900 goto link_cfg_out;
3901
0b0c2b31
ET		 3902 autoneg = hw->phy.autoneg_advertised;
3903 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
e8e9f696
JP		 3904 ret = hw->mac.ops.get_link_capabilities(hw, &autoneg,
3905 &negotiation);
0ecc061d
PWJ		 3906 if (ret)
3907 goto link_cfg_out;
3908
8620a103
MC		 3909 if (hw->mac.ops.setup_link)
3910 ret = hw->mac.ops.setup_link(hw, autoneg, negotiation, link_up);
0ecc061d
PWJ		 3911link_cfg_out:
3912 return ret;
3913}
3914
a34bcfff 3915static void ixgbe_setup_gpie(struct ixgbe_adapter *adapter)
9a799d71 3916{
9a799d71 3917 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 3918 u32 gpie = 0;
9a799d71 3919
9b471446 3920 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
a34bcfff
AD		 3921 gpie = IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
3922 IXGBE_GPIE_OCD;
3923 gpie |= IXGBE_GPIE_EIAME;
9b471446
JB		 3924 /*
3925 * use EIAM to auto-mask when MSI-X interrupt is asserted
3926 * this saves a register write for every interrupt
3927 */
3928 switch (hw->mac.type) {
3929 case ixgbe_mac_82598EB:
3930 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3931 break;
9b471446 3932 case ixgbe_mac_82599EB:
b93a2226
DS		 3933 case ixgbe_mac_X540:
3934 default:
9b471446
JB		 3935 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
3936 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
3937 break;
3938 }
3939 } else {
021230d4
AV		 3940 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
3941 * specifically only auto mask tx and rx interrupts */
3942 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3943 }
9a799d71 3944
a34bcfff
AD		 3945 /* XXX: to interrupt immediately for EICS writes, enable this */
3946 /* gpie |= IXGBE_GPIE_EIMEN; */
3947
3948 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3949 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
3950 gpie |= IXGBE_GPIE_VTMODE_64;
119fc60a
MC		 3951 }
3952
5fdd31f9 3953 /* Enable Thermal over heat sensor interrupt */
f3df98ec
DS		 3954 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
3955 switch (adapter->hw.mac.type) {
3956 case ixgbe_mac_82599EB:
3957 gpie |= IXGBE_SDP0_GPIEN;
3958 break;
3959 case ixgbe_mac_X540:
3960 gpie |= IXGBE_EIMS_TS;
3961 break;
3962 default:
3963 break;
3964 }
3965 }
5fdd31f9 3966
a34bcfff
AD		 3967 /* Enable fan failure interrupt */
3968 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
0befdb3e 3969 gpie |= IXGBE_SDP1_GPIEN;
0befdb3e 3970
2698b208 3971 if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350
PW		 3972 gpie |= IXGBE_SDP1_GPIEN;
3973 gpie |= IXGBE_SDP2_GPIEN;
2698b208 3974 }
a34bcfff
AD		 3975
3976 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3977}
3978
c7ccde0f 3979static void ixgbe_up_complete(struct ixgbe_adapter *adapter)
a34bcfff
AD		 3980{
3981 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 3982 int err;
a34bcfff
AD		 3983 u32 ctrl_ext;
3984
3985 ixgbe_get_hw_control(adapter);
3986 ixgbe_setup_gpie(adapter);
e8e26350 3987
9a799d71
AK		 3988 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
3989 ixgbe_configure_msix(adapter);
3990 else
3991 ixgbe_configure_msi_and_legacy(adapter);
3992
c6ecf39a
DS		 3993 /* enable the optics for both mult-speed fiber and 82599 SFP+ fiber */
3994 if (hw->mac.ops.enable_tx_laser &&
3995 ((hw->phy.multispeed_fiber) ||
9f911707 3996 ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
c6ecf39a 3997 (hw->mac.type == ixgbe_mac_82599EB))))
61fac744
PW		 3998 hw->mac.ops.enable_tx_laser(hw);
3999
9a799d71 4000 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 4001 ixgbe_napi_enable_all(adapter);
4002
73c4b7cd
AD		 4003 if (ixgbe_is_sfp(hw)) {
4004 ixgbe_sfp_link_config(adapter);
4005 } else {
4006 err = ixgbe_non_sfp_link_config(hw);
4007 if (err)
4008 e_err(probe, "link_config FAILED %d\n", err);
4009 }
4010
021230d4
AV		 4011 /* clear any pending interrupts, may auto mask */
4012 IXGBE_READ_REG(hw, IXGBE_EICR);
6af3b9eb 4013 ixgbe_irq_enable(adapter, true, true);
9a799d71 4014
bf069c97
DS		 4015 /*
4016 * If this adapter has a fan, check to see if we had a failure
4017 * before we enabled the interrupt.
4018 */
4019 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
4020 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
4021 if (esdp & IXGBE_ESDP_SDP1)
396e799c 4022 e_crit(drv, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 4023 }
4024
1da100bb 4025 /* enable transmits */
477de6ed 4026 netif_tx_start_all_queues(adapter->netdev);
1da100bb 4027
9a799d71
AK		 4028 /* bring the link up in the watchdog, this could race with our first
4029 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 4030 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
4031 adapter->link_check_timeout = jiffies;
7086400d 4032 mod_timer(&adapter->service_timer, jiffies);
c9205697
GR		 4033
4034 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
4035 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
4036 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
4037 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
9a799d71
AK		 4038}
4039
d4f80882
AV		 4040void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
4041{
4042 WARN_ON(in_interrupt());
7086400d
AD		 4043 /* put off any impending NetWatchDogTimeout */
4044 adapter->netdev->trans_start = jiffies;
4045
d4f80882 4046 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
032b4325 4047 usleep_range(1000, 2000);
d4f80882 4048 ixgbe_down(adapter);
5809a1ae
GR		 4049 /*
4050 * If SR-IOV enabled then wait a bit before bringing the adapter
4051 * back up to give the VFs time to respond to the reset. The
4052 * two second wait is based upon the watchdog timer cycle in
4053 * the VF driver.
4054 */
4055 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4056 msleep(2000);
d4f80882
AV		 4057 ixgbe_up(adapter);
4058 clear_bit(__IXGBE_RESETTING, &adapter->state);
4059}
4060
c7ccde0f 4061void ixgbe_up(struct ixgbe_adapter *adapter)
9a799d71
AK		 4062{
4063 /* hardware has been reset, we need to reload some things */
4064 ixgbe_configure(adapter);
4065
c7ccde0f 4066 ixgbe_up_complete(adapter);
9a799d71
AK		 4067}
4068
4069void ixgbe_reset(struct ixgbe_adapter *adapter)
4070{
c44ade9e 4071 struct ixgbe_hw *hw = &adapter->hw;
8ca783ab
DS		 4072 int err;
4073
7086400d
AD		 4074 /* lock SFP init bit to prevent race conditions with the watchdog */
4075 while (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
4076 usleep_range(1000, 2000);
4077
4078 /* clear all SFP and link config related flags while holding SFP_INIT */
4079 adapter->flags2 &= ~(IXGBE_FLAG2_SEARCH_FOR_SFP |
4080 IXGBE_FLAG2_SFP_NEEDS_RESET);
4081 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
4082
8ca783ab 4083 err = hw->mac.ops.init_hw(hw);
da4dd0f7
PWJ		 4084 switch (err) {
4085 case 0:
4086 case IXGBE_ERR_SFP_NOT_PRESENT:
7086400d 4087 case IXGBE_ERR_SFP_NOT_SUPPORTED:
da4dd0f7
PWJ		 4088 break;
4089 case IXGBE_ERR_MASTER_REQUESTS_PENDING:
849c4542 4090 e_dev_err("master disable timed out\n");
da4dd0f7 4091 break;
794caeb2
PWJ		 4092 case IXGBE_ERR_EEPROM_VERSION:
4093 /* We are running on a pre-production device, log a warning */
849c4542 4094 e_dev_warn("This device is a pre-production adapter/LOM. "
52f33af8 4095 "Please be aware there may be issues associated with "
849c4542
ET		 4096 "your hardware. If you are experiencing problems "
4097 "please contact your Intel or hardware "
4098 "representative who provided you with this "
4099 "hardware.\n");
794caeb2 4100 break;
da4dd0f7 4101 default:
849c4542 4102 e_dev_err("Hardware Error: %d\n", err);
da4dd0f7 4103 }
9a799d71 4104
7086400d
AD		 4105 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
4106
9a799d71 4107 /* reprogram the RAR[0] in case user changed it. */
1cdd1ec8
GR		 4108 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
4109 IXGBE_RAH_AV);
9a799d71
AK		 4110}
4111
f800326d
AD		 4112/**
4113 * ixgbe_init_rx_page_offset - initialize page offset values for Rx buffers
4114 * @rx_ring: ring to setup
4115 *
4116 * On many IA platforms the L1 cache has a critical stride of 4K, this
4117 * results in each receive buffer starting in the same cache set. To help
4118 * reduce the pressure on this cache set we can interleave the offsets so
4119 * that only every other buffer will be in the same cache set.
4120 **/
4121static void ixgbe_init_rx_page_offset(struct ixgbe_ring *rx_ring)
4122{
4123 struct ixgbe_rx_buffer *rx_buffer = rx_ring->rx_buffer_info;
4124 u16 i;
4125
4126 for (i = 0; i < rx_ring->count; i += 2) {
4127 rx_buffer[0].page_offset = 0;
4128 rx_buffer[1].page_offset = ixgbe_rx_bufsz(rx_ring);
4129 rx_buffer = &rx_buffer[2];
4130 }
4131}
4132
9a799d71
AK		 4133/**
4134 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
9a799d71
AK		 4135 * @rx_ring: ring to free buffers from
4136 **/
b6ec895e 4137static void ixgbe_clean_rx_ring(struct ixgbe_ring *rx_ring)
9a799d71 4138{
b6ec895e 4139 struct device *dev = rx_ring->dev;
9a799d71 4140 unsigned long size;
b6ec895e 4141 u16 i;
9a799d71 4142
84418e3b
AD		 4143 /* ring already cleared, nothing to do */
4144 if (!rx_ring->rx_buffer_info)
4145 return;
9a799d71 4146
84418e3b 4147 /* Free all the Rx ring sk_buffs */
9a799d71 4148 for (i = 0; i < rx_ring->count; i++) {
f800326d
AD		 4149 struct ixgbe_rx_buffer *rx_buffer;
4150
4151 rx_buffer = &rx_ring->rx_buffer_info[i];
4152 if (rx_buffer->skb) {
4153 struct sk_buff *skb = rx_buffer->skb;
4154 if (IXGBE_CB(skb)->page_released) {
4155 dma_unmap_page(dev,
4156 IXGBE_CB(skb)->dma,
4157 ixgbe_rx_bufsz(rx_ring),
4158 DMA_FROM_DEVICE);
4159 IXGBE_CB(skb)->page_released = false;
4c1975d7
AD		 4160 }
4161 dev_kfree_skb(skb);
9a799d71 4162 }
f800326d
AD		 4163 rx_buffer->skb = NULL;
4164 if (rx_buffer->dma)
4165 dma_unmap_page(dev, rx_buffer->dma,
4166 ixgbe_rx_pg_size(rx_ring),
4167 DMA_FROM_DEVICE);
4168 rx_buffer->dma = 0;
4169 if (rx_buffer->page)
dd411ec4
AD		 4170 __free_pages(rx_buffer->page,
4171 ixgbe_rx_pg_order(rx_ring));
f800326d 4172 rx_buffer->page = NULL;
9a799d71
AK		 4173 }
4174
4175 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
4176 memset(rx_ring->rx_buffer_info, 0, size);
4177
f800326d
AD		 4178 ixgbe_init_rx_page_offset(rx_ring);
4179
9a799d71
AK		 4180 /* Zero out the descriptor ring */
4181 memset(rx_ring->desc, 0, rx_ring->size);
4182
f800326d 4183 rx_ring->next_to_alloc = 0;
9a799d71
AK		 4184 rx_ring->next_to_clean = 0;
4185 rx_ring->next_to_use = 0;
9a799d71
AK		 4186}
4187
4188/**
4189 * ixgbe_clean_tx_ring - Free Tx Buffers
9a799d71
AK		 4190 * @tx_ring: ring to be cleaned
4191 **/
b6ec895e 4192static void ixgbe_clean_tx_ring(struct ixgbe_ring *tx_ring)
9a799d71
AK		 4193{
4194 struct ixgbe_tx_buffer *tx_buffer_info;
4195 unsigned long size;
b6ec895e 4196 u16 i;
9a799d71 4197
84418e3b
AD		 4198 /* ring already cleared, nothing to do */
4199 if (!tx_ring->tx_buffer_info)
4200 return;
9a799d71 4201
84418e3b 4202 /* Free all the Tx ring sk_buffs */
9a799d71
AK		 4203 for (i = 0; i < tx_ring->count; i++) {
4204 tx_buffer_info = &tx_ring->tx_buffer_info[i];
b6ec895e 4205 ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer_info);
9a799d71
AK		 4206 }
4207
dad8a3b3
JF		 4208 netdev_tx_reset_queue(txring_txq(tx_ring));
4209
9a799d71
AK		 4210 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
4211 memset(tx_ring->tx_buffer_info, 0, size);
4212
4213 /* Zero out the descriptor ring */
4214 memset(tx_ring->desc, 0, tx_ring->size);
4215
4216 tx_ring->next_to_use = 0;
4217 tx_ring->next_to_clean = 0;
9a799d71
AK		 4218}
4219
4220/**
021230d4 4221 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 4222 * @adapter: board private structure
4223 **/
021230d4 4224static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 4225{
4226 int i;
4227
021230d4 4228 for (i = 0; i < adapter->num_rx_queues; i++)
b6ec895e 4229 ixgbe_clean_rx_ring(adapter->rx_ring[i]);
9a799d71
AK		 4230}
4231
4232/**
021230d4 4233 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 4234 * @adapter: board private structure
4235 **/
021230d4 4236static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 4237{
4238 int i;
4239
021230d4 4240 for (i = 0; i < adapter->num_tx_queues; i++)
b6ec895e 4241 ixgbe_clean_tx_ring(adapter->tx_ring[i]);
9a799d71
AK		 4242}
4243
e4911d57
AD		 4244static void ixgbe_fdir_filter_exit(struct ixgbe_adapter *adapter)
4245{
4246 struct hlist_node *node, *node2;
4247 struct ixgbe_fdir_filter *filter;
4248
4249 spin_lock(&adapter->fdir_perfect_lock);
4250
4251 hlist_for_each_entry_safe(filter, node, node2,
4252 &adapter->fdir_filter_list, fdir_node) {
4253 hlist_del(&filter->fdir_node);
4254 kfree(filter);
4255 }
4256 adapter->fdir_filter_count = 0;
4257
4258 spin_unlock(&adapter->fdir_perfect_lock);
4259}
4260
9a799d71
AK		 4261void ixgbe_down(struct ixgbe_adapter *adapter)
4262{
4263 struct net_device *netdev = adapter->netdev;
7f821875 4264 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 4265 u32 rxctrl;
bf29ee6c 4266 int i;
9a799d71
AK		 4267
4268 /* signal that we are down to the interrupt handler */
4269 set_bit(__IXGBE_DOWN, &adapter->state);
4270
4271 /* disable receives */
7f821875
JB		 4272 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
4273 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71 4274
2d39d576
YZ		 4275 /* disable all enabled rx queues */
4276 for (i = 0; i < adapter->num_rx_queues; i++)
4277 /* this call also flushes the previous write */
4278 ixgbe_disable_rx_queue(adapter, adapter->rx_ring[i]);
4279
032b4325 4280 usleep_range(10000, 20000);
9a799d71 4281
7f821875
JB		 4282 netif_tx_stop_all_queues(netdev);
4283
7086400d 4284 /* call carrier off first to avoid false dev_watchdog timeouts */
c0dfb90e
JF		 4285 netif_carrier_off(netdev);
4286 netif_tx_disable(netdev);
4287
4288 ixgbe_irq_disable(adapter);
4289
4290 ixgbe_napi_disable_all(adapter);
4291
d034acf1
AD		 4292 adapter->flags2 &= ~(IXGBE_FLAG2_FDIR_REQUIRES_REINIT |
4293 IXGBE_FLAG2_RESET_REQUESTED);
7086400d
AD		 4294 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
4295
4296 del_timer_sync(&adapter->service_timer);
4297
34cecbbf 4298 if (adapter->num_vfs) {
8e34d1aa
AD		 4299 /* Clear EITR Select mapping */
4300 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0);
34cecbbf
AD		 4301
4302 /* Mark all the VFs as inactive */
4303 for (i = 0 ; i < adapter->num_vfs; i++)
3db1cd5c 4304 adapter->vfinfo[i].clear_to_send = false;
34cecbbf 4305
34cecbbf
AD		 4306 /* ping all the active vfs to let them know we are going down */
4307 ixgbe_ping_all_vfs(adapter);
4308
4309 /* Disable all VFTE/VFRE TX/RX */
4310 ixgbe_disable_tx_rx(adapter);
b25ebfd2
PW		 4311 }
4312
7f821875
JB		 4313 /* disable transmits in the hardware now that interrupts are off */
4314 for (i = 0; i < adapter->num_tx_queues; i++) {
bf29ee6c 4315 u8 reg_idx = adapter->tx_ring[i]->reg_idx;
34cecbbf 4316 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH);
7f821875 4317 }
34cecbbf
AD		 4318
4319 /* Disable the Tx DMA engine on 82599 and X540 */
bd508178
AD		 4320 switch (hw->mac.type) {
4321 case ixgbe_mac_82599EB:
b93a2226 4322 case ixgbe_mac_X540:
88512539 4323 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL,
e8e9f696
JP		 4324 (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) &
4325 ~IXGBE_DMATXCTL_TE));
bd508178
AD		 4326 break;
4327 default:
4328 break;
4329 }
7f821875 4330
6f4a0e45
PL		 4331 if (!pci_channel_offline(adapter->pdev))
4332 ixgbe_reset(adapter);
c6ecf39a
DS		 4333
4334 /* power down the optics for multispeed fiber and 82599 SFP+ fiber */
4335 if (hw->mac.ops.disable_tx_laser &&
4336 ((hw->phy.multispeed_fiber) ||
9f911707 4337 ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
c6ecf39a
DS		 4338 (hw->mac.type == ixgbe_mac_82599EB))))
4339 hw->mac.ops.disable_tx_laser(hw);
4340
9a799d71
AK		 4341 ixgbe_clean_all_tx_rings(adapter);
4342 ixgbe_clean_all_rx_rings(adapter);
4343
5dd2d332 4344#ifdef CONFIG_IXGBE_DCA
96b0e0f6 4345 /* since we reset the hardware DCA settings were cleared */
e35ec126 4346 ixgbe_setup_dca(adapter);
96b0e0f6 4347#endif
9a799d71
AK		 4348}
4349
9a799d71
AK		 4350/**
4351 * ixgbe_tx_timeout - Respond to a Tx Hang
4352 * @netdev: network interface device structure
4353 **/
4354static void ixgbe_tx_timeout(struct net_device *netdev)
4355{
4356 struct ixgbe_adapter *adapter = netdev_priv(netdev);
4357
4358 /* Do the reset outside of interrupt context */
c83c6cbd 4359 ixgbe_tx_timeout_reset(adapter);
9a799d71
AK		 4360}
4361
9a799d71
AK		 4362/**
4363 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
4364 * @adapter: board private structure to initialize
4365 *
4366 * ixgbe_sw_init initializes the Adapter private data structure.
4367 * Fields are initialized based on PCI device information and
4368 * OS network device settings (MTU size).
4369 **/
4370static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
4371{
4372 struct ixgbe_hw *hw = &adapter->hw;
4373 struct pci_dev *pdev = adapter->pdev;
021230d4 4374 unsigned int rss;
7a6b6f51 4375#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4376 int j;
4377 struct tc_configuration *tc;
4378#endif
021230d4 4379
c44ade9e
JB		 4380 /* PCI config space info */
4381
4382 hw->vendor_id = pdev->vendor;
4383 hw->device_id = pdev->device;
4384 hw->revision_id = pdev->revision;
4385 hw->subsystem_vendor_id = pdev->subsystem_vendor;
4386 hw->subsystem_device_id = pdev->subsystem_device;
4387
021230d4 4388 /* Set capability flags */
3ed69d7e 4389 rss = min_t(int, IXGBE_MAX_RSS_INDICES, num_online_cpus());
c087663e 4390 adapter->ring_feature[RING_F_RSS].limit = rss;
021230d4 4391 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
bd508178
AD		 4392 switch (hw->mac.type) {
4393 case ixgbe_mac_82598EB:
bf069c97
DS		 4394 if (hw->device_id == IXGBE_DEV_ID_82598AT)
4395 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
49c7ffbe 4396 adapter->max_q_vectors = MAX_Q_VECTORS_82598;
bd508178 4397 break;
b93a2226 4398 case ixgbe_mac_X540:
4f51bf70
JK		 4399 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
4400 case ixgbe_mac_82599EB:
49c7ffbe 4401 adapter->max_q_vectors = MAX_Q_VECTORS_82599;
0c19d6af
PWJ		 4402 adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE;
4403 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
119fc60a
MC		 4404 if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM)
4405 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
45b9f509
AD		 4406 /* Flow Director hash filters enabled */
4407 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
4408 adapter->atr_sample_rate = 20;
c087663e 4409 adapter->ring_feature[RING_F_FDIR].limit =
e8e9f696 4410 IXGBE_MAX_FDIR_INDICES;
c04f6ca8 4411 adapter->fdir_pballoc = IXGBE_FDIR_PBALLOC_64K;
eacd73f7 4412#ifdef IXGBE_FCOE
0d551589
YZ		 4413 adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE;
4414 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
61a0f421 4415#ifdef CONFIG_IXGBE_DCB
6ee16520 4416 /* Default traffic class to use for FCoE */
56075a98 4417 adapter->fcoe.up = IXGBE_FCOE_DEFTC;
61a0f421 4418#endif
eacd73f7 4419#endif /* IXGBE_FCOE */
bd508178
AD		 4420 break;
4421 default:
4422 break;
f8212f97 4423 }
2f90b865 4424
1fc5f038
AD		 4425 /* n-tuple support exists, always init our spinlock */
4426 spin_lock_init(&adapter->fdir_perfect_lock);
4427
7a6b6f51 4428#ifdef CONFIG_IXGBE_DCB
4de2a022
JF		 4429 switch (hw->mac.type) {
4430 case ixgbe_mac_X540:
4431 adapter->dcb_cfg.num_tcs.pg_tcs = X540_TRAFFIC_CLASS;
4432 adapter->dcb_cfg.num_tcs.pfc_tcs = X540_TRAFFIC_CLASS;
4433 break;
4434 default:
4435 adapter->dcb_cfg.num_tcs.pg_tcs = MAX_TRAFFIC_CLASS;
4436 adapter->dcb_cfg.num_tcs.pfc_tcs = MAX_TRAFFIC_CLASS;
4437 break;
4438 }
4439
2f90b865
AD		 4440 /* Configure DCB traffic classes */
4441 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
4442 tc = &adapter->dcb_cfg.tc_config[j];
4443 tc->path[DCB_TX_CONFIG].bwg_id = 0;
4444 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
4445 tc->path[DCB_RX_CONFIG].bwg_id = 0;
4446 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
4447 tc->dcb_pfc = pfc_disabled;
4448 }
4de2a022
JF		 4449
4450 /* Initialize default user to priority mapping, UPx->TC0 */
4451 tc = &adapter->dcb_cfg.tc_config[0];
4452 tc->path[DCB_TX_CONFIG].up_to_tc_bitmap = 0xFF;
4453 tc->path[DCB_RX_CONFIG].up_to_tc_bitmap = 0xFF;
4454
2f90b865
AD		 4455 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
4456 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
264857b8 4457 adapter->dcb_cfg.pfc_mode_enable = false;
2f90b865 4458 adapter->dcb_set_bitmap = 0x00;
3032309b 4459 adapter->dcbx_cap = DCB_CAP_DCBX_HOST | DCB_CAP_DCBX_VER_CEE;
f525c6d2
JF		 4460 memcpy(&adapter->temp_dcb_cfg, &adapter->dcb_cfg,
4461 sizeof(adapter->temp_dcb_cfg));
2f90b865
AD		 4462
4463#endif
9a799d71
AK		 4464
4465 /* default flow control settings */
cd7664f6 4466 hw->fc.requested_mode = ixgbe_fc_full;
71fd570b 4467 hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */
9da712d2 4468 ixgbe_pbthresh_setup(adapter);
2b9ade93
JB		 4469 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
4470 hw->fc.send_xon = true;
71fd570b 4471 hw->fc.disable_fc_autoneg = false;
9a799d71 4472
30efa5a3 4473 /* enable itr by default in dynamic mode */
f7554a2b 4474 adapter->rx_itr_setting = 1;
f7554a2b 4475 adapter->tx_itr_setting = 1;
30efa5a3 4476
30efa5a3
JB		 4477 /* set default ring sizes */
4478 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
4479 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
4480
bd198058 4481 /* set default work limits */
59224555 4482 adapter->tx_work_limit = IXGBE_DEFAULT_TX_WORK;
bd198058 4483
9a799d71 4484 /* initialize eeprom parameters */
c44ade9e 4485 if (ixgbe_init_eeprom_params_generic(hw)) {
849c4542 4486 e_dev_err("EEPROM initialization failed\n");
9a799d71
AK		 4487 return -EIO;
4488 }
4489
9a799d71
AK		 4490 set_bit(__IXGBE_DOWN, &adapter->state);
4491
4492 return 0;
4493}
4494
4495/**
4496 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
3a581073 4497 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4498 *
4499 * Return 0 on success, negative on failure
4500 **/
b6ec895e 4501int ixgbe_setup_tx_resources(struct ixgbe_ring *tx_ring)
9a799d71 4502{
b6ec895e 4503 struct device *dev = tx_ring->dev;
de88eeeb
AD		 4504 int orig_node = dev_to_node(dev);
4505 int numa_node = -1;
9a799d71
AK		 4506 int size;
4507
3a581073 4508 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
de88eeeb
AD		 4509
4510 if (tx_ring->q_vector)
4511 numa_node = tx_ring->q_vector->numa_node;
4512
4513 tx_ring->tx_buffer_info = vzalloc_node(size, numa_node);
1a6c14a2 4514 if (!tx_ring->tx_buffer_info)
89bf67f1 4515 tx_ring->tx_buffer_info = vzalloc(size);
e01c31a5
JB		 4516 if (!tx_ring->tx_buffer_info)
4517 goto err;
9a799d71
AK		 4518
4519 /* round up to nearest 4K */
12207e49 4520 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
3a581073 4521 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 4522
de88eeeb
AD		 4523 set_dev_node(dev, numa_node);
4524 tx_ring->desc = dma_alloc_coherent(dev,
4525 tx_ring->size,
4526 &tx_ring->dma,
4527 GFP_KERNEL);
4528 set_dev_node(dev, orig_node);
4529 if (!tx_ring->desc)
4530 tx_ring->desc = dma_alloc_coherent(dev, tx_ring->size,
4531 &tx_ring->dma, GFP_KERNEL);
e01c31a5
JB		 4532 if (!tx_ring->desc)
4533 goto err;
9a799d71 4534
3a581073
JB		 4535 tx_ring->next_to_use = 0;
4536 tx_ring->next_to_clean = 0;
9a799d71 4537 return 0;
e01c31a5
JB		 4538
4539err:
4540 vfree(tx_ring->tx_buffer_info);
4541 tx_ring->tx_buffer_info = NULL;
b6ec895e 4542 dev_err(dev, "Unable to allocate memory for the Tx descriptor ring\n");
e01c31a5 4543 return -ENOMEM;
9a799d71
AK		 4544}
4545
69888674
AD		 4546/**
4547 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
4548 * @adapter: board private structure
4549 *
4550 * If this function returns with an error, then it's possible one or
4551 * more of the rings is populated (while the rest are not). It is the
4552 * callers duty to clean those orphaned rings.
4553 *
4554 * Return 0 on success, negative on failure
4555 **/
4556static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
4557{
4558 int i, err = 0;
4559
4560 for (i = 0; i < adapter->num_tx_queues; i++) {
b6ec895e 4561 err = ixgbe_setup_tx_resources(adapter->tx_ring[i]);
69888674
AD		 4562 if (!err)
4563 continue;
de3d5b94 4564
396e799c 4565 e_err(probe, "Allocation for Tx Queue %u failed\n", i);
de3d5b94 4566 goto err_setup_tx;
69888674
AD		 4567 }
4568
de3d5b94
AD		 4569 return 0;
4570err_setup_tx:
4571 /* rewind the index freeing the rings as we go */
4572 while (i--)
4573 ixgbe_free_tx_resources(adapter->tx_ring[i]);
69888674
AD		 4574 return err;
4575}
4576
9a799d71
AK		 4577/**
4578 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
3a581073 4579 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4580 *
4581 * Returns 0 on success, negative on failure
4582 **/
b6ec895e 4583int ixgbe_setup_rx_resources(struct ixgbe_ring *rx_ring)
9a799d71 4584{
b6ec895e 4585 struct device *dev = rx_ring->dev;
de88eeeb
AD		 4586 int orig_node = dev_to_node(dev);
4587 int numa_node = -1;
021230d4 4588 int size;
9a799d71 4589
3a581073 4590 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
de88eeeb
AD		 4591
4592 if (rx_ring->q_vector)
4593 numa_node = rx_ring->q_vector->numa_node;
4594
4595 rx_ring->rx_buffer_info = vzalloc_node(size, numa_node);
1a6c14a2 4596 if (!rx_ring->rx_buffer_info)
89bf67f1 4597 rx_ring->rx_buffer_info = vzalloc(size);
b6ec895e
AD		 4598 if (!rx_ring->rx_buffer_info)
4599 goto err;
9a799d71 4600
9a799d71 4601 /* Round up to nearest 4K */
3a581073
JB		 4602 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
4603 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 4604
de88eeeb
AD		 4605 set_dev_node(dev, numa_node);
4606 rx_ring->desc = dma_alloc_coherent(dev,
4607 rx_ring->size,
4608 &rx_ring->dma,
4609 GFP_KERNEL);
4610 set_dev_node(dev, orig_node);
4611 if (!rx_ring->desc)
4612 rx_ring->desc = dma_alloc_coherent(dev, rx_ring->size,
4613 &rx_ring->dma, GFP_KERNEL);
b6ec895e
AD		 4614 if (!rx_ring->desc)
4615 goto err;
9a799d71 4616
3a581073
JB		 4617 rx_ring->next_to_clean = 0;
4618 rx_ring->next_to_use = 0;
9a799d71 4619
f800326d
AD		 4620 ixgbe_init_rx_page_offset(rx_ring);
4621
9a799d71 4622 return 0;
b6ec895e
AD		 4623err:
4624 vfree(rx_ring->rx_buffer_info);
4625 rx_ring->rx_buffer_info = NULL;
4626 dev_err(dev, "Unable to allocate memory for the Rx descriptor ring\n");
177db6ff 4627 return -ENOMEM;
9a799d71
AK		 4628}
4629
69888674
AD		 4630/**
4631 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
4632 * @adapter: board private structure
4633 *
4634 * If this function returns with an error, then it's possible one or
4635 * more of the rings is populated (while the rest are not). It is the
4636 * callers duty to clean those orphaned rings.
4637 *
4638 * Return 0 on success, negative on failure
4639 **/
69888674
AD		 4640static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
4641{
4642 int i, err = 0;
4643
4644 for (i = 0; i < adapter->num_rx_queues; i++) {
b6ec895e 4645 err = ixgbe_setup_rx_resources(adapter->rx_ring[i]);
69888674
AD		 4646 if (!err)
4647 continue;
de3d5b94 4648
396e799c 4649 e_err(probe, "Allocation for Rx Queue %u failed\n", i);
de3d5b94 4650 goto err_setup_rx;
69888674
AD		 4651 }
4652
de3d5b94
AD		 4653 return 0;
4654err_setup_rx:
4655 /* rewind the index freeing the rings as we go */
4656 while (i--)
4657 ixgbe_free_rx_resources(adapter->rx_ring[i]);
69888674
AD		 4658 return err;
4659}
4660
9a799d71
AK		 4661/**
4662 * ixgbe_free_tx_resources - Free Tx Resources per Queue
9a799d71
AK		 4663 * @tx_ring: Tx descriptor ring for a specific queue
4664 *
4665 * Free all transmit software resources
4666 **/
b6ec895e 4667void ixgbe_free_tx_resources(struct ixgbe_ring *tx_ring)
9a799d71 4668{
b6ec895e 4669 ixgbe_clean_tx_ring(tx_ring);
9a799d71
AK		 4670
4671 vfree(tx_ring->tx_buffer_info);
4672 tx_ring->tx_buffer_info = NULL;
4673
b6ec895e
AD		 4674 /* if not set, then don't free */
4675 if (!tx_ring->desc)
4676 return;
4677
4678 dma_free_coherent(tx_ring->dev, tx_ring->size,
4679 tx_ring->desc, tx_ring->dma);
9a799d71
AK		 4680
4681 tx_ring->desc = NULL;
4682}
4683
4684/**
4685 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
4686 * @adapter: board private structure
4687 *
4688 * Free all transmit software resources
4689 **/
4690static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
4691{
4692 int i;
4693
4694 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4695 if (adapter->tx_ring[i]->desc)
b6ec895e 4696 ixgbe_free_tx_resources(adapter->tx_ring[i]);
9a799d71
AK		 4697}
4698
4699/**
b4617240 4700 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 4701 * @rx_ring: ring to clean the resources from
4702 *
4703 * Free all receive software resources
4704 **/
b6ec895e 4705void ixgbe_free_rx_resources(struct ixgbe_ring *rx_ring)
9a799d71 4706{
b6ec895e 4707 ixgbe_clean_rx_ring(rx_ring);
9a799d71
AK		 4708
4709 vfree(rx_ring->rx_buffer_info);
4710 rx_ring->rx_buffer_info = NULL;
4711
b6ec895e
AD		 4712 /* if not set, then don't free */
4713 if (!rx_ring->desc)
4714 return;
4715
4716 dma_free_coherent(rx_ring->dev, rx_ring->size,
4717 rx_ring->desc, rx_ring->dma);
9a799d71
AK		 4718
4719 rx_ring->desc = NULL;
4720}
4721
4722/**
4723 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
4724 * @adapter: board private structure
4725 *
4726 * Free all receive software resources
4727 **/
4728static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
4729{
4730 int i;
4731
4732 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4733 if (adapter->rx_ring[i]->desc)
b6ec895e 4734 ixgbe_free_rx_resources(adapter->rx_ring[i]);
9a799d71
AK		 4735}
4736
9a799d71
AK		 4737/**
4738 * ixgbe_change_mtu - Change the Maximum Transfer Unit
4739 * @netdev: network interface device structure
4740 * @new_mtu: new value for maximum frame size
4741 *
4742 * Returns 0 on success, negative on failure
4743 **/
4744static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
4745{
4746 struct ixgbe_adapter *adapter = netdev_priv(netdev);
4747 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
4748
42c783c5 4749 /* MTU < 68 is an error and causes problems on some kernels */
655309e9
AD		 4750 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
4751 return -EINVAL;
4752
4753 /*
4754 * For 82599EB we cannot allow PF to change MTU greater than 1500
4755 * in SR-IOV mode as it may cause buffer overruns in guest VFs that
4756 * don't allocate and chain buffers correctly.
4757 */
4758 if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) &&
4759 (adapter->hw.mac.type == ixgbe_mac_82599EB) &&
4760 (max_frame > MAXIMUM_ETHERNET_VLAN_SIZE))
e9f98072 4761 return -EINVAL;
9a799d71 4762
396e799c 4763 e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu);
655309e9 4764
021230d4 4765 /* must set new MTU before calling down or up */
9a799d71
AK		 4766 netdev->mtu = new_mtu;
4767
d4f80882
AV		 4768 if (netif_running(netdev))
4769 ixgbe_reinit_locked(adapter);
9a799d71
AK		 4770
4771 return 0;
4772}
4773
4774/**
4775 * ixgbe_open - Called when a network interface is made active
4776 * @netdev: network interface device structure
4777 *
4778 * Returns 0 on success, negative value on failure
4779 *
4780 * The open entry point is called when a network interface is made
4781 * active by the system (IFF_UP). At this point all resources needed
4782 * for transmit and receive operations are allocated, the interrupt
4783 * handler is registered with the OS, the watchdog timer is started,
4784 * and the stack is notified that the interface is ready.
4785 **/
4786static int ixgbe_open(struct net_device *netdev)
4787{
4788 struct ixgbe_adapter *adapter = netdev_priv(netdev);
4789 int err;
4bebfaa5
AK		 4790
4791 /* disallow open during test */
4792 if (test_bit(__IXGBE_TESTING, &adapter->state))
4793 return -EBUSY;
9a799d71 4794
54386467
JB		 4795 netif_carrier_off(netdev);
4796
9a799d71
AK		 4797 /* allocate transmit descriptors */
4798 err = ixgbe_setup_all_tx_resources(adapter);
4799 if (err)
4800 goto err_setup_tx;
4801
9a799d71
AK		 4802 /* allocate receive descriptors */
4803 err = ixgbe_setup_all_rx_resources(adapter);
4804 if (err)
4805 goto err_setup_rx;
4806
4807 ixgbe_configure(adapter);
4808
021230d4 4809 err = ixgbe_request_irq(adapter);
9a799d71
AK		 4810 if (err)
4811 goto err_req_irq;
4812
ac802f5d
AD		 4813 /* Notify the stack of the actual queue counts. */
4814 err = netif_set_real_num_tx_queues(netdev,
4815 adapter->num_rx_pools > 1 ? 1 :
4816 adapter->num_tx_queues);
4817 if (err)
4818 goto err_set_queues;
4819
4820
4821 err = netif_set_real_num_rx_queues(netdev,
4822 adapter->num_rx_pools > 1 ? 1 :
4823 adapter->num_rx_queues);
4824 if (err)
4825 goto err_set_queues;
4826
c7ccde0f 4827 ixgbe_up_complete(adapter);
9a799d71
AK		 4828
4829 return 0;
4830
ac802f5d
AD		 4831err_set_queues:
4832 ixgbe_free_irq(adapter);
9a799d71 4833err_req_irq:
a20a1199 4834 ixgbe_free_all_rx_resources(adapter);
de3d5b94 4835err_setup_rx:
a20a1199 4836 ixgbe_free_all_tx_resources(adapter);
de3d5b94 4837err_setup_tx:
9a799d71
AK		 4838 ixgbe_reset(adapter);
4839
4840 return err;
4841}
4842
4843/**
4844 * ixgbe_close - Disables a network interface
4845 * @netdev: network interface device structure
4846 *
4847 * Returns 0, this is not allowed to fail
4848 *
4849 * The close entry point is called when an interface is de-activated
4850 * by the OS. The hardware is still under the drivers control, but
4851 * needs to be disabled. A global MAC reset is issued to stop the
4852 * hardware, and all transmit and receive resources are freed.
4853 **/
4854static int ixgbe_close(struct net_device *netdev)
4855{
4856 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 4857
4858 ixgbe_down(adapter);
4859 ixgbe_free_irq(adapter);
4860
e4911d57
AD		 4861 ixgbe_fdir_filter_exit(adapter);
4862
9a799d71
AK		 4863 ixgbe_free_all_tx_resources(adapter);
4864 ixgbe_free_all_rx_resources(adapter);
4865
5eba3699 4866 ixgbe_release_hw_control(adapter);
9a799d71
AK		 4867
4868 return 0;
4869}
4870
b3c8b4ba
AD		 4871#ifdef CONFIG_PM
4872static int ixgbe_resume(struct pci_dev *pdev)
4873{
c60fbb00
AD		 4874 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
4875 struct net_device *netdev = adapter->netdev;
b3c8b4ba
AD		 4876 u32 err;
4877
4878 pci_set_power_state(pdev, PCI_D0);
4879 pci_restore_state(pdev);
656ab817
DS		 4880 /*
4881 * pci_restore_state clears dev->state_saved so call
4882 * pci_save_state to restore it.
4883 */
4884 pci_save_state(pdev);
9ce77666 4885
4886 err = pci_enable_device_mem(pdev);
b3c8b4ba 4887 if (err) {
849c4542 4888 e_dev_err("Cannot enable PCI device from suspend\n");
b3c8b4ba
AD		 4889 return err;
4890 }
4891 pci_set_master(pdev);
4892
dd4d8ca6 4893 pci_wake_from_d3(pdev, false);
b3c8b4ba 4894
b3c8b4ba
AD		 4895 ixgbe_reset(adapter);
4896
495dce12
WJP		 4897 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
4898
ac802f5d
AD		 4899 rtnl_lock();
4900 err = ixgbe_init_interrupt_scheme(adapter);
4901 if (!err && netif_running(netdev))
c60fbb00 4902 err = ixgbe_open(netdev);
ac802f5d
AD		 4903
4904 rtnl_unlock();
4905
4906 if (err)
4907 return err;
b3c8b4ba
AD		 4908
4909 netif_device_attach(netdev);
4910
4911 return 0;
4912}
b3c8b4ba 4913#endif /* CONFIG_PM */
9d8d05ae
RW		 4914
4915static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake)
b3c8b4ba 4916{
c60fbb00
AD		 4917 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
4918 struct net_device *netdev = adapter->netdev;
e8e26350
PW		 4919 struct ixgbe_hw *hw = &adapter->hw;
4920 u32 ctrl, fctrl;
4921 u32 wufc = adapter->wol;
b3c8b4ba
AD		 4922#ifdef CONFIG_PM
4923 int retval = 0;
4924#endif
4925
4926 netif_device_detach(netdev);
4927
4928 if (netif_running(netdev)) {
ab6039a7 4929 rtnl_lock();
b3c8b4ba
AD		 4930 ixgbe_down(adapter);
4931 ixgbe_free_irq(adapter);
4932 ixgbe_free_all_tx_resources(adapter);
4933 ixgbe_free_all_rx_resources(adapter);
ab6039a7 4934 rtnl_unlock();
b3c8b4ba 4935 }
b3c8b4ba 4936
5f5ae6fc
AD		 4937 ixgbe_clear_interrupt_scheme(adapter);
4938
b3c8b4ba
AD		 4939#ifdef CONFIG_PM
4940 retval = pci_save_state(pdev);
4941 if (retval)
4942 return retval;
4df10466 4943
b3c8b4ba 4944#endif
e8e26350
PW		 4945 if (wufc) {
4946 ixgbe_set_rx_mode(netdev);
b3c8b4ba 4947
c509e754
DS		 4948 /*
4949 * enable the optics for both mult-speed fiber and
4950 * 82599 SFP+ fiber as we can WoL.
4951 */
4952 if (hw->mac.ops.enable_tx_laser &&
4953 (hw->phy.multispeed_fiber ||
4954 (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber &&
4955 hw->mac.type == ixgbe_mac_82599EB)))
4956 hw->mac.ops.enable_tx_laser(hw);
4957
e8e26350
PW		 4958 /* turn on all-multi mode if wake on multicast is enabled */
4959 if (wufc & IXGBE_WUFC_MC) {
4960 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
4961 fctrl |= IXGBE_FCTRL_MPE;
4962 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
4963 }
4964
4965 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
4966 ctrl |= IXGBE_CTRL_GIO_DIS;
4967 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
4968
4969 IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc);
4970 } else {
4971 IXGBE_WRITE_REG(hw, IXGBE_WUC, 0);
4972 IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0);
4973 }
4974
bd508178
AD		 4975 switch (hw->mac.type) {
4976 case ixgbe_mac_82598EB:
dd4d8ca6 4977 pci_wake_from_d3(pdev, false);
bd508178
AD		 4978 break;
4979 case ixgbe_mac_82599EB:
b93a2226 4980 case ixgbe_mac_X540:
bd508178
AD		 4981 pci_wake_from_d3(pdev, !!wufc);
4982 break;
4983 default:
4984 break;
4985 }
b3c8b4ba 4986
9d8d05ae
RW		 4987 *enable_wake = !!wufc;
4988
b3c8b4ba
AD		 4989 ixgbe_release_hw_control(adapter);
4990
4991 pci_disable_device(pdev);
4992
9d8d05ae
RW		 4993 return 0;
4994}
4995
4996#ifdef CONFIG_PM
4997static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
4998{
4999 int retval;
5000 bool wake;
5001
5002 retval = __ixgbe_shutdown(pdev, &wake);
5003 if (retval)
5004 return retval;
5005
5006 if (wake) {
5007 pci_prepare_to_sleep(pdev);
5008 } else {
5009 pci_wake_from_d3(pdev, false);
5010 pci_set_power_state(pdev, PCI_D3hot);
5011 }
b3c8b4ba
AD		 5012
5013 return 0;
5014}
9d8d05ae 5015#endif /* CONFIG_PM */
b3c8b4ba
AD		 5016
5017static void ixgbe_shutdown(struct pci_dev *pdev)
5018{
9d8d05ae
RW		 5019 bool wake;
5020
5021 __ixgbe_shutdown(pdev, &wake);
5022
5023 if (system_state == SYSTEM_POWER_OFF) {
5024 pci_wake_from_d3(pdev, wake);
5025 pci_set_power_state(pdev, PCI_D3hot);
5026 }
b3c8b4ba
AD		 5027}
5028
9a799d71
AK		 5029/**
5030 * ixgbe_update_stats - Update the board statistics counters.
5031 * @adapter: board private structure
5032 **/
5033void ixgbe_update_stats(struct ixgbe_adapter *adapter)
5034{
2d86f139 5035 struct net_device *netdev = adapter->netdev;
9a799d71 5036 struct ixgbe_hw *hw = &adapter->hw;
5b7da515 5037 struct ixgbe_hw_stats *hwstats = &adapter->stats;
6f11eef7
AV		 5038 u64 total_mpc = 0;
5039 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
5b7da515
AD		 5040 u64 non_eop_descs = 0, restart_queue = 0, tx_busy = 0;
5041 u64 alloc_rx_page_failed = 0, alloc_rx_buff_failed = 0;
8a0da21b 5042 u64 bytes = 0, packets = 0, hw_csum_rx_error = 0;
7b859ebc
AH		 5043#ifdef IXGBE_FCOE
5044 struct ixgbe_fcoe *fcoe = &adapter->fcoe;
5045 unsigned int cpu;
5046 u64 fcoe_noddp_counts_sum = 0, fcoe_noddp_ext_buff_counts_sum = 0;
5047#endif /* IXGBE_FCOE */
9a799d71 5048
d08935c2
DS		 5049 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5050 test_bit(__IXGBE_RESETTING, &adapter->state))
5051 return;
5052
94b982b2 5053 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 5054 u64 rsc_count = 0;
94b982b2 5055 u64 rsc_flush = 0;
94b982b2 5056 for (i = 0; i < adapter->num_rx_queues; i++) {
5b7da515
AD		 5057 rsc_count += adapter->rx_ring[i]->rx_stats.rsc_count;
5058 rsc_flush += adapter->rx_ring[i]->rx_stats.rsc_flush;
94b982b2
MC		 5059 }
5060 adapter->rsc_total_count = rsc_count;
5061 adapter->rsc_total_flush = rsc_flush;
d51019a4
PW		 5062 }
5063
5b7da515
AD		 5064 for (i = 0; i < adapter->num_rx_queues; i++) {
5065 struct ixgbe_ring *rx_ring = adapter->rx_ring[i];
5066 non_eop_descs += rx_ring->rx_stats.non_eop_descs;
5067 alloc_rx_page_failed += rx_ring->rx_stats.alloc_rx_page_failed;
5068 alloc_rx_buff_failed += rx_ring->rx_stats.alloc_rx_buff_failed;
8a0da21b 5069 hw_csum_rx_error += rx_ring->rx_stats.csum_err;
5b7da515
AD		 5070 bytes += rx_ring->stats.bytes;
5071 packets += rx_ring->stats.packets;
5072 }
5073 adapter->non_eop_descs = non_eop_descs;
5074 adapter->alloc_rx_page_failed = alloc_rx_page_failed;
5075 adapter->alloc_rx_buff_failed = alloc_rx_buff_failed;
8a0da21b 5076 adapter->hw_csum_rx_error = hw_csum_rx_error;
5b7da515
AD		 5077 netdev->stats.rx_bytes = bytes;
5078 netdev->stats.rx_packets = packets;
5079
5080 bytes = 0;
5081 packets = 0;
7ca3bc58 5082 /* gather some stats to the adapter struct that are per queue */
5b7da515
AD		 5083 for (i = 0; i < adapter->num_tx_queues; i++) {
5084 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
5085 restart_queue += tx_ring->tx_stats.restart_queue;
5086 tx_busy += tx_ring->tx_stats.tx_busy;
5087 bytes += tx_ring->stats.bytes;
5088 packets += tx_ring->stats.packets;
5089 }
eb985f09 5090 adapter->restart_queue = restart_queue;
5b7da515
AD		 5091 adapter->tx_busy = tx_busy;
5092 netdev->stats.tx_bytes = bytes;
5093 netdev->stats.tx_packets = packets;
7ca3bc58 5094
7ca647bd 5095 hwstats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
1a70db4b
ET		 5096
5097 /* 8 register reads */
6f11eef7
AV		 5098 for (i = 0; i < 8; i++) {
5099 /* for packet buffers not used, the register should read 0 */
5100 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
5101 missed_rx += mpc;
7ca647bd
JP		 5102 hwstats->mpc[i] += mpc;
5103 total_mpc += hwstats->mpc[i];
1a70db4b
ET		 5104 hwstats->pxontxc[i] += IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
5105 hwstats->pxofftxc[i] += IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
bd508178
AD		 5106 switch (hw->mac.type) {
5107 case ixgbe_mac_82598EB:
1a70db4b
ET		 5108 hwstats->rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
5109 hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
5110 hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
7ca647bd
JP		 5111 hwstats->pxonrxc[i] +=
5112 IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
bd508178
AD		 5113 break;
5114 case ixgbe_mac_82599EB:
b93a2226 5115 case ixgbe_mac_X540:
bd508178
AD		 5116 hwstats->pxonrxc[i] +=
5117 IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
bd508178
AD		 5118 break;
5119 default:
5120 break;
e8e26350 5121 }
6f11eef7 5122 }
1a70db4b
ET		 5123
5124 /*16 register reads */
5125 for (i = 0; i < 16; i++) {
5126 hwstats->qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
5127 hwstats->qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
5128 if ((hw->mac.type == ixgbe_mac_82599EB) ||
5129 (hw->mac.type == ixgbe_mac_X540)) {
5130 hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
5131 IXGBE_READ_REG(hw, IXGBE_QBTC_H(i)); /* to clear */
5132 hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
5133 IXGBE_READ_REG(hw, IXGBE_QBRC_H(i)); /* to clear */
5134 }
5135 }
5136
7ca647bd 5137 hwstats->gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
6f11eef7 5138 /* work around hardware counting issue */
7ca647bd 5139 hwstats->gprc -= missed_rx;
6f11eef7 5140
c84d324c
JF		 5141 ixgbe_update_xoff_received(adapter);
5142
6f11eef7 5143 /* 82598 hardware only has a 32 bit counter in the high register */
bd508178
AD		 5144 switch (hw->mac.type) {
5145 case ixgbe_mac_82598EB:
5146 hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
bd508178
AD		 5147 hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
5148 hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
5149 hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORH);
5150 break;
b93a2226 5151 case ixgbe_mac_X540:
58f6bcf9
ET		 5152 /* OS2BMC stats are X540 only*/
5153 hwstats->o2bgptc += IXGBE_READ_REG(hw, IXGBE_O2BGPTC);
5154 hwstats->o2bspc += IXGBE_READ_REG(hw, IXGBE_O2BSPC);
5155 hwstats->b2ospc += IXGBE_READ_REG(hw, IXGBE_B2OSPC);
5156 hwstats->b2ogprc += IXGBE_READ_REG(hw, IXGBE_B2OGPRC);
5157 case ixgbe_mac_82599EB:
a4d4f629
AD		 5158 for (i = 0; i < 16; i++)
5159 adapter->hw_rx_no_dma_resources +=
5160 IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
7ca647bd 5161 hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
bd508178 5162 IXGBE_READ_REG(hw, IXGBE_GORCH); /* to clear */
7ca647bd 5163 hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
bd508178 5164 IXGBE_READ_REG(hw, IXGBE_GOTCH); /* to clear */
7ca647bd 5165 hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORL);
bd508178 5166 IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */
7ca647bd 5167 hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
7ca647bd
JP		 5168 hwstats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
5169 hwstats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
6d45522c 5170#ifdef IXGBE_FCOE
7ca647bd
JP		 5171 hwstats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
5172 hwstats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
5173 hwstats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
5174 hwstats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
5175 hwstats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
5176 hwstats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
7b859ebc
AH		 5177 /* Add up per cpu counters for total ddp aloc fail */
5178 if (fcoe->pcpu_noddp && fcoe->pcpu_noddp_ext_buff) {
5179 for_each_possible_cpu(cpu) {
5180 fcoe_noddp_counts_sum +=
5181 *per_cpu_ptr(fcoe->pcpu_noddp, cpu);
5182 fcoe_noddp_ext_buff_counts_sum +=
5183 *per_cpu_ptr(fcoe->
5184 pcpu_noddp_ext_buff, cpu);
5185 }
5186 }
5187 hwstats->fcoe_noddp = fcoe_noddp_counts_sum;
5188 hwstats->fcoe_noddp_ext_buff = fcoe_noddp_ext_buff_counts_sum;
6d45522c 5189#endif /* IXGBE_FCOE */
bd508178
AD		 5190 break;
5191 default:
5192 break;
e8e26350 5193 }
9a799d71 5194 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
7ca647bd
JP		 5195 hwstats->bprc += bprc;
5196 hwstats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
e8e26350 5197 if (hw->mac.type == ixgbe_mac_82598EB)
7ca647bd
JP		 5198 hwstats->mprc -= bprc;
5199 hwstats->roc += IXGBE_READ_REG(hw, IXGBE_ROC);
5200 hwstats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
5201 hwstats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
5202 hwstats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
5203 hwstats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
5204 hwstats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
5205 hwstats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
5206 hwstats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
6f11eef7 5207 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
7ca647bd 5208 hwstats->lxontxc += lxon;
6f11eef7 5209 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
7ca647bd 5210 hwstats->lxofftxc += lxoff;
7ca647bd
JP		 5211 hwstats->gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
5212 hwstats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
6f11eef7
AV		 5213 /*
5214 * 82598 errata - tx of flow control packets is included in tx counters
5215 */
5216 xon_off_tot = lxon + lxoff;
7ca647bd
JP		 5217 hwstats->gptc -= xon_off_tot;
5218 hwstats->mptc -= xon_off_tot;
5219 hwstats->gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
5220 hwstats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5221 hwstats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
5222 hwstats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
5223 hwstats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
5224 hwstats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
5225 hwstats->ptc64 -= xon_off_tot;
5226 hwstats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
5227 hwstats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
5228 hwstats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
5229 hwstats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
5230 hwstats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
5231 hwstats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
9a799d71
AK		 5232
5233 /* Fill out the OS statistics structure */
7ca647bd 5234 netdev->stats.multicast = hwstats->mprc;
9a799d71
AK		 5235
5236 /* Rx Errors */
7ca647bd 5237 netdev->stats.rx_errors = hwstats->crcerrs + hwstats->rlec;
2d86f139 5238 netdev->stats.rx_dropped = 0;
7ca647bd
JP		 5239 netdev->stats.rx_length_errors = hwstats->rlec;
5240 netdev->stats.rx_crc_errors = hwstats->crcerrs;
2d86f139 5241 netdev->stats.rx_missed_errors = total_mpc;
9a799d71
AK		 5242}
5243
5244/**
d034acf1 5245 * ixgbe_fdir_reinit_subtask - worker thread to reinit FDIR filter table
49ce9c2c 5246 * @adapter: pointer to the device adapter structure
9a799d71 5247 **/
d034acf1 5248static void ixgbe_fdir_reinit_subtask(struct ixgbe_adapter *adapter)
9a799d71 5249{
cf8280ee 5250 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 5251 int i;
cf8280ee 5252
d034acf1
AD		 5253 if (!(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT))
5254 return;
5255
5256 adapter->flags2 &= ~IXGBE_FLAG2_FDIR_REQUIRES_REINIT;
22d5a71b 5257
d034acf1 5258 /* if interface is down do nothing */
fe49f04a 5259 if (test_bit(__IXGBE_DOWN, &adapter->state))
d034acf1
AD		 5260 return;
5261
5262 /* do nothing if we are not using signature filters */
5263 if (!(adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE))
5264 return;
5265
5266 adapter->fdir_overflow++;
5267
93c52dd0
AD		 5268 if (ixgbe_reinit_fdir_tables_82599(hw) == 0) {
5269 for (i = 0; i < adapter->num_tx_queues; i++)
5270 set_bit(__IXGBE_TX_FDIR_INIT_DONE,
f0f9778d 5271 &(adapter->tx_ring[i]->state));
d034acf1
AD		 5272 /* re-enable flow director interrupts */
5273 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_FLOW_DIR);
93c52dd0
AD		 5274 } else {
5275 e_err(probe, "failed to finish FDIR re-initialization, "
5276 "ignored adding FDIR ATR filters\n");
5277 }
93c52dd0
AD		 5278}
5279
5280/**
5281 * ixgbe_check_hang_subtask - check for hung queues and dropped interrupts
49ce9c2c 5282 * @adapter: pointer to the device adapter structure
93c52dd0
AD		 5283 *
5284 * This function serves two purposes. First it strobes the interrupt lines
52f33af8 5285 * in order to make certain interrupts are occurring. Secondly it sets the
93c52dd0 5286 * bits needed to check for TX hangs. As a result we should immediately
52f33af8 5287 * determine if a hang has occurred.
93c52dd0
AD		 5288 */
5289static void ixgbe_check_hang_subtask(struct ixgbe_adapter *adapter)
9a799d71 5290{
cf8280ee 5291 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 5292 u64 eics = 0;
5293 int i;
cf8280ee 5294
93c52dd0
AD		 5295 /* If we're down or resetting, just bail */
5296 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5297 test_bit(__IXGBE_RESETTING, &adapter->state))
5298 return;
22d5a71b 5299
93c52dd0
AD		 5300 /* Force detection of hung controller */
5301 if (netif_carrier_ok(adapter->netdev)) {
5302 for (i = 0; i < adapter->num_tx_queues; i++)
5303 set_check_for_tx_hang(adapter->tx_ring[i]);
5304 }
22d5a71b 5305
fe49f04a
AD		 5306 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
5307 /*
5308 * for legacy and MSI interrupts don't set any bits
5309 * that are enabled for EIAM, because this operation
5310 * would set *both* EIMS and EICS for any bit in EIAM
5311 */
5312 IXGBE_WRITE_REG(hw, IXGBE_EICS,
5313 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
93c52dd0
AD		 5314 } else {
5315 /* get one bit for every active tx/rx interrupt vector */
49c7ffbe 5316 for (i = 0; i < adapter->num_q_vectors; i++) {
93c52dd0 5317 struct ixgbe_q_vector *qv = adapter->q_vector[i];
efe3d3c8 5318 if (qv->rx.ring || qv->tx.ring)
93c52dd0
AD		 5319 eics |= ((u64)1 << i);
5320 }
cf8280ee 5321 }
9a799d71 5322
93c52dd0 5323 /* Cause software interrupt to ensure rings are cleaned */
fe49f04a
AD		 5324 ixgbe_irq_rearm_queues(adapter, eics);
5325
cf8280ee
JB		 5326}
5327
e8e26350 5328/**
93c52dd0 5329 * ixgbe_watchdog_update_link - update the link status
49ce9c2c
BH		 5330 * @adapter: pointer to the device adapter structure
5331 * @link_speed: pointer to a u32 to store the link_speed
e8e26350 5332 **/
93c52dd0 5333static void ixgbe_watchdog_update_link(struct ixgbe_adapter *adapter)
e8e26350 5334{
e8e26350 5335 struct ixgbe_hw *hw = &adapter->hw;
93c52dd0
AD		 5336 u32 link_speed = adapter->link_speed;
5337 bool link_up = adapter->link_up;
041441d0 5338 bool pfc_en = adapter->dcb_cfg.pfc_mode_enable;
e8e26350 5339
93c52dd0
AD		 5340 if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE))
5341 return;
5342
5343 if (hw->mac.ops.check_link) {
5344 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
c4cf55e5 5345 } else {
93c52dd0
AD		 5346 /* always assume link is up, if no check link function */
5347 link_speed = IXGBE_LINK_SPEED_10GB_FULL;
5348 link_up = true;
c4cf55e5 5349 }
041441d0
AD		 5350
5351 if (adapter->ixgbe_ieee_pfc)
5352 pfc_en |= !!(adapter->ixgbe_ieee_pfc->pfc_en);
5353
3ebe8fde 5354 if (link_up && !((adapter->flags & IXGBE_FLAG_DCB_ENABLED) && pfc_en)) {
041441d0 5355 hw->mac.ops.fc_enable(hw);
3ebe8fde
AD		 5356 ixgbe_set_rx_drop_en(adapter);
5357 }
93c52dd0
AD		 5358
5359 if (link_up ||
5360 time_after(jiffies, (adapter->link_check_timeout +
5361 IXGBE_TRY_LINK_TIMEOUT))) {
5362 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
5363 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
5364 IXGBE_WRITE_FLUSH(hw);
5365 }
5366
5367 adapter->link_up = link_up;
5368 adapter->link_speed = link_speed;
e8e26350
PW		 5369}
5370
5371/**
93c52dd0
AD		 5372 * ixgbe_watchdog_link_is_up - update netif_carrier status and
5373 * print link up message
49ce9c2c 5374 * @adapter: pointer to the device adapter structure
e8e26350 5375 **/
93c52dd0 5376static void ixgbe_watchdog_link_is_up(struct ixgbe_adapter *adapter)
e8e26350 5377{
93c52dd0 5378 struct net_device *netdev = adapter->netdev;
e8e26350 5379 struct ixgbe_hw *hw = &adapter->hw;
93c52dd0
AD		 5380 u32 link_speed = adapter->link_speed;
5381 bool flow_rx, flow_tx;
e8e26350 5382
93c52dd0
AD		 5383 /* only continue if link was previously down */
5384 if (netif_carrier_ok(netdev))
a985b6c3 5385 return;
63d6e1d8 5386
93c52dd0 5387 adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP;
63d6e1d8 5388
93c52dd0
AD		 5389 switch (hw->mac.type) {
5390 case ixgbe_mac_82598EB: {
5391 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5392 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
5393 flow_rx = !!(frctl & IXGBE_FCTRL_RFCE);
5394 flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X);
5395 }
5396 break;
5397 case ixgbe_mac_X540:
5398 case ixgbe_mac_82599EB: {
5399 u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
5400 u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
5401 flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE);
5402 flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X);
5403 }
5404 break;
5405 default:
5406 flow_tx = false;
5407 flow_rx = false;
5408 break;
e8e26350 5409 }
3a6a4eda
JK		 5410
5411#ifdef CONFIG_IXGBE_PTP
5412 ixgbe_ptp_start_cyclecounter(adapter);
5413#endif
5414
93c52dd0
AD		 5415 e_info(drv, "NIC Link is Up %s, Flow Control: %s\n",
5416 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
5417 "10 Gbps" :
5418 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
5419 "1 Gbps" :
5420 (link_speed == IXGBE_LINK_SPEED_100_FULL ?
5421 "100 Mbps" :
5422 "unknown speed"))),
5423 ((flow_rx && flow_tx) ? "RX/TX" :
5424 (flow_rx ? "RX" :
5425 (flow_tx ? "TX" : "None"))));
e8e26350 5426
93c52dd0 5427 netif_carrier_on(netdev);
93c52dd0 5428 ixgbe_check_vf_rate_limit(adapter);
befa2af7
AD		 5429
5430 /* ping all the active vfs to let them know link has changed */
5431 ixgbe_ping_all_vfs(adapter);
e8e26350
PW		 5432}
5433
c4cf55e5 5434/**
93c52dd0
AD		 5435 * ixgbe_watchdog_link_is_down - update netif_carrier status and
5436 * print link down message
49ce9c2c 5437 * @adapter: pointer to the adapter structure
c4cf55e5 5438 **/
581330ba 5439static void ixgbe_watchdog_link_is_down(struct ixgbe_adapter *adapter)
c4cf55e5 5440{
cf8280ee 5441 struct net_device *netdev = adapter->netdev;
c4cf55e5 5442 struct ixgbe_hw *hw = &adapter->hw;
10eec955 5443
93c52dd0
AD		 5444 adapter->link_up = false;
5445 adapter->link_speed = 0;
cf8280ee 5446
93c52dd0
AD		 5447 /* only continue if link was up previously */
5448 if (!netif_carrier_ok(netdev))
5449 return;
264857b8 5450
93c52dd0
AD		 5451 /* poll for SFP+ cable when link is down */
5452 if (ixgbe_is_sfp(hw) && hw->mac.type == ixgbe_mac_82598EB)
5453 adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP;
9a799d71 5454
3a6a4eda
JK		 5455#ifdef CONFIG_IXGBE_PTP
5456 ixgbe_ptp_start_cyclecounter(adapter);
5457#endif
5458
93c52dd0
AD		 5459 e_info(drv, "NIC Link is Down\n");
5460 netif_carrier_off(netdev);
befa2af7
AD		 5461
5462 /* ping all the active vfs to let them know link has changed */
5463 ixgbe_ping_all_vfs(adapter);
93c52dd0 5464}
e8e26350 5465
93c52dd0
AD		 5466/**
5467 * ixgbe_watchdog_flush_tx - flush queues on link down
49ce9c2c 5468 * @adapter: pointer to the device adapter structure
93c52dd0
AD		 5469 **/
5470static void ixgbe_watchdog_flush_tx(struct ixgbe_adapter *adapter)
5471{
c4cf55e5 5472 int i;
93c52dd0 5473 int some_tx_pending = 0;
c4cf55e5 5474
93c52dd0 5475 if (!netif_carrier_ok(adapter->netdev)) {
bc59fcda 5476 for (i = 0; i < adapter->num_tx_queues; i++) {
93c52dd0 5477 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
bc59fcda
NS		 5478 if (tx_ring->next_to_use != tx_ring->next_to_clean) {
5479 some_tx_pending = 1;
5480 break;
5481 }
5482 }
5483
5484 if (some_tx_pending) {
5485 /* We've lost link, so the controller stops DMA,
5486 * but we've got queued Tx work that's never going
5487 * to get done, so reset controller to flush Tx.
5488 * (Do the reset outside of interrupt context).
5489 */
c83c6cbd 5490 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
bc59fcda 5491 }
c4cf55e5 5492 }
c4cf55e5
PWJ		 5493}
5494
a985b6c3
GR		 5495static void ixgbe_spoof_check(struct ixgbe_adapter *adapter)
5496{
5497 u32 ssvpc;
5498
5499 /* Do not perform spoof check for 82598 */
5500 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
5501 return;
5502
5503 ssvpc = IXGBE_READ_REG(&adapter->hw, IXGBE_SSVPC);
5504
5505 /*
5506 * ssvpc register is cleared on read, if zero then no
5507 * spoofed packets in the last interval.
5508 */
5509 if (!ssvpc)
5510 return;
5511
5512 e_warn(drv, "%d Spoofed packets detected\n", ssvpc);
5513}
5514
93c52dd0
AD		 5515/**
5516 * ixgbe_watchdog_subtask - check and bring link up
49ce9c2c 5517 * @adapter: pointer to the device adapter structure
93c52dd0
AD		 5518 **/
5519static void ixgbe_watchdog_subtask(struct ixgbe_adapter *adapter)
5520{
5521 /* if interface is down do nothing */
7edebf9a
ET		 5522 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5523 test_bit(__IXGBE_RESETTING, &adapter->state))
93c52dd0
AD		 5524 return;
5525
5526 ixgbe_watchdog_update_link(adapter);
5527
5528 if (adapter->link_up)
5529 ixgbe_watchdog_link_is_up(adapter);
5530 else
5531 ixgbe_watchdog_link_is_down(adapter);
bc59fcda 5532
a985b6c3 5533 ixgbe_spoof_check(adapter);
9a799d71 5534 ixgbe_update_stats(adapter);
93c52dd0
AD		 5535
5536 ixgbe_watchdog_flush_tx(adapter);
9a799d71 5537}
10eec955 5538
cf8280ee 5539/**
7086400d 5540 * ixgbe_sfp_detection_subtask - poll for SFP+ cable
49ce9c2c 5541 * @adapter: the ixgbe adapter structure
cf8280ee 5542 **/
7086400d 5543static void ixgbe_sfp_detection_subtask(struct ixgbe_adapter *adapter)
cf8280ee 5544{
cf8280ee 5545 struct ixgbe_hw *hw = &adapter->hw;
7086400d 5546 s32 err;
cf8280ee 5547
7086400d
AD		 5548 /* not searching for SFP so there is nothing to do here */
5549 if (!(adapter->flags2 & IXGBE_FLAG2_SEARCH_FOR_SFP) &&
5550 !(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET))
5551 return;
10eec955 5552
7086400d
AD		 5553 /* someone else is in init, wait until next service event */
5554 if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
5555 return;
cf8280ee 5556
7086400d
AD		 5557 err = hw->phy.ops.identify_sfp(hw);
5558 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED)
5559 goto sfp_out;
264857b8 5560
7086400d
AD		 5561 if (err == IXGBE_ERR_SFP_NOT_PRESENT) {
5562 /* If no cable is present, then we need to reset
5563 * the next time we find a good cable. */
5564 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
cf8280ee 5565 }
9a799d71 5566
7086400d
AD		 5567 /* exit on error */
5568 if (err)
5569 goto sfp_out;
e8e26350 5570
7086400d
AD		 5571 /* exit if reset not needed */
5572 if (!(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET))
5573 goto sfp_out;
9a799d71 5574
7086400d 5575 adapter->flags2 &= ~IXGBE_FLAG2_SFP_NEEDS_RESET;
bc59fcda 5576
7086400d
AD		 5577 /*
5578 * A module may be identified correctly, but the EEPROM may not have
5579 * support for that module. setup_sfp() will fail in that case, so
5580 * we should not allow that module to load.
5581 */
5582 if (hw->mac.type == ixgbe_mac_82598EB)
5583 err = hw->phy.ops.reset(hw);
5584 else
5585 err = hw->mac.ops.setup_sfp(hw);
5586
5587 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED)
5588 goto sfp_out;
5589
5590 adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
5591 e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type);
5592
5593sfp_out:
5594 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
5595
5596 if ((err == IXGBE_ERR_SFP_NOT_SUPPORTED) &&
5597 (adapter->netdev->reg_state == NETREG_REGISTERED)) {
5598 e_dev_err("failed to initialize because an unsupported "
5599 "SFP+ module type was detected.\n");
5600 e_dev_err("Reload the driver after installing a "
5601 "supported module.\n");
5602 unregister_netdev(adapter->netdev);
bc59fcda 5603 }
7086400d 5604}
bc59fcda 5605
7086400d
AD		 5606/**
5607 * ixgbe_sfp_link_config_subtask - set up link SFP after module install
49ce9c2c 5608 * @adapter: the ixgbe adapter structure
7086400d
AD		 5609 **/
5610static void ixgbe_sfp_link_config_subtask(struct ixgbe_adapter *adapter)
5611{
5612 struct ixgbe_hw *hw = &adapter->hw;
5613 u32 autoneg;
5614 bool negotiation;
5615
5616 if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_CONFIG))
5617 return;
5618
5619 /* someone else is in init, wait until next service event */
5620 if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
5621 return;
5622
5623 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
5624
5625 autoneg = hw->phy.autoneg_advertised;
5626 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
5627 hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
7086400d
AD		 5628 if (hw->mac.ops.setup_link)
5629 hw->mac.ops.setup_link(hw, autoneg, negotiation, true);
5630
5631 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
5632 adapter->link_check_timeout = jiffies;
5633 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
5634}
5635
83c61fa9
GR		 5636#ifdef CONFIG_PCI_IOV
5637static void ixgbe_check_for_bad_vf(struct ixgbe_adapter *adapter)
5638{
5639 int vf;
5640 struct ixgbe_hw *hw = &adapter->hw;
5641 struct net_device *netdev = adapter->netdev;
5642 u32 gpc;
5643 u32 ciaa, ciad;
5644
5645 gpc = IXGBE_READ_REG(hw, IXGBE_TXDGPC);
5646 if (gpc) /* If incrementing then no need for the check below */
5647 return;
5648 /*
5649 * Check to see if a bad DMA write target from an errant or
5650 * malicious VF has caused a PCIe error. If so then we can
5651 * issue a VFLR to the offending VF(s) and then resume without
5652 * requesting a full slot reset.
5653 */
5654
5655 for (vf = 0; vf < adapter->num_vfs; vf++) {
5656 ciaa = (vf << 16) | 0x80000000;
5657 /* 32 bit read so align, we really want status at offset 6 */
5658 ciaa |= PCI_COMMAND;
5659 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
5660 ciad = IXGBE_READ_REG(hw, IXGBE_CIAD_82599);
5661 ciaa &= 0x7FFFFFFF;
5662 /* disable debug mode asap after reading data */
5663 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
5664 /* Get the upper 16 bits which will be the PCI status reg */
5665 ciad >>= 16;
5666 if (ciad & PCI_STATUS_REC_MASTER_ABORT) {
5667 netdev_err(netdev, "VF %d Hung DMA\n", vf);
5668 /* Issue VFLR */
5669 ciaa = (vf << 16) | 0x80000000;
5670 ciaa |= 0xA8;
5671 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
5672 ciad = 0x00008000; /* VFLR */
5673 IXGBE_WRITE_REG(hw, IXGBE_CIAD_82599, ciad);
5674 ciaa &= 0x7FFFFFFF;
5675 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
5676 }
5677 }
5678}
5679
5680#endif
7086400d
AD		 5681/**
5682 * ixgbe_service_timer - Timer Call-back
5683 * @data: pointer to adapter cast into an unsigned long
5684 **/
5685static void ixgbe_service_timer(unsigned long data)
5686{
5687 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
5688 unsigned long next_event_offset;
83c61fa9 5689 bool ready = true;
7086400d 5690
6bb78cfb
AD		 5691 /* poll faster when waiting for link */
5692 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)
5693 next_event_offset = HZ / 10;
5694 else
5695 next_event_offset = HZ * 2;
83c61fa9 5696
6bb78cfb 5697#ifdef CONFIG_PCI_IOV
83c61fa9
GR		 5698 /*
5699 * don't bother with SR-IOV VF DMA hang check if there are
5700 * no VFs or the link is down
5701 */
5702 if (!adapter->num_vfs ||
6bb78cfb 5703 (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE))
83c61fa9 5704 goto normal_timer_service;
83c61fa9
GR		 5705
5706 /* If we have VFs allocated then we must check for DMA hangs */
5707 ixgbe_check_for_bad_vf(adapter);
5708 next_event_offset = HZ / 50;
5709 adapter->timer_event_accumulator++;
5710
6bb78cfb 5711 if (adapter->timer_event_accumulator >= 100)
83c61fa9 5712 adapter->timer_event_accumulator = 0;
7086400d 5713 else
6bb78cfb 5714 ready = false;
7086400d 5715
6bb78cfb 5716normal_timer_service:
83c61fa9 5717#endif
7086400d
AD		 5718 /* Reset the timer */
5719 mod_timer(&adapter->service_timer, next_event_offset + jiffies);
5720
83c61fa9
GR		 5721 if (ready)
5722 ixgbe_service_event_schedule(adapter);
7086400d
AD		 5723}
5724
c83c6cbd
AD		 5725static void ixgbe_reset_subtask(struct ixgbe_adapter *adapter)
5726{
5727 if (!(adapter->flags2 & IXGBE_FLAG2_RESET_REQUESTED))
5728 return;
5729
5730 adapter->flags2 &= ~IXGBE_FLAG2_RESET_REQUESTED;
5731
5732 /* If we're already down or resetting, just bail */
5733 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5734 test_bit(__IXGBE_RESETTING, &adapter->state))
5735 return;
5736
5737 ixgbe_dump(adapter);
5738 netdev_err(adapter->netdev, "Reset adapter\n");
5739 adapter->tx_timeout_count++;
5740
5741 ixgbe_reinit_locked(adapter);
5742}
5743
7086400d
AD		 5744/**
5745 * ixgbe_service_task - manages and runs subtasks
5746 * @work: pointer to work_struct containing our data
5747 **/
5748static void ixgbe_service_task(struct work_struct *work)
5749{
5750 struct ixgbe_adapter *adapter = container_of(work,
5751 struct ixgbe_adapter,
5752 service_task);
5753
c83c6cbd 5754 ixgbe_reset_subtask(adapter);
7086400d
AD		 5755 ixgbe_sfp_detection_subtask(adapter);
5756 ixgbe_sfp_link_config_subtask(adapter);
f0f9778d 5757 ixgbe_check_overtemp_subtask(adapter);
93c52dd0 5758 ixgbe_watchdog_subtask(adapter);
d034acf1 5759 ixgbe_fdir_reinit_subtask(adapter);
93c52dd0 5760 ixgbe_check_hang_subtask(adapter);
3a6a4eda
JK		 5761#ifdef CONFIG_IXGBE_PTP
5762 ixgbe_ptp_overflow_check(adapter);
5763#endif
7086400d
AD		 5764
5765 ixgbe_service_event_complete(adapter);
9a799d71
AK		 5766}
5767
fd0db0ed
AD		 5768static int ixgbe_tso(struct ixgbe_ring *tx_ring,
5769 struct ixgbe_tx_buffer *first,
244e27ad 5770 u8 *hdr_len)
897ab156 5771{
fd0db0ed 5772 struct sk_buff *skb = first->skb;
897ab156
AD		 5773 u32 vlan_macip_lens, type_tucmd;
5774 u32 mss_l4len_idx, l4len;
9a799d71 5775
897ab156
AD		 5776 if (!skb_is_gso(skb))
5777 return 0;
9a799d71 5778
897ab156 5779 if (skb_header_cloned(skb)) {
244e27ad 5780 int err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
897ab156
AD		 5781 if (err)
5782 return err;
9a799d71 5783 }
9a799d71 5784
897ab156
AD		 5785 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
5786 type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP;
5787
244e27ad 5788 if (first->protocol == __constant_htons(ETH_P_IP)) {
897ab156
AD		 5789 struct iphdr *iph = ip_hdr(skb);
5790 iph->tot_len = 0;
5791 iph->check = 0;
5792 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
5793 iph->daddr, 0,
5794 IPPROTO_TCP,
5795 0);
5796 type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
244e27ad
AD		 5797 first->tx_flags |= IXGBE_TX_FLAGS_TSO |
5798 IXGBE_TX_FLAGS_CSUM |
5799 IXGBE_TX_FLAGS_IPV4;
897ab156
AD		 5800 } else if (skb_is_gso_v6(skb)) {
5801 ipv6_hdr(skb)->payload_len = 0;
5802 tcp_hdr(skb)->check =
5803 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
5804 &ipv6_hdr(skb)->daddr,
5805 0, IPPROTO_TCP, 0);
244e27ad
AD		 5806 first->tx_flags |= IXGBE_TX_FLAGS_TSO |
5807 IXGBE_TX_FLAGS_CSUM;
897ab156
AD		 5808 }
5809
091a6246 5810 /* compute header lengths */
897ab156
AD		 5811 l4len = tcp_hdrlen(skb);
5812 *hdr_len = skb_transport_offset(skb) + l4len;
5813
091a6246
AD		 5814 /* update gso size and bytecount with header size */
5815 first->gso_segs = skb_shinfo(skb)->gso_segs;
5816 first->bytecount += (first->gso_segs - 1) * *hdr_len;
5817
897ab156
AD		 5818 /* mss_l4len_id: use 1 as index for TSO */
5819 mss_l4len_idx = l4len << IXGBE_ADVTXD_L4LEN_SHIFT;
5820 mss_l4len_idx |= skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT;
5821 mss_l4len_idx |= 1 << IXGBE_ADVTXD_IDX_SHIFT;
5822
5823 /* vlan_macip_lens: HEADLEN, MACLEN, VLAN tag */
5824 vlan_macip_lens = skb_network_header_len(skb);
5825 vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
244e27ad 5826 vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
897ab156
AD		 5827
5828 ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0, type_tucmd,
244e27ad 5829 mss_l4len_idx);
897ab156
AD		 5830
5831 return 1;
5832}
5833
244e27ad
AD		 5834static void ixgbe_tx_csum(struct ixgbe_ring *tx_ring,
5835 struct ixgbe_tx_buffer *first)
7ca647bd 5836{
fd0db0ed 5837 struct sk_buff *skb = first->skb;
897ab156
AD		 5838 u32 vlan_macip_lens = 0;
5839 u32 mss_l4len_idx = 0;
5840 u32 type_tucmd = 0;
7ca647bd 5841
897ab156 5842 if (skb->ip_summed != CHECKSUM_PARTIAL) {
244e27ad
AD		 5843 if (!(first->tx_flags & IXGBE_TX_FLAGS_HW_VLAN) &&
5844 !(first->tx_flags & IXGBE_TX_FLAGS_TXSW))
5845 return;
897ab156
AD		 5846 } else {
5847 u8 l4_hdr = 0;
244e27ad 5848 switch (first->protocol) {
897ab156
AD		 5849 case __constant_htons(ETH_P_IP):
5850 vlan_macip_lens |= skb_network_header_len(skb);
5851 type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
5852 l4_hdr = ip_hdr(skb)->protocol;
7ca647bd 5853 break;
897ab156
AD		 5854 case __constant_htons(ETH_P_IPV6):
5855 vlan_macip_lens |= skb_network_header_len(skb);
5856 l4_hdr = ipv6_hdr(skb)->nexthdr;
5857 break;
5858 default:
5859 if (unlikely(net_ratelimit())) {
5860 dev_warn(tx_ring->dev,
5861 "partial checksum but proto=%x!\n",
244e27ad 5862 first->protocol);
897ab156 5863 }
7ca647bd
JP		 5864 break;
5865 }
897ab156
AD		 5866
5867 switch (l4_hdr) {
7ca647bd 5868 case IPPROTO_TCP:
897ab156
AD		 5869 type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
5870 mss_l4len_idx = tcp_hdrlen(skb) <<
5871 IXGBE_ADVTXD_L4LEN_SHIFT;
7ca647bd
JP		 5872 break;
5873 case IPPROTO_SCTP:
897ab156
AD		 5874 type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_SCTP;
5875 mss_l4len_idx = sizeof(struct sctphdr) <<
5876 IXGBE_ADVTXD_L4LEN_SHIFT;
5877 break;
5878 case IPPROTO_UDP:
5879 mss_l4len_idx = sizeof(struct udphdr) <<
5880 IXGBE_ADVTXD_L4LEN_SHIFT;
5881 break;
5882 default:
5883 if (unlikely(net_ratelimit())) {
5884 dev_warn(tx_ring->dev,
5885 "partial checksum but l4 proto=%x!\n",
244e27ad 5886 l4_hdr);
897ab156 5887 }
7ca647bd
JP		 5888 break;
5889 }
244e27ad
AD		 5890
5891 /* update TX checksum flag */
5892 first->tx_flags |= IXGBE_TX_FLAGS_CSUM;
7ca647bd
JP		 5893 }
5894
244e27ad 5895 /* vlan_macip_lens: MACLEN, VLAN tag */
897ab156 5896 vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
244e27ad 5897 vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
9a799d71 5898
897ab156
AD		 5899 ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0,
5900 type_tucmd, mss_l4len_idx);
9a799d71
AK		 5901}
5902
d3d00239 5903static __le32 ixgbe_tx_cmd_type(u32 tx_flags)
9a799d71 5904{
d3d00239
AD		 5905 /* set type for advanced descriptor with frame checksum insertion */
5906 __le32 cmd_type = cpu_to_le32(IXGBE_ADVTXD_DTYP_DATA |
5907 IXGBE_ADVTXD_DCMD_IFCS |
5908 IXGBE_ADVTXD_DCMD_DEXT);
9a799d71 5909
d3d00239 5910 /* set HW vlan bit if vlan is present */
66f32a8b 5911 if (tx_flags & IXGBE_TX_FLAGS_HW_VLAN)
d3d00239 5912 cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_VLE);
9a799d71 5913
3a6a4eda
JK		 5914#ifdef CONFIG_IXGBE_PTP
5915 if (tx_flags & IXGBE_TX_FLAGS_TSTAMP)
5916 cmd_type |= cpu_to_le32(IXGBE_ADVTXD_MAC_TSTAMP);
5917#endif
5918
d3d00239
AD		 5919 /* set segmentation enable bits for TSO/FSO */
5920#ifdef IXGBE_FCOE
93f5b3c1 5921 if (tx_flags & (IXGBE_TX_FLAGS_TSO | IXGBE_TX_FLAGS_FSO))
d3d00239
AD		 5922#else
5923 if (tx_flags & IXGBE_TX_FLAGS_TSO)
5924#endif
5925 cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_TSE);
eacd73f7 5926
d3d00239
AD		 5927 return cmd_type;
5928}
9a799d71 5929
729739b7
AD		 5930static void ixgbe_tx_olinfo_status(union ixgbe_adv_tx_desc *tx_desc,
5931 u32 tx_flags, unsigned int paylen)
d3d00239 5932{
93f5b3c1 5933 __le32 olinfo_status = cpu_to_le32(paylen << IXGBE_ADVTXD_PAYLEN_SHIFT);
9a799d71 5934
d3d00239
AD		 5935 /* enable L4 checksum for TSO and TX checksum offload */
5936 if (tx_flags & IXGBE_TX_FLAGS_CSUM)
5937 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM);
9a799d71 5938
93f5b3c1
AD		 5939 /* enble IPv4 checksum for TSO */
5940 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
5941 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_IXSM);
9a799d71 5942
93f5b3c1
AD		 5943 /* use index 1 context for TSO/FSO/FCOE */
5944#ifdef IXGBE_FCOE
5945 if (tx_flags & (IXGBE_TX_FLAGS_TSO | IXGBE_TX_FLAGS_FCOE))
5946#else
5947 if (tx_flags & IXGBE_TX_FLAGS_TSO)
d3d00239 5948#endif
93f5b3c1
AD		 5949 olinfo_status |= cpu_to_le32(1 << IXGBE_ADVTXD_IDX_SHIFT);
5950
7f9643fd
AD		 5951 /*
5952 * Check Context must be set if Tx switch is enabled, which it
5953 * always is for case where virtual functions are running
5954 */
93f5b3c1
AD		 5955#ifdef IXGBE_FCOE
5956 if (tx_flags & (IXGBE_TX_FLAGS_TXSW | IXGBE_TX_FLAGS_FCOE))
5957#else
7f9643fd 5958 if (tx_flags & IXGBE_TX_FLAGS_TXSW)
93f5b3c1 5959#endif
7f9643fd
AD		 5960 olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC);
5961
729739b7 5962 tx_desc->read.olinfo_status = olinfo_status;
d3d00239 5963}
44df32c5 5964
d3d00239
AD		 5965#define IXGBE_TXD_CMD (IXGBE_TXD_CMD_EOP | \
5966 IXGBE_TXD_CMD_RS)
5967
5968static void ixgbe_tx_map(struct ixgbe_ring *tx_ring,
d3d00239 5969 struct ixgbe_tx_buffer *first,
d3d00239
AD		 5970 const u8 hdr_len)
5971{
729739b7 5972 dma_addr_t dma;
fd0db0ed 5973 struct sk_buff *skb = first->skb;
729739b7 5974 struct ixgbe_tx_buffer *tx_buffer;
d3d00239 5975 union ixgbe_adv_tx_desc *tx_desc;
729739b7 5976 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[0];
d3d00239
AD		 5977 unsigned int data_len = skb->data_len;
5978 unsigned int size = skb_headlen(skb);
729739b7 5979 unsigned int paylen = skb->len - hdr_len;
244e27ad 5980 u32 tx_flags = first->tx_flags;
729739b7 5981 __le32 cmd_type;
d3d00239 5982 u16 i = tx_ring->next_to_use;
d3d00239 5983
729739b7
AD		 5984 tx_desc = IXGBE_TX_DESC(tx_ring, i);
5985
5986 ixgbe_tx_olinfo_status(tx_desc, tx_flags, paylen);
5987 cmd_type = ixgbe_tx_cmd_type(tx_flags);
5988
d3d00239
AD		 5989#ifdef IXGBE_FCOE
5990 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
729739b7 5991 if (data_len < sizeof(struct fcoe_crc_eof)) {
d3d00239
AD		 5992 size -= sizeof(struct fcoe_crc_eof) - data_len;
5993 data_len = 0;
729739b7
AD		 5994 } else {
5995 data_len -= sizeof(struct fcoe_crc_eof);
9a799d71
AK		 5996 }
5997 }
44df32c5 5998
d3d00239 5999#endif
729739b7
AD		 6000 dma = dma_map_single(tx_ring->dev, skb->data, size, DMA_TO_DEVICE);
6001 if (dma_mapping_error(tx_ring->dev, dma))
d3d00239 6002 goto dma_error;
8ad494b0 6003
729739b7
AD		 6004 /* record length, and DMA address */
6005 dma_unmap_len_set(first, len, size);
6006 dma_unmap_addr_set(first, dma, dma);
9a799d71 6007
729739b7 6008 tx_desc->read.buffer_addr = cpu_to_le64(dma);
e5a43549 6009
d3d00239 6010 for (;;) {
729739b7 6011 while (unlikely(size > IXGBE_MAX_DATA_PER_TXD)) {
d3d00239
AD		 6012 tx_desc->read.cmd_type_len =
6013 cmd_type | cpu_to_le32(IXGBE_MAX_DATA_PER_TXD);
e5a43549 6014
d3d00239 6015 i++;
729739b7 6016 tx_desc++;
d3d00239 6017 if (i == tx_ring->count) {
e4f74028 6018 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
d3d00239
AD		 6019 i = 0;
6020 }
729739b7
AD		 6021
6022 dma += IXGBE_MAX_DATA_PER_TXD;
6023 size -= IXGBE_MAX_DATA_PER_TXD;
6024
6025 tx_desc->read.buffer_addr = cpu_to_le64(dma);
6026 tx_desc->read.olinfo_status = 0;
d3d00239 6027 }
e5a43549 6028
729739b7
AD		 6029 if (likely(!data_len))
6030 break;
9a799d71 6031
f43f313e
BG		 6032 if (unlikely(skb->no_fcs))
6033 cmd_type &= ~(cpu_to_le32(IXGBE_ADVTXD_DCMD_IFCS));
d3d00239 6034 tx_desc->read.cmd_type_len = cmd_type | cpu_to_le32(size);
9a799d71 6035
729739b7
AD		 6036 i++;
6037 tx_desc++;
6038 if (i == tx_ring->count) {
6039 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
6040 i = 0;
6041 }
9a799d71 6042
d3d00239 6043#ifdef IXGBE_FCOE
9e903e08 6044 size = min_t(unsigned int, data_len, skb_frag_size(frag));
d3d00239 6045#else
9e903e08 6046 size = skb_frag_size(frag);
d3d00239
AD		 6047#endif
6048 data_len -= size;
9a799d71 6049
729739b7
AD		 6050 dma = skb_frag_dma_map(tx_ring->dev, frag, 0, size,
6051 DMA_TO_DEVICE);
6052 if (dma_mapping_error(tx_ring->dev, dma))
d3d00239 6053 goto dma_error;
9a799d71 6054
729739b7
AD		 6055 tx_buffer = &tx_ring->tx_buffer_info[i];
6056 dma_unmap_len_set(tx_buffer, len, size);
6057 dma_unmap_addr_set(tx_buffer, dma, dma);
9a799d71 6058
729739b7
AD		 6059 tx_desc->read.buffer_addr = cpu_to_le64(dma);
6060 tx_desc->read.olinfo_status = 0;
9a799d71 6061
729739b7
AD		 6062 frag++;
6063 }
9a799d71 6064
729739b7
AD		 6065 /* write last descriptor with RS and EOP bits */
6066 cmd_type |= cpu_to_le32(size) | cpu_to_le32(IXGBE_TXD_CMD);
6067 tx_desc->read.cmd_type_len = cmd_type;
eacd73f7 6068
091a6246 6069 netdev_tx_sent_queue(txring_txq(tx_ring), first->bytecount);
b2d96e0a 6070
d3d00239
AD		 6071 /* set the timestamp */
6072 first->time_stamp = jiffies;
9a799d71
AK		 6073
6074 /*
729739b7
AD		 6075 * Force memory writes to complete before letting h/w know there
6076 * are new descriptors to fetch. (Only applicable for weak-ordered
6077 * memory model archs, such as IA-64).
6078 *
6079 * We also need this memory barrier to make certain all of the
6080 * status bits have been updated before next_to_watch is written.
9a799d71
AK		 6081 */
6082 wmb();
6083
d3d00239
AD		 6084 /* set next_to_watch value indicating a packet is present */
6085 first->next_to_watch = tx_desc;
6086
729739b7
AD		 6087 i++;
6088 if (i == tx_ring->count)
6089 i = 0;
6090
6091 tx_ring->next_to_use = i;
6092
d3d00239 6093 /* notify HW of packet */
84ea2591 6094 writel(i, tx_ring->tail);
d3d00239
AD		 6095
6096 return;
6097dma_error:
729739b7 6098 dev_err(tx_ring->dev, "TX DMA map failed\n");
d3d00239
AD		 6099
6100 /* clear dma mappings for failed tx_buffer_info map */
6101 for (;;) {
729739b7
AD		 6102 tx_buffer = &tx_ring->tx_buffer_info[i];
6103 ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer);
6104 if (tx_buffer == first)
d3d00239
AD		 6105 break;
6106 if (i == 0)
6107 i = tx_ring->count;
6108 i--;
6109 }
6110
d3d00239 6111 tx_ring->next_to_use = i;
9a799d71
AK		 6112}
6113
fd0db0ed 6114static void ixgbe_atr(struct ixgbe_ring *ring,
244e27ad 6115 struct ixgbe_tx_buffer *first)
69830529
AD		 6116{
6117 struct ixgbe_q_vector *q_vector = ring->q_vector;
6118 union ixgbe_atr_hash_dword input = { .dword = 0 };
6119 union ixgbe_atr_hash_dword common = { .dword = 0 };
6120 union {
6121 unsigned char *network;
6122 struct iphdr *ipv4;
6123 struct ipv6hdr *ipv6;
6124 } hdr;
ee9e0f0b 6125 struct tcphdr *th;
905e4a41 6126 __be16 vlan_id;
c4cf55e5 6127
69830529
AD		 6128 /* if ring doesn't have a interrupt vector, cannot perform ATR */
6129 if (!q_vector)
6130 return;
6131
6132 /* do nothing if sampling is disabled */
6133 if (!ring->atr_sample_rate)
d3ead241 6134 return;
c4cf55e5 6135
69830529 6136 ring->atr_count++;
c4cf55e5 6137
69830529 6138 /* snag network header to get L4 type and address */
fd0db0ed 6139 hdr.network = skb_network_header(first->skb);
69830529
AD		 6140
6141 /* Currently only IPv4/IPv6 with TCP is supported */
244e27ad 6142 if ((first->protocol != __constant_htons(ETH_P_IPV6) ||
69830529 6143 hdr.ipv6->nexthdr != IPPROTO_TCP) &&
244e27ad 6144 (first->protocol != __constant_htons(ETH_P_IP) ||
69830529
AD		 6145 hdr.ipv4->protocol != IPPROTO_TCP))
6146 return;
ee9e0f0b 6147
fd0db0ed 6148 th = tcp_hdr(first->skb);
c4cf55e5 6149
66f32a8b
AD		 6150 /* skip this packet since it is invalid or the socket is closing */
6151 if (!th || th->fin)
69830529
AD		 6152 return;
6153
6154 /* sample on all syn packets or once every atr sample count */
6155 if (!th->syn && (ring->atr_count < ring->atr_sample_rate))
6156 return;
6157
6158 /* reset sample count */
6159 ring->atr_count = 0;
6160
244e27ad 6161 vlan_id = htons(first->tx_flags >> IXGBE_TX_FLAGS_VLAN_SHIFT);
69830529
AD		 6162
6163 /*
6164 * src and dst are inverted, think how the receiver sees them
6165 *
6166 * The input is broken into two sections, a non-compressed section
6167 * containing vm_pool, vlan_id, and flow_type. The rest of the data
6168 * is XORed together and stored in the compressed dword.
6169 */
6170 input.formatted.vlan_id = vlan_id;
6171
6172 /*
6173 * since src port and flex bytes occupy the same word XOR them together
6174 * and write the value to source port portion of compressed dword
6175 */
244e27ad 6176 if (first->tx_flags & (IXGBE_TX_FLAGS_SW_VLAN | IXGBE_TX_FLAGS_HW_VLAN))
69830529
AD		 6177 common.port.src ^= th->dest ^ __constant_htons(ETH_P_8021Q);
6178 else
244e27ad 6179 common.port.src ^= th->dest ^ first->protocol;
69830529
AD		 6180 common.port.dst ^= th->source;
6181
244e27ad 6182 if (first->protocol == __constant_htons(ETH_P_IP)) {
69830529
AD		 6183 input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV4;
6184 common.ip ^= hdr.ipv4->saddr ^ hdr.ipv4->daddr;
6185 } else {
6186 input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV6;
6187 common.ip ^= hdr.ipv6->saddr.s6_addr32[0] ^
6188 hdr.ipv6->saddr.s6_addr32[1] ^
6189 hdr.ipv6->saddr.s6_addr32[2] ^
6190 hdr.ipv6->saddr.s6_addr32[3] ^
6191 hdr.ipv6->daddr.s6_addr32[0] ^
6192 hdr.ipv6->daddr.s6_addr32[1] ^
6193 hdr.ipv6->daddr.s6_addr32[2] ^
6194 hdr.ipv6->daddr.s6_addr32[3];
6195 }
c4cf55e5
PWJ		 6196
6197 /* This assumes the Rx queue and Tx queue are bound to the same CPU */
69830529
AD		 6198 ixgbe_fdir_add_signature_filter_82599(&q_vector->adapter->hw,
6199 input, common, ring->queue_index);
c4cf55e5
PWJ		 6200}
6201
63544e9c 6202static int __ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size)
e092be60 6203{
fc77dc3c 6204 netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
e092be60
AV		 6205 /* Herbert's original patch had:
6206 * smp_mb__after_netif_stop_queue();
6207 * but since that doesn't exist yet, just open code it. */
6208 smp_mb();
6209
6210 /* We need to check again in a case another CPU has just
6211 * made room available. */
7d4987de 6212 if (likely(ixgbe_desc_unused(tx_ring) < size))
e092be60
AV		 6213 return -EBUSY;
6214
6215 /* A reprieve! - use start_queue because it doesn't call schedule */
fc77dc3c 6216 netif_start_subqueue(tx_ring->netdev, tx_ring->queue_index);
5b7da515 6217 ++tx_ring->tx_stats.restart_queue;
e092be60
AV		 6218 return 0;
6219}
6220
82d4e46e 6221static inline int ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size)
e092be60 6222{
7d4987de 6223 if (likely(ixgbe_desc_unused(tx_ring) >= size))
e092be60 6224 return 0;
fc77dc3c 6225 return __ixgbe_maybe_stop_tx(tx_ring, size);
e092be60
AV		 6226}
6227
09a3b1f8
SH		 6228static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb)
6229{
6230 struct ixgbe_adapter *adapter = netdev_priv(dev);
6440752c
AD		 6231 int txq = skb_rx_queue_recorded(skb) ? skb_get_rx_queue(skb) :
6232 smp_processor_id();
56075a98 6233#ifdef IXGBE_FCOE
6440752c 6234 __be16 protocol = vlan_get_protocol(skb);
5e09a105 6235
e5b64635
JF		 6236 if (((protocol == htons(ETH_P_FCOE)) ||
6237 (protocol == htons(ETH_P_FIP))) &&
6238 (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) {
c087663e
AD		 6239 struct ixgbe_ring_feature *f;
6240
6241 f = &adapter->ring_feature[RING_F_FCOE];
6242
6243 while (txq >= f->indices)
6244 txq -= f->indices;
e4b317e9 6245 txq += adapter->ring_feature[RING_F_FCOE].offset;
c087663e 6246
e5b64635 6247 return txq;
56075a98
JF		 6248 }
6249#endif
6250
fdd3d631
KK		 6251 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
6252 while (unlikely(txq >= dev->real_num_tx_queues))
6253 txq -= dev->real_num_tx_queues;
5f715823 6254 return txq;
fdd3d631 6255 }
c4cf55e5 6256
09a3b1f8
SH		 6257 return skb_tx_hash(dev, skb);
6258}
6259
fc77dc3c 6260netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *skb,
84418e3b
AD		 6261 struct ixgbe_adapter *adapter,
6262 struct ixgbe_ring *tx_ring)
9a799d71 6263{
d3d00239 6264 struct ixgbe_tx_buffer *first;
5f715823 6265 int tso;
d3d00239 6266 u32 tx_flags = 0;
a535c30e
AD		 6267#if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
6268 unsigned short f;
6269#endif
a535c30e 6270 u16 count = TXD_USE_COUNT(skb_headlen(skb));
66f32a8b 6271 __be16 protocol = skb->protocol;
63544e9c 6272 u8 hdr_len = 0;
5e09a105 6273
a535c30e
AD		 6274 /*
6275 * need: 1 descriptor per page * PAGE_SIZE/IXGBE_MAX_DATA_PER_TXD,
24ddd967 6276 * + 1 desc for skb_headlen/IXGBE_MAX_DATA_PER_TXD,
a535c30e
AD		 6277 * + 2 desc gap to keep tail from touching head,
6278 * + 1 desc for context descriptor,
6279 * otherwise try next time
6280 */
6281#if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
6282 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
6283 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
6284#else
6285 count += skb_shinfo(skb)->nr_frags;
6286#endif
6287 if (ixgbe_maybe_stop_tx(tx_ring, count + 3)) {
6288 tx_ring->tx_stats.tx_busy++;
6289 return NETDEV_TX_BUSY;
6290 }
6291
fd0db0ed
AD		 6292 /* record the location of the first descriptor for this packet */
6293 first = &tx_ring->tx_buffer_info[tx_ring->next_to_use];
6294 first->skb = skb;
091a6246
AD		 6295 first->bytecount = skb->len;
6296 first->gso_segs = 1;
fd0db0ed 6297
66f32a8b 6298 /* if we have a HW VLAN tag being added default to the HW one */
eab6d18d 6299 if (vlan_tx_tag_present(skb)) {
66f32a8b
AD		 6300 tx_flags |= vlan_tx_tag_get(skb) << IXGBE_TX_FLAGS_VLAN_SHIFT;
6301 tx_flags |= IXGBE_TX_FLAGS_HW_VLAN;
6302 /* else if it is a SW VLAN check the next protocol and store the tag */
6303 } else if (protocol == __constant_htons(ETH_P_8021Q)) {
6304 struct vlan_hdr *vhdr, _vhdr;
6305 vhdr = skb_header_pointer(skb, ETH_HLEN, sizeof(_vhdr), &_vhdr);
6306 if (!vhdr)
6307 goto out_drop;
6308
6309 protocol = vhdr->h_vlan_encapsulated_proto;
9e0c5648
AD		 6310 tx_flags |= ntohs(vhdr->h_vlan_TCI) <<
6311 IXGBE_TX_FLAGS_VLAN_SHIFT;
66f32a8b
AD		 6312 tx_flags |= IXGBE_TX_FLAGS_SW_VLAN;
6313 }
6314
aa7bd467
JK		 6315 skb_tx_timestamp(skb);
6316
3a6a4eda
JK		 6317#ifdef CONFIG_IXGBE_PTP
6318 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP)) {
6319 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
6320 tx_flags |= IXGBE_TX_FLAGS_TSTAMP;
6321 }
6322#endif
6323
9e0c5648
AD		 6324#ifdef CONFIG_PCI_IOV
6325 /*
6326 * Use the l2switch_enable flag - would be false if the DMA
6327 * Tx switch had been disabled.
6328 */
6329 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6330 tx_flags |= IXGBE_TX_FLAGS_TXSW;
6331
6332#endif
32701dc2 6333 /* DCB maps skb priorities 0-7 onto 3 bit PCP of VLAN tag. */
66f32a8b 6334 if ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) &&
09dca476
AD		 6335 ((tx_flags & (IXGBE_TX_FLAGS_HW_VLAN | IXGBE_TX_FLAGS_SW_VLAN)) ||
6336 (skb->priority != TC_PRIO_CONTROL))) {
66f32a8b 6337 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
32701dc2
JF		 6338 tx_flags |= (skb->priority & 0x7) <<
6339 IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT;
66f32a8b
AD		 6340 if (tx_flags & IXGBE_TX_FLAGS_SW_VLAN) {
6341 struct vlan_ethhdr *vhdr;
6342 if (skb_header_cloned(skb) &&
6343 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))
6344 goto out_drop;
6345 vhdr = (struct vlan_ethhdr *)skb->data;
6346 vhdr->h_vlan_TCI = htons(tx_flags >>
6347 IXGBE_TX_FLAGS_VLAN_SHIFT);
6348 } else {
6349 tx_flags |= IXGBE_TX_FLAGS_HW_VLAN;
2f90b865 6350 }
9a799d71 6351 }
eacd73f7 6352
244e27ad
AD		 6353 /* record initial flags and protocol */
6354 first->tx_flags = tx_flags;
6355 first->protocol = protocol;
6356
eacd73f7 6357#ifdef IXGBE_FCOE
66f32a8b
AD		 6358 /* setup tx offload for FCoE */
6359 if ((protocol == __constant_htons(ETH_P_FCOE)) &&
6360 (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)) {
244e27ad 6361 tso = ixgbe_fso(tx_ring, first, &hdr_len);
897ab156
AD		 6362 if (tso < 0)
6363 goto out_drop;
9a799d71 6364
66f32a8b 6365 goto xmit_fcoe;
eacd73f7 6366 }
9a799d71 6367
66f32a8b 6368#endif /* IXGBE_FCOE */
244e27ad 6369 tso = ixgbe_tso(tx_ring, first, &hdr_len);
66f32a8b 6370 if (tso < 0)
897ab156 6371 goto out_drop;
244e27ad
AD		 6372 else if (!tso)
6373 ixgbe_tx_csum(tx_ring, first);
66f32a8b
AD		 6374
6375 /* add the ATR filter if ATR is on */
6376 if (test_bit(__IXGBE_TX_FDIR_INIT_DONE, &tx_ring->state))
244e27ad 6377 ixgbe_atr(tx_ring, first);
66f32a8b
AD		 6378
6379#ifdef IXGBE_FCOE
6380xmit_fcoe:
6381#endif /* IXGBE_FCOE */
244e27ad 6382 ixgbe_tx_map(tx_ring, first, hdr_len);
d3d00239
AD		 6383
6384 ixgbe_maybe_stop_tx(tx_ring, DESC_NEEDED);
9a799d71
AK		 6385
6386 return NETDEV_TX_OK;
897ab156
AD		 6387
6388out_drop:
fd0db0ed
AD		 6389 dev_kfree_skb_any(first->skb);
6390 first->skb = NULL;
6391
897ab156 6392 return NETDEV_TX_OK;
9a799d71
AK		 6393}
6394
a50c29dd
AD		 6395static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb,
6396 struct net_device *netdev)
84418e3b
AD		 6397{
6398 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6399 struct ixgbe_ring *tx_ring;
6400
a50c29dd
AD		 6401 /*
6402 * The minimum packet size for olinfo paylen is 17 so pad the skb
6403 * in order to meet this minimum size requirement.
6404 */
f73332fc
SH		 6405 if (unlikely(skb->len < 17)) {
6406 if (skb_pad(skb, 17 - skb->len))
a50c29dd
AD		 6407 return NETDEV_TX_OK;
6408 skb->len = 17;
6409 }
6410
84418e3b 6411 tx_ring = adapter->tx_ring[skb->queue_mapping];
fc77dc3c 6412 return ixgbe_xmit_frame_ring(skb, adapter, tx_ring);
84418e3b
AD		 6413}
6414
9a799d71
AK		 6415/**
6416 * ixgbe_set_mac - Change the Ethernet Address of the NIC
6417 * @netdev: network interface device structure
6418 * @p: pointer to an address structure
6419 *
6420 * Returns 0 on success, negative on failure
6421 **/
6422static int ixgbe_set_mac(struct net_device *netdev, void *p)
6423{
6424 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 6425 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 6426 struct sockaddr *addr = p;
6427
6428 if (!is_valid_ether_addr(addr->sa_data))
6429 return -EADDRNOTAVAIL;
6430
6431 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 6432 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 6433
1cdd1ec8
GR		 6434 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
6435 IXGBE_RAH_AV);
9a799d71
AK		 6436
6437 return 0;
6438}
6439
6b73e10d
BH		 6440static int
6441ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr)
6442{
6443 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6444 struct ixgbe_hw *hw = &adapter->hw;
6445 u16 value;
6446 int rc;
6447
6448 if (prtad != hw->phy.mdio.prtad)
6449 return -EINVAL;
6450 rc = hw->phy.ops.read_reg(hw, addr, devad, &value);
6451 if (!rc)
6452 rc = value;
6453 return rc;
6454}
6455
6456static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad,
6457 u16 addr, u16 value)
6458{
6459 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6460 struct ixgbe_hw *hw = &adapter->hw;
6461
6462 if (prtad != hw->phy.mdio.prtad)
6463 return -EINVAL;
6464 return hw->phy.ops.write_reg(hw, addr, devad, value);
6465}
6466
6467static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd)
6468{
6469 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6470
3a6a4eda
JK		 6471 switch (cmd) {
6472#ifdef CONFIG_IXGBE_PTP
6473 case SIOCSHWTSTAMP:
6474 return ixgbe_ptp_hwtstamp_ioctl(adapter, req, cmd);
6475#endif
6476 default:
6477 return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd);
6478 }
6b73e10d
BH		 6479}
6480
0365e6e4
PW		 6481/**
6482 * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding
31278e71 6483 * netdev->dev_addrs
0365e6e4
PW		 6484 * @netdev: network interface device structure
6485 *
6486 * Returns non-zero on failure
6487 **/
6488static int ixgbe_add_sanmac_netdev(struct net_device *dev)
6489{
6490 int err = 0;
6491 struct ixgbe_adapter *adapter = netdev_priv(dev);
6492 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6493
6494 if (is_valid_ether_addr(mac->san_addr)) {
6495 rtnl_lock();
6496 err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6497 rtnl_unlock();
6498 }
6499 return err;
6500}
6501
6502/**
6503 * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding
31278e71 6504 * netdev->dev_addrs
0365e6e4
PW		 6505 * @netdev: network interface device structure
6506 *
6507 * Returns non-zero on failure
6508 **/
6509static int ixgbe_del_sanmac_netdev(struct net_device *dev)
6510{
6511 int err = 0;
6512 struct ixgbe_adapter *adapter = netdev_priv(dev);
6513 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6514
6515 if (is_valid_ether_addr(mac->san_addr)) {
6516 rtnl_lock();
6517 err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6518 rtnl_unlock();
6519 }
6520 return err;
6521}
6522
9a799d71
AK		 6523#ifdef CONFIG_NET_POLL_CONTROLLER
6524/*
6525 * Polling 'interrupt' - used by things like netconsole to send skbs
6526 * without having to re-enable interrupts. It's not called while
6527 * the interrupt routine is executing.
6528 */
6529static void ixgbe_netpoll(struct net_device *netdev)
6530{
6531 struct ixgbe_adapter *adapter = netdev_priv(netdev);
8f9a7167 6532 int i;
9a799d71 6533
1a647bd2
AD		 6534 /* if interface is down do nothing */
6535 if (test_bit(__IXGBE_DOWN, &adapter->state))
6536 return;
6537
9a799d71 6538 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
8f9a7167 6539 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
49c7ffbe
AD		 6540 for (i = 0; i < adapter->num_q_vectors; i++)
6541 ixgbe_msix_clean_rings(0, adapter->q_vector[i]);
8f9a7167
PWJ		 6542 } else {
6543 ixgbe_intr(adapter->pdev->irq, netdev);
6544 }
9a799d71 6545 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
9a799d71 6546}
9a799d71 6547
581330ba 6548#endif
de1036b1
ED		 6549static struct rtnl_link_stats64 *ixgbe_get_stats64(struct net_device *netdev,
6550 struct rtnl_link_stats64 *stats)
6551{
6552 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6553 int i;
6554
1a51502b 6555 rcu_read_lock();
de1036b1 6556 for (i = 0; i < adapter->num_rx_queues; i++) {
1a51502b 6557 struct ixgbe_ring *ring = ACCESS_ONCE(adapter->rx_ring[i]);
de1036b1
ED		 6558 u64 bytes, packets;
6559 unsigned int start;
6560
1a51502b
ED		 6561 if (ring) {
6562 do {
6563 start = u64_stats_fetch_begin_bh(&ring->syncp);
6564 packets = ring->stats.packets;
6565 bytes = ring->stats.bytes;
6566 } while (u64_stats_fetch_retry_bh(&ring->syncp, start));
6567 stats->rx_packets += packets;
6568 stats->rx_bytes += bytes;
6569 }
de1036b1 6570 }
1ac9ad13
ED		 6571
6572 for (i = 0; i < adapter->num_tx_queues; i++) {
6573 struct ixgbe_ring *ring = ACCESS_ONCE(adapter->tx_ring[i]);
6574 u64 bytes, packets;
6575 unsigned int start;
6576
6577 if (ring) {
6578 do {
6579 start = u64_stats_fetch_begin_bh(&ring->syncp);
6580 packets = ring->stats.packets;
6581 bytes = ring->stats.bytes;
6582 } while (u64_stats_fetch_retry_bh(&ring->syncp, start));
6583 stats->tx_packets += packets;
6584 stats->tx_bytes += bytes;
6585 }
6586 }
1a51502b 6587 rcu_read_unlock();
de1036b1
ED		 6588 /* following stats updated by ixgbe_watchdog_task() */
6589 stats->multicast = netdev->stats.multicast;
6590 stats->rx_errors = netdev->stats.rx_errors;
6591 stats->rx_length_errors = netdev->stats.rx_length_errors;
6592 stats->rx_crc_errors = netdev->stats.rx_crc_errors;
6593 stats->rx_missed_errors = netdev->stats.rx_missed_errors;
6594 return stats;
6595}
6596
8af3c33f 6597#ifdef CONFIG_IXGBE_DCB
49ce9c2c
BH		 6598/**
6599 * ixgbe_validate_rtr - verify 802.1Qp to Rx packet buffer mapping is valid.
6600 * @adapter: pointer to ixgbe_adapter
8b1c0b24
JF		 6601 * @tc: number of traffic classes currently enabled
6602 *
6603 * Configure a valid 802.1Qp to Rx packet buffer mapping ie confirm
6604 * 802.1Q priority maps to a packet buffer that exists.
6605 */
6606static void ixgbe_validate_rtr(struct ixgbe_adapter *adapter, u8 tc)
6607{
6608 struct ixgbe_hw *hw = &adapter->hw;
6609 u32 reg, rsave;
6610 int i;
6611
6612 /* 82598 have a static priority to TC mapping that can not
6613 * be changed so no validation is needed.
6614 */
6615 if (hw->mac.type == ixgbe_mac_82598EB)
6616 return;
6617
6618 reg = IXGBE_READ_REG(hw, IXGBE_RTRUP2TC);
6619 rsave = reg;
6620
6621 for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
6622 u8 up2tc = reg >> (i * IXGBE_RTRUP2TC_UP_SHIFT);
6623
6624 /* If up2tc is out of bounds default to zero */
6625 if (up2tc > tc)
6626 reg &= ~(0x7 << IXGBE_RTRUP2TC_UP_SHIFT);
6627 }
6628
6629 if (reg != rsave)
6630 IXGBE_WRITE_REG(hw, IXGBE_RTRUP2TC, reg);
6631
6632 return;
6633}
6634
02debdc9
AD		 6635/**
6636 * ixgbe_set_prio_tc_map - Configure netdev prio tc map
6637 * @adapter: Pointer to adapter struct
6638 *
6639 * Populate the netdev user priority to tc map
6640 */
6641static void ixgbe_set_prio_tc_map(struct ixgbe_adapter *adapter)
6642{
6643 struct net_device *dev = adapter->netdev;
6644 struct ixgbe_dcb_config *dcb_cfg = &adapter->dcb_cfg;
6645 struct ieee_ets *ets = adapter->ixgbe_ieee_ets;
6646 u8 prio;
6647
6648 for (prio = 0; prio < MAX_USER_PRIORITY; prio++) {
6649 u8 tc = 0;
6650
6651 if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE)
6652 tc = ixgbe_dcb_get_tc_from_up(dcb_cfg, 0, prio);
6653 else if (ets)
6654 tc = ets->prio_tc[prio];
6655
6656 netdev_set_prio_tc_map(dev, prio, tc);
6657 }
6658}
6659
49ce9c2c
BH		 6660/**
6661 * ixgbe_setup_tc - configure net_device for multiple traffic classes
8b1c0b24
JF		 6662 *
6663 * @netdev: net device to configure
6664 * @tc: number of traffic classes to enable
6665 */
6666int ixgbe_setup_tc(struct net_device *dev, u8 tc)
6667{
8b1c0b24
JF		 6668 struct ixgbe_adapter *adapter = netdev_priv(dev);
6669 struct ixgbe_hw *hw = &adapter->hw;
8b1c0b24 6670
e7589eab
JF		 6671 /* Multiple traffic classes requires multiple queues */
6672 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
6673 e_err(drv, "Enable failed, needs MSI-X\n");
6674 return -EINVAL;
6675 }
8b1c0b24 6676
d4e41649
AD		 6677 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
6678 e_err(drv, "Enable failed, SR-IOV enabled\n");
6679 return -EINVAL;
6680 }
6681
8b1c0b24 6682 /* Hardware supports up to 8 traffic classes */
4de2a022 6683 if (tc > adapter->dcb_cfg.num_tcs.pg_tcs ||
581330ba
AD		 6684 (hw->mac.type == ixgbe_mac_82598EB &&
6685 tc < MAX_TRAFFIC_CLASS))
8b1c0b24
JF		 6686 return -EINVAL;
6687
6688 /* Hardware has to reinitialize queues and interrupts to
52f33af8 6689 * match packet buffer alignment. Unfortunately, the
8b1c0b24
JF		 6690 * hardware is not flexible enough to do this dynamically.
6691 */
6692 if (netif_running(dev))
6693 ixgbe_close(dev);
6694 ixgbe_clear_interrupt_scheme(adapter);
6695
e7589eab 6696 if (tc) {
8b1c0b24 6697 netdev_set_num_tc(dev, tc);
02debdc9
AD		 6698 ixgbe_set_prio_tc_map(adapter);
6699
e7589eab
JF		 6700 adapter->flags |= IXGBE_FLAG_DCB_ENABLED;
6701 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
6702
943561d3
AD		 6703 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
6704 adapter->last_lfc_mode = adapter->hw.fc.requested_mode;
e7589eab 6705 adapter->hw.fc.requested_mode = ixgbe_fc_none;
943561d3 6706 }
e7589eab 6707 } else {
8b1c0b24 6708 netdev_reset_tc(dev);
02debdc9 6709
943561d3
AD		 6710 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
6711 adapter->hw.fc.requested_mode = adapter->last_lfc_mode;
e7589eab
JF		 6712
6713 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
6714 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
6715
6716 adapter->temp_dcb_cfg.pfc_mode_enable = false;
6717 adapter->dcb_cfg.pfc_mode_enable = false;
6718 }
6719
8b1c0b24
JF		 6720 ixgbe_init_interrupt_scheme(adapter);
6721 ixgbe_validate_rtr(adapter, tc);
6722 if (netif_running(dev))
6723 ixgbe_open(dev);
6724
6725 return 0;
6726}
de1036b1 6727
8af3c33f 6728#endif /* CONFIG_IXGBE_DCB */
082757af
DS		 6729void ixgbe_do_reset(struct net_device *netdev)
6730{
6731 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6732
6733 if (netif_running(netdev))
6734 ixgbe_reinit_locked(adapter);
6735 else
6736 ixgbe_reset(adapter);
6737}
6738
c8f44aff 6739static netdev_features_t ixgbe_fix_features(struct net_device *netdev,
567d2de2 6740 netdev_features_t features)
082757af
DS		 6741{
6742 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6743
082757af
DS		 6744 /* return error if RXHASH is being enabled when RSS is not supported */
6745 if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED))
567d2de2 6746 features &= ~NETIF_F_RXHASH;
082757af
DS		 6747
6748 /* If Rx checksum is disabled, then RSC/LRO should also be disabled */
567d2de2
AD		 6749 if (!(features & NETIF_F_RXCSUM))
6750 features &= ~NETIF_F_LRO;
082757af 6751
567d2de2
AD		 6752 /* Turn off LRO if not RSC capable */
6753 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE))
6754 features &= ~NETIF_F_LRO;
8e2813f5 6755
567d2de2 6756 return features;
082757af
DS		 6757}
6758
c8f44aff 6759static int ixgbe_set_features(struct net_device *netdev,
567d2de2 6760 netdev_features_t features)
082757af
DS		 6761{
6762 struct ixgbe_adapter *adapter = netdev_priv(netdev);
567d2de2 6763 netdev_features_t changed = netdev->features ^ features;
082757af
DS		 6764 bool need_reset = false;
6765
082757af 6766 /* Make sure RSC matches LRO, reset if change */
567d2de2
AD		 6767 if (!(features & NETIF_F_LRO)) {
6768 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
082757af 6769 need_reset = true;
567d2de2
AD		 6770 adapter->flags2 &= ~IXGBE_FLAG2_RSC_ENABLED;
6771 } else if ((adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE) &&
6772 !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)) {
6773 if (adapter->rx_itr_setting == 1 ||
6774 adapter->rx_itr_setting > IXGBE_MIN_RSC_ITR) {
6775 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
6776 need_reset = true;
6777 } else if ((changed ^ features) & NETIF_F_LRO) {
6778 e_info(probe, "rx-usecs set too low, "
6779 "disabling RSC\n");
082757af
DS		 6780 }
6781 }
6782
6783 /*
6784 * Check if Flow Director n-tuple support was enabled or disabled. If
6785 * the state changed, we need to reset.
6786 */
567d2de2
AD		 6787 if (!(features & NETIF_F_NTUPLE)) {
6788 if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
6789 /* turn off Flow Director, set ATR and reset */
6790 if ((adapter->flags & IXGBE_FLAG_RSS_ENABLED) &&
6791 !(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
6792 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
082757af
DS		 6793 need_reset = true;
6794 }
082757af 6795 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
567d2de2
AD		 6796 } else if (!(adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)) {
6797 /* turn off ATR, enable perfect filters and reset */
6798 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
6799 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
082757af
DS		 6800 need_reset = true;
6801 }
6802
146d4cc9
JF		 6803 if (features & NETIF_F_HW_VLAN_RX)
6804 ixgbe_vlan_strip_enable(adapter);
6805 else
6806 ixgbe_vlan_strip_disable(adapter);
6807
3f2d1c0f
BG		 6808 if (changed & NETIF_F_RXALL)
6809 need_reset = true;
6810
567d2de2 6811 netdev->features = features;
082757af
DS		 6812 if (need_reset)
6813 ixgbe_do_reset(netdev);
6814
6815 return 0;
082757af
DS		 6816}
6817
0f4b0add
JF		 6818static int ixgbe_ndo_fdb_add(struct ndmsg *ndm,
6819 struct net_device *dev,
6820 unsigned char *addr,
6821 u16 flags)
6822{
6823 struct ixgbe_adapter *adapter = netdev_priv(dev);
6824 int err = -EOPNOTSUPP;
6825
6826 if (ndm->ndm_state & NUD_PERMANENT) {
6827 pr_info("%s: FDB only supports static addresses\n",
6828 ixgbe_driver_name);
6829 return -EINVAL;
6830 }
6831
6832 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
6833 if (is_unicast_ether_addr(addr))
6834 err = dev_uc_add_excl(dev, addr);
6835 else if (is_multicast_ether_addr(addr))
6836 err = dev_mc_add_excl(dev, addr);
6837 else
6838 err = -EINVAL;
6839 }
6840
6841 /* Only return duplicate errors if NLM_F_EXCL is set */
6842 if (err == -EEXIST && !(flags & NLM_F_EXCL))
6843 err = 0;
6844
6845 return err;
6846}
6847
6848static int ixgbe_ndo_fdb_del(struct ndmsg *ndm,
6849 struct net_device *dev,
6850 unsigned char *addr)
6851{
6852 struct ixgbe_adapter *adapter = netdev_priv(dev);
6853 int err = -EOPNOTSUPP;
6854
6855 if (ndm->ndm_state & NUD_PERMANENT) {
6856 pr_info("%s: FDB only supports static addresses\n",
6857 ixgbe_driver_name);
6858 return -EINVAL;
6859 }
6860
6861 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
6862 if (is_unicast_ether_addr(addr))
6863 err = dev_uc_del(dev, addr);
6864 else if (is_multicast_ether_addr(addr))
6865 err = dev_mc_del(dev, addr);
6866 else
6867 err = -EINVAL;
6868 }
6869
6870 return err;
6871}
6872
6873static int ixgbe_ndo_fdb_dump(struct sk_buff *skb,
6874 struct netlink_callback *cb,
6875 struct net_device *dev,
6876 int idx)
6877{
6878 struct ixgbe_adapter *adapter = netdev_priv(dev);
6879
6880 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6881 idx = ndo_dflt_fdb_dump(skb, cb, dev, idx);
6882
6883 return idx;
6884}
6885
0edc3527 6886static const struct net_device_ops ixgbe_netdev_ops = {
e8e9f696 6887 .ndo_open = ixgbe_open,
0edc3527 6888 .ndo_stop = ixgbe_close,
00829823 6889 .ndo_start_xmit = ixgbe_xmit_frame,
09a3b1f8 6890 .ndo_select_queue = ixgbe_select_queue,
581330ba 6891 .ndo_set_rx_mode = ixgbe_set_rx_mode,
0edc3527
SH		 6892 .ndo_validate_addr = eth_validate_addr,
6893 .ndo_set_mac_address = ixgbe_set_mac,
6894 .ndo_change_mtu = ixgbe_change_mtu,
6895 .ndo_tx_timeout = ixgbe_tx_timeout,
0edc3527
SH		 6896 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
6897 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
6b73e10d 6898 .ndo_do_ioctl = ixgbe_ioctl,
7f01648a
GR		 6899 .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac,
6900 .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan,
6901 .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw,
581330ba 6902 .ndo_set_vf_spoofchk = ixgbe_ndo_set_vf_spoofchk,
7f01648a 6903 .ndo_get_vf_config = ixgbe_ndo_get_vf_config,
de1036b1 6904 .ndo_get_stats64 = ixgbe_get_stats64,
8af3c33f 6905#ifdef CONFIG_IXGBE_DCB
24095aa3 6906 .ndo_setup_tc = ixgbe_setup_tc,
8af3c33f 6907#endif
0edc3527
SH		 6908#ifdef CONFIG_NET_POLL_CONTROLLER
6909 .ndo_poll_controller = ixgbe_netpoll,
6910#endif
332d4a7d
YZ		 6911#ifdef IXGBE_FCOE
6912 .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get,
68a683cf 6913 .ndo_fcoe_ddp_target = ixgbe_fcoe_ddp_target,
332d4a7d 6914 .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put,
8450ff8c
YZ		 6915 .ndo_fcoe_enable = ixgbe_fcoe_enable,
6916 .ndo_fcoe_disable = ixgbe_fcoe_disable,
61a1fa10 6917 .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn,
ea81875a 6918 .ndo_fcoe_get_hbainfo = ixgbe_fcoe_get_hbainfo,
332d4a7d 6919#endif /* IXGBE_FCOE */
082757af
DS		 6920 .ndo_set_features = ixgbe_set_features,
6921 .ndo_fix_features = ixgbe_fix_features,
0f4b0add
JF		 6922 .ndo_fdb_add = ixgbe_ndo_fdb_add,
6923 .ndo_fdb_del = ixgbe_ndo_fdb_del,
6924 .ndo_fdb_dump = ixgbe_ndo_fdb_dump,
0edc3527
SH		 6925};
6926
1cdd1ec8 6927static void __devinit ixgbe_probe_vf(struct ixgbe_adapter *adapter,
567d2de2 6928 const struct ixgbe_info *ii)
1cdd1ec8
GR		 6929{
6930#ifdef CONFIG_PCI_IOV
6931 struct ixgbe_hw *hw = &adapter->hw;
1cdd1ec8 6932
c6bda30a 6933 if (hw->mac.type == ixgbe_mac_82598EB)
1cdd1ec8
GR		 6934 return;
6935
6936 /* The 82599 supports up to 64 VFs per physical function
6937 * but this implementation limits allocation to 63 so that
6938 * basic networking resources are still available to the
6b42a9c5
GR		 6939 * physical function. If the user requests greater thn
6940 * 63 VFs then it is an error - reset to default of zero.
1cdd1ec8 6941 */
6b42a9c5 6942 adapter->num_vfs = (max_vfs > 63) ? 0 : max_vfs;
c6bda30a 6943 ixgbe_enable_sriov(adapter, ii);
1cdd1ec8
GR		 6944#endif /* CONFIG_PCI_IOV */
6945}
6946
8e2813f5
JK		 6947/**
6948 * ixgbe_wol_supported - Check whether device supports WoL
6949 * @hw: hw specific details
6950 * @device_id: the device ID
6951 * @subdev_id: the subsystem device ID
6952 *
6953 * This function is used by probe and ethtool to determine
6954 * which devices have WoL support
6955 *
6956 **/
6957int ixgbe_wol_supported(struct ixgbe_adapter *adapter, u16 device_id,
6958 u16 subdevice_id)
6959{
6960 struct ixgbe_hw *hw = &adapter->hw;
6961 u16 wol_cap = adapter->eeprom_cap & IXGBE_DEVICE_CAPS_WOL_MASK;
6962 int is_wol_supported = 0;
6963
6964 switch (device_id) {
6965 case IXGBE_DEV_ID_82599_SFP:
6966 /* Only these subdevices could supports WOL */
6967 switch (subdevice_id) {
6968 case IXGBE_SUBDEV_ID_82599_560FLR:
6969 /* only support first port */
6970 if (hw->bus.func != 0)
6971 break;
6972 case IXGBE_SUBDEV_ID_82599_SFP:
6973 is_wol_supported = 1;
6974 break;
6975 }
6976 break;
6977 case IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
6978 /* All except this subdevice support WOL */
6979 if (subdevice_id != IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ)
6980 is_wol_supported = 1;
6981 break;
6982 case IXGBE_DEV_ID_82599_KX4:
6983 is_wol_supported = 1;
6984 break;
6985 case IXGBE_DEV_ID_X540T:
6986 /* check eeprom to see if enabled wol */
6987 if ((wol_cap == IXGBE_DEVICE_CAPS_WOL_PORT0_1) ||
6988 ((wol_cap == IXGBE_DEVICE_CAPS_WOL_PORT0) &&
6989 (hw->bus.func == 0))) {
6990 is_wol_supported = 1;
6991 }
6992 break;
6993 }
6994
6995 return is_wol_supported;
6996}
6997
9a799d71
AK		 6998/**
6999 * ixgbe_probe - Device Initialization Routine
7000 * @pdev: PCI device information struct
7001 * @ent: entry in ixgbe_pci_tbl
7002 *
7003 * Returns 0 on success, negative on failure
7004 *
7005 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
7006 * The OS initialization, configuring of the adapter private structure,
7007 * and a hardware reset occur.
7008 **/
7009static int __devinit ixgbe_probe(struct pci_dev *pdev,
e8e9f696 7010 const struct pci_device_id *ent)
9a799d71
AK		 7011{
7012 struct net_device *netdev;
7013 struct ixgbe_adapter *adapter = NULL;
7014 struct ixgbe_hw *hw;
7015 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71
AK		 7016 static int cards_found;
7017 int i, err, pci_using_dac;
289700db 7018 u8 part_str[IXGBE_PBANUM_LENGTH];
c85a2618 7019 unsigned int indices = num_possible_cpus();
eacd73f7
YZ		 7020#ifdef IXGBE_FCOE
7021 u16 device_caps;
7022#endif
289700db 7023 u32 eec;
9a799d71 7024
bded64a7
AG		 7025 /* Catch broken hardware that put the wrong VF device ID in
7026 * the PCIe SR-IOV capability.
7027 */
7028 if (pdev->is_virtfn) {
7029 WARN(1, KERN_ERR "%s (%hx:%hx) should not be a VF!\n",
7030 pci_name(pdev), pdev->vendor, pdev->device);
7031 return -EINVAL;
7032 }
7033
9ce77666 7034 err = pci_enable_device_mem(pdev);
9a799d71
AK		 7035 if (err)
7036 return err;
7037
1b507730
NN		 7038 if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64)) &&
7039 !dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64))) {
9a799d71
AK		 7040 pci_using_dac = 1;
7041 } else {
1b507730 7042 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
9a799d71 7043 if (err) {
1b507730
NN		 7044 err = dma_set_coherent_mask(&pdev->dev,
7045 DMA_BIT_MASK(32));
9a799d71 7046 if (err) {
b8bc0421
DC		 7047 dev_err(&pdev->dev,
7048 "No usable DMA configuration, aborting\n");
9a799d71
AK		 7049 goto err_dma;
7050 }
7051 }
7052 pci_using_dac = 0;
7053 }
7054
9ce77666 7055 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 7056 IORESOURCE_MEM), ixgbe_driver_name);
9a799d71 7057 if (err) {
b8bc0421
DC		 7058 dev_err(&pdev->dev,
7059 "pci_request_selected_regions failed 0x%x\n", err);
9a799d71
AK		 7060 goto err_pci_reg;
7061 }
7062
19d5afd4 7063 pci_enable_pcie_error_reporting(pdev);
6fabd715 7064
9a799d71 7065 pci_set_master(pdev);
fb3b27bc 7066 pci_save_state(pdev);
9a799d71 7067
e901acd6
JF		 7068#ifdef CONFIG_IXGBE_DCB
7069 indices *= MAX_TRAFFIC_CLASS;
7070#endif
7071
c85a2618 7072 if (ii->mac == ixgbe_mac_82598EB)
d411a936
AD		 7073#ifdef CONFIG_IXGBE_DCB
7074 indices = min_t(unsigned int, indices, MAX_TRAFFIC_CLASS * 4);
7075#else
c85a2618 7076 indices = min_t(unsigned int, indices, IXGBE_MAX_RSS_INDICES);
d411a936 7077#endif
c85a2618
JF		 7078 else
7079 indices = min_t(unsigned int, indices, IXGBE_MAX_FDIR_INDICES);
7080
e901acd6 7081#ifdef IXGBE_FCOE
c85a2618
JF		 7082 indices += min_t(unsigned int, num_possible_cpus(),
7083 IXGBE_MAX_FCOE_INDICES);
7084#endif
c85a2618 7085 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices);
9a799d71
AK		 7086 if (!netdev) {
7087 err = -ENOMEM;
7088 goto err_alloc_etherdev;
7089 }
7090
9a799d71
AK		 7091 SET_NETDEV_DEV(netdev, &pdev->dev);
7092
9a799d71 7093 adapter = netdev_priv(netdev);
c60fbb00 7094 pci_set_drvdata(pdev, adapter);
9a799d71
AK		 7095
7096 adapter->netdev = netdev;
7097 adapter->pdev = pdev;
7098 hw = &adapter->hw;
7099 hw->back = adapter;
b3f4d599 7100 adapter->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
9a799d71 7101
05857980 7102 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
e8e9f696 7103 pci_resource_len(pdev, 0));
9a799d71
AK		 7104 if (!hw->hw_addr) {
7105 err = -EIO;
7106 goto err_ioremap;
7107 }
7108
7109 for (i = 1; i <= 5; i++) {
7110 if (pci_resource_len(pdev, i) == 0)
7111 continue;
7112 }
7113
0edc3527 7114 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 7115 ixgbe_set_ethtool_ops(netdev);
9a799d71 7116 netdev->watchdog_timeo = 5 * HZ;
9fe93afd 7117 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
9a799d71 7118
9a799d71
AK		 7119 adapter->bd_number = cards_found;
7120
9a799d71
AK		 7121 /* Setup hw api */
7122 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 7123 hw->mac.type = ii->mac;
9a799d71 7124
c44ade9e
JB		 7125 /* EEPROM */
7126 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
7127 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
7128 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
7129 if (!(eec & (1 << 8)))
7130 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
7131
7132 /* PHY */
7133 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0 7134 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
6b73e10d
BH		 7135 /* ixgbe_identify_phy_generic will set prtad and mmds properly */
7136 hw->phy.mdio.prtad = MDIO_PRTAD_NONE;
7137 hw->phy.mdio.mmds = 0;
7138 hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22;
7139 hw->phy.mdio.dev = netdev;
7140 hw->phy.mdio.mdio_read = ixgbe_mdio_read;
7141 hw->phy.mdio.mdio_write = ixgbe_mdio_write;
c4900be0 7142
8ca783ab 7143 ii->get_invariants(hw);
9a799d71
AK		 7144
7145 /* setup the private structure */
7146 err = ixgbe_sw_init(adapter);
7147 if (err)
7148 goto err_sw_init;
7149
e86bff0e 7150 /* Make it possible the adapter to be woken up via WOL */
b93a2226
DS		 7151 switch (adapter->hw.mac.type) {
7152 case ixgbe_mac_82599EB:
7153 case ixgbe_mac_X540:
e86bff0e 7154 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
b93a2226
DS		 7155 break;
7156 default:
7157 break;
7158 }
e86bff0e 7159
bf069c97
DS		 7160 /*
7161 * If there is a fan on this device and it has failed log the
7162 * failure.
7163 */
7164 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
7165 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
7166 if (esdp & IXGBE_ESDP_SDP1)
396e799c 7167 e_crit(probe, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 7168 }
7169
8ef78adc
PWJ		 7170 if (allow_unsupported_sfp)
7171 hw->allow_unsupported_sfp = allow_unsupported_sfp;
7172
c44ade9e 7173 /* reset_hw fills in the perm_addr as well */
119fc60a 7174 hw->phy.reset_if_overtemp = true;
c44ade9e 7175 err = hw->mac.ops.reset_hw(hw);
119fc60a 7176 hw->phy.reset_if_overtemp = false;
8ca783ab
DS		 7177 if (err == IXGBE_ERR_SFP_NOT_PRESENT &&
7178 hw->mac.type == ixgbe_mac_82598EB) {
8ca783ab
DS		 7179 err = 0;
7180 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
7086400d 7181 e_dev_err("failed to load because an unsupported SFP+ "
849c4542
ET		 7182 "module type was detected.\n");
7183 e_dev_err("Reload the driver after installing a supported "
7184 "module.\n");
04f165ef
PW		 7185 goto err_sw_init;
7186 } else if (err) {
849c4542 7187 e_dev_err("HW Init failed: %d\n", err);
c44ade9e
JB		 7188 goto err_sw_init;
7189 }
7190
1cdd1ec8
GR		 7191 ixgbe_probe_vf(adapter, ii);
7192
396e799c 7193 netdev->features = NETIF_F_SG |
e8e9f696 7194 NETIF_F_IP_CSUM |
082757af 7195 NETIF_F_IPV6_CSUM |
e8e9f696
JP		 7196 NETIF_F_HW_VLAN_TX |
7197 NETIF_F_HW_VLAN_RX |
082757af
DS		 7198 NETIF_F_HW_VLAN_FILTER |
7199 NETIF_F_TSO |
7200 NETIF_F_TSO6 |
082757af
DS		 7201 NETIF_F_RXHASH |
7202 NETIF_F_RXCSUM;
9a799d71 7203
082757af 7204 netdev->hw_features = netdev->features;
ad31c402 7205
58be7666
DS		 7206 switch (adapter->hw.mac.type) {
7207 case ixgbe_mac_82599EB:
7208 case ixgbe_mac_X540:
45a5ead0 7209 netdev->features |= NETIF_F_SCTP_CSUM;
082757af
DS		 7210 netdev->hw_features |= NETIF_F_SCTP_CSUM |
7211 NETIF_F_NTUPLE;
58be7666
DS		 7212 break;
7213 default:
7214 break;
7215 }
45a5ead0 7216
3f2d1c0f
BG		 7217 netdev->hw_features |= NETIF_F_RXALL;
7218
ad31c402
JK		 7219 netdev->vlan_features |= NETIF_F_TSO;
7220 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 7221 netdev->vlan_features |= NETIF_F_IP_CSUM;
cd1da503 7222 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
ad31c402
JK		 7223 netdev->vlan_features |= NETIF_F_SG;
7224
01789349 7225 netdev->priv_flags |= IFF_UNICAST_FLT;
f43f313e 7226 netdev->priv_flags |= IFF_SUPP_NOFCS;
01789349 7227
1cdd1ec8
GR		 7228 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
7229 adapter->flags &= ~(IXGBE_FLAG_RSS_ENABLED |
7230 IXGBE_FLAG_DCB_ENABLED);
2f90b865 7231
7a6b6f51 7232#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 7233 netdev->dcbnl_ops = &dcbnl_ops;
7234#endif
7235
eacd73f7 7236#ifdef IXGBE_FCOE
0d551589 7237 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
eacd73f7
YZ		 7238 if (hw->mac.ops.get_device_caps) {
7239 hw->mac.ops.get_device_caps(hw, &device_caps);
0d551589
YZ		 7240 if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS)
7241 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
eacd73f7
YZ		 7242 }
7243 }
5e09d7f6
YZ		 7244 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
7245 netdev->vlan_features |= NETIF_F_FCOE_CRC;
7246 netdev->vlan_features |= NETIF_F_FSO;
7247 netdev->vlan_features |= NETIF_F_FCOE_MTU;
7248 }
eacd73f7 7249#endif /* IXGBE_FCOE */
7b872a55 7250 if (pci_using_dac) {
9a799d71 7251 netdev->features |= NETIF_F_HIGHDMA;
7b872a55
YZ		 7252 netdev->vlan_features |= NETIF_F_HIGHDMA;
7253 }
9a799d71 7254
082757af
DS		 7255 if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)
7256 netdev->hw_features |= NETIF_F_LRO;
0c19d6af 7257 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
f8212f97
AD		 7258 netdev->features |= NETIF_F_LRO;
7259
9a799d71 7260 /* make sure the EEPROM is good */
c44ade9e 7261 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
849c4542 7262 e_dev_err("The EEPROM Checksum Is Not Valid\n");
9a799d71 7263 err = -EIO;
35937c05 7264 goto err_sw_init;
9a799d71
AK		 7265 }
7266
7267 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
7268 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
7269
c44ade9e 7270 if (ixgbe_validate_mac_addr(netdev->perm_addr)) {
849c4542 7271 e_dev_err("invalid MAC address\n");
9a799d71 7272 err = -EIO;
35937c05 7273 goto err_sw_init;
9a799d71
AK		 7274 }
7275
7086400d 7276 setup_timer(&adapter->service_timer, &ixgbe_service_timer,
581330ba 7277 (unsigned long) adapter);
9a799d71 7278
7086400d
AD		 7279 INIT_WORK(&adapter->service_task, ixgbe_service_task);
7280 clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state);
9a799d71 7281
021230d4
AV		 7282 err = ixgbe_init_interrupt_scheme(adapter);
7283 if (err)
7284 goto err_sw_init;
9a799d71 7285
082757af
DS		 7286 if (!(adapter->flags & IXGBE_FLAG_RSS_ENABLED)) {
7287 netdev->hw_features &= ~NETIF_F_RXHASH;
67a74ee2 7288 netdev->features &= ~NETIF_F_RXHASH;
082757af 7289 }
67a74ee2 7290
8e2813f5 7291 /* WOL not supported for all devices */
c23f5b6b 7292 adapter->wol = 0;
8e2813f5
JK		 7293 hw->eeprom.ops.read(hw, 0x2c, &adapter->eeprom_cap);
7294 if (ixgbe_wol_supported(adapter, pdev->device, pdev->subsystem_device))
9417c464 7295 adapter->wol = IXGBE_WUFC_MAG;
c23f5b6b 7296
e8e26350
PW		 7297 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
7298
3a6a4eda
JK		 7299#ifdef CONFIG_IXGBE_PTP
7300 ixgbe_ptp_init(adapter);
7301#endif /* CONFIG_IXGBE_PTP*/
7302
15e5209f
ET		 7303 /* save off EEPROM version number */
7304 hw->eeprom.ops.read(hw, 0x2e, &adapter->eeprom_verh);
7305 hw->eeprom.ops.read(hw, 0x2d, &adapter->eeprom_verl);
7306
04f165ef
PW		 7307 /* pick up the PCI bus settings for reporting later */
7308 hw->mac.ops.get_bus_info(hw);
7309
9a799d71 7310 /* print bus type/speed/width info */
849c4542 7311 e_dev_info("(PCI Express:%s:%s) %pM\n",
6716344c
DS		 7312 (hw->bus.speed == ixgbe_bus_speed_5000 ? "5.0GT/s" :
7313 hw->bus.speed == ixgbe_bus_speed_2500 ? "2.5GT/s" :
e8e9f696
JP		 7314 "Unknown"),
7315 (hw->bus.width == ixgbe_bus_width_pcie_x8 ? "Width x8" :
7316 hw->bus.width == ixgbe_bus_width_pcie_x4 ? "Width x4" :
7317 hw->bus.width == ixgbe_bus_width_pcie_x1 ? "Width x1" :
7318 "Unknown"),
7319 netdev->dev_addr);
289700db
DS		 7320
7321 err = ixgbe_read_pba_string_generic(hw, part_str, IXGBE_PBANUM_LENGTH);
7322 if (err)
9fe93afd 7323 strncpy(part_str, "Unknown", IXGBE_PBANUM_LENGTH);
e8e26350 7324 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
289700db 7325 e_dev_info("MAC: %d, PHY: %d, SFP+: %d, PBA No: %s\n",
849c4542 7326 hw->mac.type, hw->phy.type, hw->phy.sfp_type,
289700db 7327 part_str);
e8e26350 7328 else
289700db
DS		 7329 e_dev_info("MAC: %d, PHY: %d, PBA No: %s\n",
7330 hw->mac.type, hw->phy.type, part_str);
9a799d71 7331
e8e26350 7332 if (hw->bus.width <= ixgbe_bus_width_pcie_x4) {
849c4542
ET		 7333 e_dev_warn("PCI-Express bandwidth available for this card is "
7334 "not sufficient for optimal performance.\n");
7335 e_dev_warn("For optimal performance a x8 PCI-Express slot "
7336 "is required.\n");
0c254d86
AK		 7337 }
7338
9a799d71 7339 /* reset the hardware with the new settings */
794caeb2 7340 err = hw->mac.ops.start_hw(hw);
794caeb2
PWJ		 7341 if (err == IXGBE_ERR_EEPROM_VERSION) {
7342 /* We are running on a pre-production device, log a warning */
849c4542
ET		 7343 e_dev_warn("This device is a pre-production adapter/LOM. "
7344 "Please be aware there may be issues associated "
7345 "with your hardware. If you are experiencing "
7346 "problems please contact your Intel or hardware "
7347 "representative who provided you with this "
7348 "hardware.\n");
794caeb2 7349 }
9a799d71
AK		 7350 strcpy(netdev->name, "eth%d");
7351 err = register_netdev(netdev);
7352 if (err)
7353 goto err_register;
7354
93d3ce8f
ET		 7355 /* power down the optics for multispeed fiber and 82599 SFP+ fiber */
7356 if (hw->mac.ops.disable_tx_laser &&
7357 ((hw->phy.multispeed_fiber) ||
7358 ((hw->mac.ops.get_media_type(hw) == ixgbe_media_type_fiber) &&
7359 (hw->mac.type == ixgbe_mac_82599EB))))
7360 hw->mac.ops.disable_tx_laser(hw);
7361
54386467
JB		 7362 /* carrier off reporting is important to ethtool even BEFORE open */
7363 netif_carrier_off(netdev);
7364
5dd2d332 7365#ifdef CONFIG_IXGBE_DCA
652f093f 7366 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd 7367 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 7368 ixgbe_setup_dca(adapter);
7369 }
7370#endif
1cdd1ec8 7371 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
396e799c 7372 e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs);
1cdd1ec8
GR		 7373 for (i = 0; i < adapter->num_vfs; i++)
7374 ixgbe_vf_configuration(pdev, (i | 0x10000000));
7375 }
7376
2466dd9c
JK		 7377 /* firmware requires driver version to be 0xFFFFFFFF
7378 * since os does not support feature
7379 */
9612de92 7380 if (hw->mac.ops.set_fw_drv_ver)
2466dd9c
JK		 7381 hw->mac.ops.set_fw_drv_ver(hw, 0xFF, 0xFF, 0xFF,
7382 0xFF);
9612de92 7383
0365e6e4
PW		 7384 /* add san mac addr to netdev */
7385 ixgbe_add_sanmac_netdev(netdev);
9a799d71 7386
ea81875a 7387 e_dev_info("%s\n", ixgbe_default_device_descr);
9a799d71 7388 cards_found++;
3ca8bc6d 7389
1210982b 7390#ifdef CONFIG_IXGBE_HWMON
3ca8bc6d
DS		 7391 if (ixgbe_sysfs_init(adapter))
7392 e_err(probe, "failed to allocate sysfs resources\n");
1210982b 7393#endif /* CONFIG_IXGBE_HWMON */
3ca8bc6d 7394
9a799d71
AK		 7395 return 0;
7396
7397err_register:
5eba3699 7398 ixgbe_release_hw_control(adapter);
7a921c93 7399 ixgbe_clear_interrupt_scheme(adapter);
9a799d71 7400err_sw_init:
1cdd1ec8
GR		 7401 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
7402 ixgbe_disable_sriov(adapter);
7086400d 7403 adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP;
9a799d71
AK		 7404 iounmap(hw->hw_addr);
7405err_ioremap:
7406 free_netdev(netdev);
7407err_alloc_etherdev:
e8e9f696
JP		 7408 pci_release_selected_regions(pdev,
7409 pci_select_bars(pdev, IORESOURCE_MEM));
9a799d71
AK		 7410err_pci_reg:
7411err_dma:
7412 pci_disable_device(pdev);
7413 return err;
7414}
7415
7416/**
7417 * ixgbe_remove - Device Removal Routine
7418 * @pdev: PCI device information struct
7419 *
7420 * ixgbe_remove is called by the PCI subsystem to alert the driver
7421 * that it should release a PCI device. The could be caused by a
7422 * Hot-Plug event, or because the driver is going to be removed from
7423 * memory.
7424 **/
7425static void __devexit ixgbe_remove(struct pci_dev *pdev)
7426{
c60fbb00
AD		 7427 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
7428 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 7429
7430 set_bit(__IXGBE_DOWN, &adapter->state);
7086400d 7431 cancel_work_sync(&adapter->service_task);
9a799d71 7432
3a6a4eda
JK		 7433#ifdef CONFIG_IXGBE_PTP
7434 ixgbe_ptp_stop(adapter);
7435#endif
7436
5dd2d332 7437#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7438 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
7439 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
7440 dca_remove_requester(&pdev->dev);
7441 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
7442 }
7443
7444#endif
1210982b 7445#ifdef CONFIG_IXGBE_HWMON
3ca8bc6d 7446 ixgbe_sysfs_exit(adapter);
1210982b 7447#endif /* CONFIG_IXGBE_HWMON */
3ca8bc6d 7448
332d4a7d
YZ		 7449#ifdef IXGBE_FCOE
7450 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
7451 ixgbe_cleanup_fcoe(adapter);
7452
7453#endif /* IXGBE_FCOE */
0365e6e4
PW		 7454
7455 /* remove the added san mac */
7456 ixgbe_del_sanmac_netdev(netdev);
7457
c4900be0
DS		 7458 if (netdev->reg_state == NETREG_REGISTERED)
7459 unregister_netdev(netdev);
9a799d71 7460
c6bda30a
GR		 7461 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
7462 if (!(ixgbe_check_vf_assignment(adapter)))
7463 ixgbe_disable_sriov(adapter);
7464 else
7465 e_dev_warn("Unloading driver while VFs are assigned "
7466 "- VFs will not be deallocated\n");
7467 }
1cdd1ec8 7468
7a921c93 7469 ixgbe_clear_interrupt_scheme(adapter);
5eba3699 7470
021230d4 7471 ixgbe_release_hw_control(adapter);
9a799d71 7472
2b1588c3
AD		 7473#ifdef CONFIG_DCB
7474 kfree(adapter->ixgbe_ieee_pfc);
7475 kfree(adapter->ixgbe_ieee_ets);
7476
7477#endif
9a799d71 7478 iounmap(adapter->hw.hw_addr);
9ce77666 7479 pci_release_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 7480 IORESOURCE_MEM));
9a799d71 7481
849c4542 7482 e_dev_info("complete\n");
021230d4 7483
9a799d71
AK		 7484 free_netdev(netdev);
7485
19d5afd4 7486 pci_disable_pcie_error_reporting(pdev);
6fabd715 7487
9a799d71
AK		 7488 pci_disable_device(pdev);
7489}
7490
7491/**
7492 * ixgbe_io_error_detected - called when PCI error is detected
7493 * @pdev: Pointer to PCI device
7494 * @state: The current pci connection state
7495 *
7496 * This function is called after a PCI bus error affecting
7497 * this device has been detected.
7498 */
7499static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
e8e9f696 7500 pci_channel_state_t state)
9a799d71 7501{
c60fbb00
AD		 7502 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
7503 struct net_device *netdev = adapter->netdev;
9a799d71 7504
83c61fa9
GR		 7505#ifdef CONFIG_PCI_IOV
7506 struct pci_dev *bdev, *vfdev;
7507 u32 dw0, dw1, dw2, dw3;
7508 int vf, pos;
7509 u16 req_id, pf_func;
7510
7511 if (adapter->hw.mac.type == ixgbe_mac_82598EB ||
7512 adapter->num_vfs == 0)
7513 goto skip_bad_vf_detection;
7514
7515 bdev = pdev->bus->self;
7516 while (bdev && (bdev->pcie_type != PCI_EXP_TYPE_ROOT_PORT))
7517 bdev = bdev->bus->self;
7518
7519 if (!bdev)
7520 goto skip_bad_vf_detection;
7521
7522 pos = pci_find_ext_capability(bdev, PCI_EXT_CAP_ID_ERR);
7523 if (!pos)
7524 goto skip_bad_vf_detection;
7525
7526 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG, &dw0);
7527 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG + 4, &dw1);
7528 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG + 8, &dw2);
7529 pci_read_config_dword(bdev, pos + PCI_ERR_HEADER_LOG + 12, &dw3);
7530
7531 req_id = dw1 >> 16;
7532 /* On the 82599 if bit 7 of the requestor ID is set then it's a VF */
7533 if (!(req_id & 0x0080))
7534 goto skip_bad_vf_detection;
7535
7536 pf_func = req_id & 0x01;
7537 if ((pf_func & 1) == (pdev->devfn & 1)) {
7538 unsigned int device_id;
7539
7540 vf = (req_id & 0x7F) >> 1;
7541 e_dev_err("VF %d has caused a PCIe error\n", vf);
7542 e_dev_err("TLP: dw0: %8.8x\tdw1: %8.8x\tdw2: "
7543 "%8.8x\tdw3: %8.8x\n",
7544 dw0, dw1, dw2, dw3);
7545 switch (adapter->hw.mac.type) {
7546 case ixgbe_mac_82599EB:
7547 device_id = IXGBE_82599_VF_DEVICE_ID;
7548 break;
7549 case ixgbe_mac_X540:
7550 device_id = IXGBE_X540_VF_DEVICE_ID;
7551 break;
7552 default:
7553 device_id = 0;
7554 break;
7555 }
7556
7557 /* Find the pci device of the offending VF */
7558 vfdev = pci_get_device(IXGBE_INTEL_VENDOR_ID, device_id, NULL);
7559 while (vfdev) {
7560 if (vfdev->devfn == (req_id & 0xFF))
7561 break;
7562 vfdev = pci_get_device(IXGBE_INTEL_VENDOR_ID,
7563 device_id, vfdev);
7564 }
7565 /*
7566 * There's a slim chance the VF could have been hot plugged,
7567 * so if it is no longer present we don't need to issue the
7568 * VFLR. Just clean up the AER in that case.
7569 */
7570 if (vfdev) {
7571 e_dev_err("Issuing VFLR to VF %d\n", vf);
7572 pci_write_config_dword(vfdev, 0xA8, 0x00008000);
7573 }
7574
7575 pci_cleanup_aer_uncorrect_error_status(pdev);
7576 }
7577
7578 /*
7579 * Even though the error may have occurred on the other port
7580 * we still need to increment the vf error reference count for
7581 * both ports because the I/O resume function will be called
7582 * for both of them.
7583 */
7584 adapter->vferr_refcount++;
7585
7586 return PCI_ERS_RESULT_RECOVERED;
7587
7588skip_bad_vf_detection:
7589#endif /* CONFIG_PCI_IOV */
9a799d71
AK		 7590 netif_device_detach(netdev);
7591
3044b8d1
BL		 7592 if (state == pci_channel_io_perm_failure)
7593 return PCI_ERS_RESULT_DISCONNECT;
7594
9a799d71
AK		 7595 if (netif_running(netdev))
7596 ixgbe_down(adapter);
7597 pci_disable_device(pdev);
7598
b4617240 7599 /* Request a slot reset. */
9a799d71
AK		 7600 return PCI_ERS_RESULT_NEED_RESET;
7601}
7602
7603/**
7604 * ixgbe_io_slot_reset - called after the pci bus has been reset.
7605 * @pdev: Pointer to PCI device
7606 *
7607 * Restart the card from scratch, as if from a cold-boot.
7608 */
7609static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
7610{
c60fbb00 7611 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
6fabd715
PWJ		 7612 pci_ers_result_t result;
7613 int err;
9a799d71 7614
9ce77666 7615 if (pci_enable_device_mem(pdev)) {
396e799c 7616 e_err(probe, "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 7617 result = PCI_ERS_RESULT_DISCONNECT;
7618 } else {
7619 pci_set_master(pdev);
7620 pci_restore_state(pdev);
c0e1f68b 7621 pci_save_state(pdev);
9a799d71 7622
dd4d8ca6 7623 pci_wake_from_d3(pdev, false);
9a799d71 7624
6fabd715 7625 ixgbe_reset(adapter);
88512539 7626 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6fabd715
PWJ		 7627 result = PCI_ERS_RESULT_RECOVERED;
7628 }
7629
7630 err = pci_cleanup_aer_uncorrect_error_status(pdev);
7631 if (err) {
849c4542
ET		 7632 e_dev_err("pci_cleanup_aer_uncorrect_error_status "
7633 "failed 0x%0x\n", err);
6fabd715
PWJ		 7634 /* non-fatal, continue */
7635 }
9a799d71 7636
6fabd715 7637 return result;
9a799d71
AK		 7638}
7639
7640/**
7641 * ixgbe_io_resume - called when traffic can start flowing again.
7642 * @pdev: Pointer to PCI device
7643 *
7644 * This callback is called when the error recovery driver tells us that
7645 * its OK to resume normal operation.
7646 */
7647static void ixgbe_io_resume(struct pci_dev *pdev)
7648{
c60fbb00
AD		 7649 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
7650 struct net_device *netdev = adapter->netdev;
9a799d71 7651
83c61fa9
GR		 7652#ifdef CONFIG_PCI_IOV
7653 if (adapter->vferr_refcount) {
7654 e_info(drv, "Resuming after VF err\n");
7655 adapter->vferr_refcount--;
7656 return;
7657 }
7658
7659#endif
c7ccde0f
AD		 7660 if (netif_running(netdev))
7661 ixgbe_up(adapter);
9a799d71
AK		 7662
7663 netif_device_attach(netdev);
9a799d71
AK		 7664}
7665
7666static struct pci_error_handlers ixgbe_err_handler = {
7667 .error_detected = ixgbe_io_error_detected,
7668 .slot_reset = ixgbe_io_slot_reset,
7669 .resume = ixgbe_io_resume,
7670};
7671
7672static struct pci_driver ixgbe_driver = {
7673 .name = ixgbe_driver_name,
7674 .id_table = ixgbe_pci_tbl,
7675 .probe = ixgbe_probe,
7676 .remove = __devexit_p(ixgbe_remove),
7677#ifdef CONFIG_PM
7678 .suspend = ixgbe_suspend,
7679 .resume = ixgbe_resume,
7680#endif
7681 .shutdown = ixgbe_shutdown,
7682 .err_handler = &ixgbe_err_handler
7683};
7684
7685/**
7686 * ixgbe_init_module - Driver Registration Routine
7687 *
7688 * ixgbe_init_module is the first routine called when the driver is
7689 * loaded. All it does is register with the PCI subsystem.
7690 **/
7691static int __init ixgbe_init_module(void)
7692{
7693 int ret;
c7689578 7694 pr_info("%s - version %s\n", ixgbe_driver_string, ixgbe_driver_version);
849c4542 7695 pr_info("%s\n", ixgbe_copyright);
9a799d71 7696
5dd2d332 7697#ifdef CONFIG_IXGBE_DCA
bd0362dd 7698 dca_register_notify(&dca_notifier);
bd0362dd 7699#endif
5dd2d332 7700
9a799d71
AK		 7701 ret = pci_register_driver(&ixgbe_driver);
7702 return ret;
7703}
b4617240 7704
9a799d71
AK		 7705module_init(ixgbe_init_module);
7706
7707/**
7708 * ixgbe_exit_module - Driver Exit Cleanup Routine
7709 *
7710 * ixgbe_exit_module is called just before the driver is removed
7711 * from memory.
7712 **/
7713static void __exit ixgbe_exit_module(void)
7714{
5dd2d332 7715#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7716 dca_unregister_notify(&dca_notifier);
7717#endif
9a799d71 7718 pci_unregister_driver(&ixgbe_driver);
1a51502b 7719 rcu_barrier(); /* Wait for completion of call_rcu()'s */
9a799d71 7720}
bd0362dd 7721
5dd2d332 7722#ifdef CONFIG_IXGBE_DCA
bd0362dd 7723static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
e8e9f696 7724 void *p)
bd0362dd
JC		 7725{
7726 int ret_val;
7727
7728 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
e8e9f696 7729 __ixgbe_notify_dca);
bd0362dd
JC		 7730
7731 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
7732}
b453368d 7733
5dd2d332 7734#endif /* CONFIG_IXGBE_DCA */
849c4542 7735
9a799d71
AK		 7736module_exit(ixgbe_exit_module);
7737
7738/* ixgbe_main.c */
ubuntu-zesty-kernel mirror