]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/net/ethernet/intel/ixgbe/ixgbe_main.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: never generate both software and hardware timestamps
[mirror_ubuntu-zesty-kernel.git] / drivers / net / ethernet / intel / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
0391bbe3 4 Copyright(c) 1999 - 2014 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
b89aae71 23 Linux NICS <linux.nics@intel.com>
9a799d71
AK		 24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
29#include <linux/types.h>
30#include <linux/module.h>
31#include <linux/pci.h>
32#include <linux/netdevice.h>
33#include <linux/vmalloc.h>
34#include <linux/string.h>
35#include <linux/in.h>
a6b7a407 36#include <linux/interrupt.h>
9a799d71
AK		 37#include <linux/ip.h>
38#include <linux/tcp.h>
897ab156 39#include <linux/sctp.h>
60127865 40#include <linux/pkt_sched.h>
9a799d71 41#include <linux/ipv6.h>
5a0e3ad6 42#include <linux/slab.h>
9a799d71
AK		 43#include <net/checksum.h>
44#include <net/ip6_checksum.h>
45#include <linux/ethtool.h>
01789349 46#include <linux/if.h>
9a799d71 47#include <linux/if_vlan.h>
2a47fa45 48#include <linux/if_macvlan.h>
815cccbf 49#include <linux/if_bridge.h>
70c71606 50#include <linux/prefetch.h>
eacd73f7 51#include <scsi/fc/fc_fcoe.h>
9a799d71
AK		 52
53#include "ixgbe.h"
54#include "ixgbe_common.h"
ee5f784a 55#include "ixgbe_dcb_82599.h"
1cdd1ec8 56#include "ixgbe_sriov.h"
9a799d71
AK		 57
58char ixgbe_driver_name[] = "ixgbe";
9c8eb720 59static const char ixgbe_driver_string[] =
e8e9f696 60 "Intel(R) 10 Gigabit PCI Express Network Driver";
8af3c33f 61#ifdef IXGBE_FCOE
ea81875a
NP		 62char ixgbe_default_device_descr[] =
63 "Intel(R) 10 Gigabit Network Connection";
8af3c33f
JK		 64#else
65static char ixgbe_default_device_descr[] =
66 "Intel(R) 10 Gigabit Network Connection";
67#endif
f341c4e0 68#define DRV_VERSION "3.19.1-k"
9c8eb720 69const char ixgbe_driver_version[] = DRV_VERSION;
a52055e0 70static const char ixgbe_copyright[] =
0391bbe3 71 "Copyright (c) 1999-2014 Intel Corporation.";
9a799d71
AK		 72
73static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 74 [board_82598] = &ixgbe_82598_info,
e8e26350 75 [board_82599] = &ixgbe_82599_info,
fe15e8e1 76 [board_X540] = &ixgbe_X540_info,
9a799d71
AK		 77};
78
79/* ixgbe_pci_tbl - PCI Device ID Table
80 *
81 * Wildcard entries (PCI_ANY_ID) should come last
82 * Last entry must be all 0s
83 *
84 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
85 * Class, Class Mask, private data (not used) }
86 */
a3aa1884 87static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = {
54239c67
AD		 88 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598), board_82598 },
89 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT), board_82598 },
90 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT), board_82598 },
91 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT), board_82598 },
92 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2), board_82598 },
93 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4), board_82598 },
94 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT), board_82598 },
95 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT), board_82598 },
96 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM), board_82598 },
97 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR), board_82598 },
98 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM), board_82598 },
99 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX), board_82598 },
100 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4), board_82599 },
101 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM), board_82599 },
102 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR), board_82599 },
103 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP), board_82599 },
104 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM), board_82599 },
105 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ), board_82599 },
106 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4), board_82599 },
107 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_BACKPLANE_FCOE), board_82599 },
108 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_FCOE), board_82599 },
109 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM), board_82599 },
110 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE), board_82599 },
111 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540T), board_X540 },
112 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_SF2), board_82599 },
113 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_LS), board_82599 },
8f58332b 114 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_QSFP_SF_QP), board_82599 },
7d145282 115 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599EN_SFP), board_82599 },
9e791e4a 116 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_SF_QP), board_82599 },
df376f0d 117 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540T1), board_X540 },
9a799d71
AK		 118 /* required last entry */
119 {0, }
120};
121MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
122
5dd2d332 123#ifdef CONFIG_IXGBE_DCA
bd0362dd 124static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
e8e9f696 125 void *p);
bd0362dd
JC		 126static struct notifier_block dca_notifier = {
127 .notifier_call = ixgbe_notify_dca,
128 .next = NULL,
129 .priority = 0
130};
131#endif
132
1cdd1ec8
GR		 133#ifdef CONFIG_PCI_IOV
134static unsigned int max_vfs;
135module_param(max_vfs, uint, 0);
e8e9f696 136MODULE_PARM_DESC(max_vfs,
170e8543 137 "Maximum number of virtual functions to allocate per physical function - default is zero and maximum value is 63. (Deprecated)");
1cdd1ec8
GR		 138#endif /* CONFIG_PCI_IOV */
139
8ef78adc
PWJ		 140static unsigned int allow_unsupported_sfp;
141module_param(allow_unsupported_sfp, uint, 0);
142MODULE_PARM_DESC(allow_unsupported_sfp,
143 "Allow unsupported and untested SFP+ modules on 82599-based adapters");
144
b3f4d599 145#define DEFAULT_MSG_ENABLE (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK)
146static int debug = -1;
147module_param(debug, int, 0);
148MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
149
9a799d71
AK		 150MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
151MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
152MODULE_LICENSE("GPL");
153MODULE_VERSION(DRV_VERSION);
154
14438464
MR		 155static bool ixgbe_check_cfg_remove(struct ixgbe_hw *hw, struct pci_dev *pdev);
156
b8e82001
JK		 157static int ixgbe_read_pci_cfg_word_parent(struct ixgbe_adapter *adapter,
158 u32 reg, u16 *value)
159{
b8e82001
JK		 160 struct pci_dev *parent_dev;
161 struct pci_bus *parent_bus;
162
163 parent_bus = adapter->pdev->bus->parent;
164 if (!parent_bus)
165 return -1;
166
167 parent_dev = parent_bus->self;
168 if (!parent_dev)
169 return -1;
170
c0798edf 171 if (!pci_is_pcie(parent_dev))
b8e82001
JK		 172 return -1;
173
c0798edf 174 pcie_capability_read_word(parent_dev, reg, value);
14438464
MR		 175 if (*value == IXGBE_FAILED_READ_CFG_WORD &&
176 ixgbe_check_cfg_remove(&adapter->hw, parent_dev))
177 return -1;
b8e82001
JK		 178 return 0;
179}
180
181static s32 ixgbe_get_parent_bus_info(struct ixgbe_adapter *adapter)
182{
183 struct ixgbe_hw *hw = &adapter->hw;
184 u16 link_status = 0;
185 int err;
186
187 hw->bus.type = ixgbe_bus_type_pci_express;
188
189 /* Get the negotiated link width and speed from PCI config space of the
190 * parent, as this device is behind a switch
191 */
192 err = ixgbe_read_pci_cfg_word_parent(adapter, 18, &link_status);
193
194 /* assume caller will handle error case */
195 if (err)
196 return err;
197
198 hw->bus.width = ixgbe_convert_bus_width(link_status);
199 hw->bus.speed = ixgbe_convert_bus_speed(link_status);
200
201 return 0;
202}
203
e027d1ae
JK		 204/**
205 * ixgbe_check_from_parent - Determine whether PCIe info should come from parent
206 * @hw: hw specific details
207 *
208 * This function is used by probe to determine whether a device's PCI-Express
209 * bandwidth details should be gathered from the parent bus instead of from the
210 * device. Used to ensure that various locations all have the correct device ID
211 * checks.
212 */
213static inline bool ixgbe_pcie_from_parent(struct ixgbe_hw *hw)
214{
215 switch (hw->device_id) {
216 case IXGBE_DEV_ID_82599_SFP_SF_QP:
8f58332b 217 case IXGBE_DEV_ID_82599_QSFP_SF_QP:
e027d1ae
JK		 218 return true;
219 default:
220 return false;
221 }
222}
223
224static void ixgbe_check_minimum_link(struct ixgbe_adapter *adapter,
225 int expected_gts)
226{
227 int max_gts = 0;
228 enum pci_bus_speed speed = PCI_SPEED_UNKNOWN;
229 enum pcie_link_width width = PCIE_LNK_WIDTH_UNKNOWN;
230 struct pci_dev *pdev;
231
232 /* determine whether to use the the parent device
233 */
234 if (ixgbe_pcie_from_parent(&adapter->hw))
235 pdev = adapter->pdev->bus->parent->self;
236 else
237 pdev = adapter->pdev;
238
239 if (pcie_get_minimum_link(pdev, &speed, &width) ||
240 speed == PCI_SPEED_UNKNOWN || width == PCIE_LNK_WIDTH_UNKNOWN) {
241 e_dev_warn("Unable to determine PCI Express bandwidth.\n");
242 return;
243 }
244
245 switch (speed) {
246 case PCIE_SPEED_2_5GT:
247 /* 8b/10b encoding reduces max throughput by 20% */
248 max_gts = 2 * width;
249 break;
250 case PCIE_SPEED_5_0GT:
251 /* 8b/10b encoding reduces max throughput by 20% */
252 max_gts = 4 * width;
253 break;
254 case PCIE_SPEED_8_0GT:
9f0a433c 255 /* 128b/130b encoding reduces throughput by less than 2% */
e027d1ae
JK		 256 max_gts = 8 * width;
257 break;
258 default:
259 e_dev_warn("Unable to determine PCI Express bandwidth.\n");
260 return;
261 }
262
263 e_dev_info("PCI Express bandwidth of %dGT/s available\n",
264 max_gts);
265 e_dev_info("(Speed:%s, Width: x%d, Encoding Loss:%s)\n",
266 (speed == PCIE_SPEED_8_0GT ? "8.0GT/s" :
267 speed == PCIE_SPEED_5_0GT ? "5.0GT/s" :
268 speed == PCIE_SPEED_2_5GT ? "2.5GT/s" :
269 "Unknown"),
270 width,
271 (speed == PCIE_SPEED_2_5GT ? "20%" :
272 speed == PCIE_SPEED_5_0GT ? "20%" :
9f0a433c 273 speed == PCIE_SPEED_8_0GT ? "<2%" :
e027d1ae
JK		 274 "Unknown"));
275
276 if (max_gts < expected_gts) {
277 e_dev_warn("This is not sufficient for optimal performance of this card.\n");
278 e_dev_warn("For optimal performance, at least %dGT/s of bandwidth is required.\n",
279 expected_gts);
280 e_dev_warn("A slot with more lanes and/or higher speed is suggested.\n");
281 }
282}
283
7086400d
AD		 284static void ixgbe_service_event_schedule(struct ixgbe_adapter *adapter)
285{
286 if (!test_bit(__IXGBE_DOWN, &adapter->state) &&
09f40aed 287 !test_bit(__IXGBE_REMOVING, &adapter->state) &&
7086400d
AD		 288 !test_and_set_bit(__IXGBE_SERVICE_SCHED, &adapter->state))
289 schedule_work(&adapter->service_task);
290}
291
2a1a091c
MR		 292static void ixgbe_remove_adapter(struct ixgbe_hw *hw)
293{
294 struct ixgbe_adapter *adapter = hw->back;
295
296 if (!hw->hw_addr)
297 return;
298 hw->hw_addr = NULL;
299 e_dev_err("Adapter removed\n");
b0483c8f 300 ixgbe_service_event_schedule(adapter);
2a1a091c
MR		 301}
302
303void ixgbe_check_remove(struct ixgbe_hw *hw, u32 reg)
304{
305 u32 value;
306
307 /* The following check not only optimizes a bit by not
308 * performing a read on the status register when the
309 * register just read was a status register read that
310 * returned IXGBE_FAILED_READ_REG. It also blocks any
311 * potential recursion.
312 */
313 if (reg == IXGBE_STATUS) {
314 ixgbe_remove_adapter(hw);
315 return;
316 }
317 value = ixgbe_read_reg(hw, IXGBE_STATUS);
318 if (value == IXGBE_FAILED_READ_REG)
319 ixgbe_remove_adapter(hw);
320}
321
14438464
MR		 322static bool ixgbe_check_cfg_remove(struct ixgbe_hw *hw, struct pci_dev *pdev)
323{
324 u16 value;
325
326 pci_read_config_word(pdev, PCI_VENDOR_ID, &value);
327 if (value == IXGBE_FAILED_READ_CFG_WORD) {
328 ixgbe_remove_adapter(hw);
329 return true;
330 }
331 return false;
332}
333
334u16 ixgbe_read_pci_cfg_word(struct ixgbe_hw *hw, u32 reg)
335{
336 struct ixgbe_adapter *adapter = hw->back;
337 u16 value;
338
339 if (ixgbe_removed(hw->hw_addr))
340 return IXGBE_FAILED_READ_CFG_WORD;
341 pci_read_config_word(adapter->pdev, reg, &value);
342 if (value == IXGBE_FAILED_READ_CFG_WORD &&
343 ixgbe_check_cfg_remove(hw, adapter->pdev))
344 return IXGBE_FAILED_READ_CFG_WORD;
345 return value;
346}
347
348#ifdef CONFIG_PCI_IOV
349static u32 ixgbe_read_pci_cfg_dword(struct ixgbe_hw *hw, u32 reg)
350{
351 struct ixgbe_adapter *adapter = hw->back;
352 u32 value;
353
354 if (ixgbe_removed(hw->hw_addr))
355 return IXGBE_FAILED_READ_CFG_DWORD;
356 pci_read_config_dword(adapter->pdev, reg, &value);
357 if (value == IXGBE_FAILED_READ_CFG_DWORD &&
358 ixgbe_check_cfg_remove(hw, adapter->pdev))
359 return IXGBE_FAILED_READ_CFG_DWORD;
360 return value;
361}
362#endif /* CONFIG_PCI_IOV */
363
ed19231c
JK		 364void ixgbe_write_pci_cfg_word(struct ixgbe_hw *hw, u32 reg, u16 value)
365{
366 struct ixgbe_adapter *adapter = hw->back;
367
368 if (ixgbe_removed(hw->hw_addr))
369 return;
370 pci_write_config_word(adapter->pdev, reg, value);
371}
372
7086400d
AD		 373static void ixgbe_service_event_complete(struct ixgbe_adapter *adapter)
374{
375 BUG_ON(!test_bit(__IXGBE_SERVICE_SCHED, &adapter->state));
376
52f33af8 377 /* flush memory to make sure state is correct before next watchdog */
7086400d
AD		 378 smp_mb__before_clear_bit();
379 clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state);
380}
381
dcd79aeb
TI		 382struct ixgbe_reg_info {
383 u32 ofs;
384 char *name;
385};
386
387static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = {
388
389 /* General Registers */
390 {IXGBE_CTRL, "CTRL"},
391 {IXGBE_STATUS, "STATUS"},
392 {IXGBE_CTRL_EXT, "CTRL_EXT"},
393
394 /* Interrupt Registers */
395 {IXGBE_EICR, "EICR"},
396
397 /* RX Registers */
398 {IXGBE_SRRCTL(0), "SRRCTL"},
399 {IXGBE_DCA_RXCTRL(0), "DRXCTL"},
400 {IXGBE_RDLEN(0), "RDLEN"},
401 {IXGBE_RDH(0), "RDH"},
402 {IXGBE_RDT(0), "RDT"},
403 {IXGBE_RXDCTL(0), "RXDCTL"},
404 {IXGBE_RDBAL(0), "RDBAL"},
405 {IXGBE_RDBAH(0), "RDBAH"},
406
407 /* TX Registers */
408 {IXGBE_TDBAL(0), "TDBAL"},
409 {IXGBE_TDBAH(0), "TDBAH"},
410 {IXGBE_TDLEN(0), "TDLEN"},
411 {IXGBE_TDH(0), "TDH"},
412 {IXGBE_TDT(0), "TDT"},
413 {IXGBE_TXDCTL(0), "TXDCTL"},
414
415 /* List Terminator */
416 {}
417};
418
419
420/*
421 * ixgbe_regdump - register printout routine
422 */
423static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo)
424{
425 int i = 0, j = 0;
426 char rname[16];
427 u32 regs[64];
428
429 switch (reginfo->ofs) {
430 case IXGBE_SRRCTL(0):
431 for (i = 0; i < 64; i++)
432 regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
433 break;
434 case IXGBE_DCA_RXCTRL(0):
435 for (i = 0; i < 64; i++)
436 regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
437 break;
438 case IXGBE_RDLEN(0):
439 for (i = 0; i < 64; i++)
440 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
441 break;
442 case IXGBE_RDH(0):
443 for (i = 0; i < 64; i++)
444 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
445 break;
446 case IXGBE_RDT(0):
447 for (i = 0; i < 64; i++)
448 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
449 break;
450 case IXGBE_RXDCTL(0):
451 for (i = 0; i < 64; i++)
452 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
453 break;
454 case IXGBE_RDBAL(0):
455 for (i = 0; i < 64; i++)
456 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
457 break;
458 case IXGBE_RDBAH(0):
459 for (i = 0; i < 64; i++)
460 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
461 break;
462 case IXGBE_TDBAL(0):
463 for (i = 0; i < 64; i++)
464 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
465 break;
466 case IXGBE_TDBAH(0):
467 for (i = 0; i < 64; i++)
468 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
469 break;
470 case IXGBE_TDLEN(0):
471 for (i = 0; i < 64; i++)
472 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
473 break;
474 case IXGBE_TDH(0):
475 for (i = 0; i < 64; i++)
476 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
477 break;
478 case IXGBE_TDT(0):
479 for (i = 0; i < 64; i++)
480 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
481 break;
482 case IXGBE_TXDCTL(0):
483 for (i = 0; i < 64; i++)
484 regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
485 break;
486 default:
c7689578 487 pr_info("%-15s %08x\n", reginfo->name,
dcd79aeb
TI		 488 IXGBE_READ_REG(hw, reginfo->ofs));
489 return;
490 }
491
492 for (i = 0; i < 8; i++) {
493 snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7);
c7689578 494 pr_err("%-15s", rname);
dcd79aeb 495 for (j = 0; j < 8; j++)
c7689578
JP		 496 pr_cont(" %08x", regs[i*8+j]);
497 pr_cont("\n");
dcd79aeb
TI		 498 }
499
500}
501
502/*
503 * ixgbe_dump - Print registers, tx-rings and rx-rings
504 */
505static void ixgbe_dump(struct ixgbe_adapter *adapter)
506{
507 struct net_device *netdev = adapter->netdev;
508 struct ixgbe_hw *hw = &adapter->hw;
509 struct ixgbe_reg_info *reginfo;
510 int n = 0;
511 struct ixgbe_ring *tx_ring;
729739b7 512 struct ixgbe_tx_buffer *tx_buffer;
dcd79aeb
TI		 513 union ixgbe_adv_tx_desc *tx_desc;
514 struct my_u0 { u64 a; u64 b; } *u0;
515 struct ixgbe_ring *rx_ring;
516 union ixgbe_adv_rx_desc *rx_desc;
517 struct ixgbe_rx_buffer *rx_buffer_info;
518 u32 staterr;
519 int i = 0;
520
521 if (!netif_msg_hw(adapter))
522 return;
523
524 /* Print netdevice Info */
525 if (netdev) {
526 dev_info(&adapter->pdev->dev, "Net device Info\n");
c7689578 527 pr_info("Device Name state "
dcd79aeb 528 "trans_start last_rx\n");
c7689578
JP		 529 pr_info("%-15s %016lX %016lX %016lX\n",
530 netdev->name,
531 netdev->state,
532 netdev->trans_start,
533 netdev->last_rx);
dcd79aeb
TI		 534 }
535
536 /* Print Registers */
537 dev_info(&adapter->pdev->dev, "Register Dump\n");
c7689578 538 pr_info(" Register Name Value\n");
dcd79aeb
TI		 539 for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl;
540 reginfo->name; reginfo++) {
541 ixgbe_regdump(hw, reginfo);
542 }
543
544 /* Print TX Ring Summary */
545 if (!netdev || !netif_running(netdev))
546 goto exit;
547
548 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
8ad88e37
JH		 549 pr_info(" %s %s %s %s\n",
550 "Queue [NTU] [NTC] [bi(ntc)->dma ]",
551 "leng", "ntw", "timestamp");
dcd79aeb
TI		 552 for (n = 0; n < adapter->num_tx_queues; n++) {
553 tx_ring = adapter->tx_ring[n];
729739b7 554 tx_buffer = &tx_ring->tx_buffer_info[tx_ring->next_to_clean];
8ad88e37 555 pr_info(" %5d %5X %5X %016llX %08X %p %016llX\n",
dcd79aeb 556 n, tx_ring->next_to_use, tx_ring->next_to_clean,
729739b7
AD		 557 (u64)dma_unmap_addr(tx_buffer, dma),
558 dma_unmap_len(tx_buffer, len),
559 tx_buffer->next_to_watch,
560 (u64)tx_buffer->time_stamp);
dcd79aeb
TI		 561 }
562
563 /* Print TX Rings */
564 if (!netif_msg_tx_done(adapter))
565 goto rx_ring_summary;
566
567 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
568
569 /* Transmit Descriptor Formats
570 *
39ac868a 571 * 82598 Advanced Transmit Descriptor
dcd79aeb
TI		 572 * +--------------------------------------------------------------+
573 * 0 | Buffer Address [63:0] |
574 * +--------------------------------------------------------------+
39ac868a 575 * 8 | PAYLEN | POPTS | IDX | STA | DCMD |DTYP | RSV | DTALEN |
dcd79aeb
TI		 576 * +--------------------------------------------------------------+
577 * 63 46 45 40 39 36 35 32 31 24 23 20 19 0
39ac868a
JH		 578 *
579 * 82598 Advanced Transmit Descriptor (Write-Back Format)
580 * +--------------------------------------------------------------+
581 * 0 | RSV [63:0] |
582 * +--------------------------------------------------------------+
583 * 8 | RSV | STA | NXTSEQ |
584 * +--------------------------------------------------------------+
585 * 63 36 35 32 31 0
586 *
587 * 82599+ Advanced Transmit Descriptor
588 * +--------------------------------------------------------------+
589 * 0 | Buffer Address [63:0] |
590 * +--------------------------------------------------------------+
591 * 8 |PAYLEN |POPTS|CC|IDX |STA |DCMD |DTYP |MAC |RSV |DTALEN |
592 * +--------------------------------------------------------------+
593 * 63 46 45 40 39 38 36 35 32 31 24 23 20 19 18 17 16 15 0
594 *
595 * 82599+ Advanced Transmit Descriptor (Write-Back Format)
596 * +--------------------------------------------------------------+
597 * 0 | RSV [63:0] |
598 * +--------------------------------------------------------------+
599 * 8 | RSV | STA | RSV |
600 * +--------------------------------------------------------------+
601 * 63 36 35 32 31 0
dcd79aeb
TI		 602 */
603
604 for (n = 0; n < adapter->num_tx_queues; n++) {
605 tx_ring = adapter->tx_ring[n];
c7689578
JP		 606 pr_info("------------------------------------\n");
607 pr_info("TX QUEUE INDEX = %d\n", tx_ring->queue_index);
608 pr_info("------------------------------------\n");
8ad88e37
JH		 609 pr_info("%s%s %s %s %s %s\n",
610 "T [desc] [address 63:0 ] ",
611 "[PlPOIdStDDt Ln] [bi->dma ] ",
612 "leng", "ntw", "timestamp", "bi->skb");
dcd79aeb
TI		 613
614 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
e4f74028 615 tx_desc = IXGBE_TX_DESC(tx_ring, i);
729739b7 616 tx_buffer = &tx_ring->tx_buffer_info[i];
dcd79aeb 617 u0 = (struct my_u0 *)tx_desc;
8ad88e37
JH		 618 if (dma_unmap_len(tx_buffer, len) > 0) {
619 pr_info("T [0x%03X] %016llX %016llX %016llX %08X %p %016llX %p",
620 i,
621 le64_to_cpu(u0->a),
622 le64_to_cpu(u0->b),
623 (u64)dma_unmap_addr(tx_buffer, dma),
729739b7 624 dma_unmap_len(tx_buffer, len),
8ad88e37
JH		 625 tx_buffer->next_to_watch,
626 (u64)tx_buffer->time_stamp,
627 tx_buffer->skb);
628 if (i == tx_ring->next_to_use &&
629 i == tx_ring->next_to_clean)
630 pr_cont(" NTC/U\n");
631 else if (i == tx_ring->next_to_use)
632 pr_cont(" NTU\n");
633 else if (i == tx_ring->next_to_clean)
634 pr_cont(" NTC\n");
635 else
636 pr_cont("\n");
637
638 if (netif_msg_pktdata(adapter) &&
639 tx_buffer->skb)
640 print_hex_dump(KERN_INFO, "",
641 DUMP_PREFIX_ADDRESS, 16, 1,
642 tx_buffer->skb->data,
643 dma_unmap_len(tx_buffer, len),
644 true);
645 }
dcd79aeb
TI		 646 }
647 }
648
649 /* Print RX Rings Summary */
650rx_ring_summary:
651 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
c7689578 652 pr_info("Queue [NTU] [NTC]\n");
dcd79aeb
TI		 653 for (n = 0; n < adapter->num_rx_queues; n++) {
654 rx_ring = adapter->rx_ring[n];
c7689578
JP		 655 pr_info("%5d %5X %5X\n",
656 n, rx_ring->next_to_use, rx_ring->next_to_clean);
dcd79aeb
TI		 657 }
658
659 /* Print RX Rings */
660 if (!netif_msg_rx_status(adapter))
661 goto exit;
662
663 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
664
39ac868a
JH		 665 /* Receive Descriptor Formats
666 *
667 * 82598 Advanced Receive Descriptor (Read) Format
dcd79aeb
TI		 668 * 63 1 0
669 * +-----------------------------------------------------+
670 * 0 | Packet Buffer Address [63:1] |A0/NSE|
671 * +----------------------------------------------+------+
672 * 8 | Header Buffer Address [63:1] | DD |
673 * +-----------------------------------------------------+
674 *
675 *
39ac868a 676 * 82598 Advanced Receive Descriptor (Write-Back) Format
dcd79aeb
TI		 677 *
678 * 63 48 47 32 31 30 21 20 16 15 4 3 0
679 * +------------------------------------------------------+
39ac868a
JH		 680 * 0 | RSS Hash / |SPH| HDR_LEN | RSV |Packet| RSS |
681 * | Packet | IP | | | | Type | Type |
682 * | Checksum | Ident | | | | | |
dcd79aeb
TI		 683 * +------------------------------------------------------+
684 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
685 * +------------------------------------------------------+
686 * 63 48 47 32 31 20 19 0
39ac868a
JH		 687 *
688 * 82599+ Advanced Receive Descriptor (Read) Format
689 * 63 1 0
690 * +-----------------------------------------------------+
691 * 0 | Packet Buffer Address [63:1] |A0/NSE|
692 * +----------------------------------------------+------+
693 * 8 | Header Buffer Address [63:1] | DD |
694 * +-----------------------------------------------------+
695 *
696 *
697 * 82599+ Advanced Receive Descriptor (Write-Back) Format
698 *
699 * 63 48 47 32 31 30 21 20 17 16 4 3 0
700 * +------------------------------------------------------+
701 * 0 |RSS / Frag Checksum|SPH| HDR_LEN |RSC- |Packet| RSS |
702 * |/ RTT / PCoE_PARAM | | | CNT | Type | Type |
703 * |/ Flow Dir Flt ID | | | | | |
704 * +------------------------------------------------------+
705 * 8 | VLAN Tag | Length |Extended Error| Xtnd Status/NEXTP |
706 * +------------------------------------------------------+
707 * 63 48 47 32 31 20 19 0
dcd79aeb 708 */
39ac868a 709
dcd79aeb
TI		 710 for (n = 0; n < adapter->num_rx_queues; n++) {
711 rx_ring = adapter->rx_ring[n];
c7689578
JP		 712 pr_info("------------------------------------\n");
713 pr_info("RX QUEUE INDEX = %d\n", rx_ring->queue_index);
714 pr_info("------------------------------------\n");
8ad88e37
JH		 715 pr_info("%s%s%s",
716 "R [desc] [ PktBuf A0] ",
717 "[ HeadBuf DD] [bi->dma ] [bi->skb ] ",
dcd79aeb 718 "<-- Adv Rx Read format\n");
8ad88e37
JH		 719 pr_info("%s%s%s",
720 "RWB[desc] [PcsmIpSHl PtRs] ",
721 "[vl er S cks ln] ---------------- [bi->skb ] ",
dcd79aeb
TI		 722 "<-- Adv Rx Write-Back format\n");
723
724 for (i = 0; i < rx_ring->count; i++) {
725 rx_buffer_info = &rx_ring->rx_buffer_info[i];
e4f74028 726 rx_desc = IXGBE_RX_DESC(rx_ring, i);
dcd79aeb
TI		 727 u0 = (struct my_u0 *)rx_desc;
728 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
729 if (staterr & IXGBE_RXD_STAT_DD) {
730 /* Descriptor Done */
c7689578 731 pr_info("RWB[0x%03X] %016llX "
dcd79aeb
TI		 732 "%016llX ---------------- %p", i,
733 le64_to_cpu(u0->a),
734 le64_to_cpu(u0->b),
735 rx_buffer_info->skb);
736 } else {
c7689578 737 pr_info("R [0x%03X] %016llX "
dcd79aeb
TI		 738 "%016llX %016llX %p", i,
739 le64_to_cpu(u0->a),
740 le64_to_cpu(u0->b),
741 (u64)rx_buffer_info->dma,
742 rx_buffer_info->skb);
743
9c50c035
ET		 744 if (netif_msg_pktdata(adapter) &&
745 rx_buffer_info->dma) {
dcd79aeb
TI		 746 print_hex_dump(KERN_INFO, "",
747 DUMP_PREFIX_ADDRESS, 16, 1,
9c50c035
ET		 748 page_address(rx_buffer_info->page) +
749 rx_buffer_info->page_offset,
f800326d 750 ixgbe_rx_bufsz(rx_ring), true);
dcd79aeb
TI		 751 }
752 }
753
754 if (i == rx_ring->next_to_use)
c7689578 755 pr_cont(" NTU\n");
dcd79aeb 756 else if (i == rx_ring->next_to_clean)
c7689578 757 pr_cont(" NTC\n");
dcd79aeb 758 else
c7689578 759 pr_cont("\n");
dcd79aeb
TI		 760
761 }
762 }
763
764exit:
765 return;
766}
767
5eba3699
AV		 768static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
769{
770 u32 ctrl_ext;
771
772 /* Let firmware take over control of h/w */
773 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
774 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 775 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 776}
777
778static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
779{
780 u32 ctrl_ext;
781
782 /* Let firmware know the driver has taken over */
783 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
784 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
e8e9f696 785 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 786}
9a799d71 787
49ce9c2c 788/**
e8e26350
PW		 789 * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors
790 * @adapter: pointer to adapter struct
791 * @direction: 0 for Rx, 1 for Tx, -1 for other causes
792 * @queue: queue to map the corresponding interrupt to
793 * @msix_vector: the vector to map to the corresponding queue
794 *
795 */
796static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction,
e8e9f696 797 u8 queue, u8 msix_vector)
9a799d71
AK		 798{
799 u32 ivar, index;
e8e26350
PW		 800 struct ixgbe_hw *hw = &adapter->hw;
801 switch (hw->mac.type) {
802 case ixgbe_mac_82598EB:
803 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
804 if (direction == -1)
805 direction = 0;
806 index = (((direction * 64) + queue) >> 2) & 0x1F;
807 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index));
808 ivar &= ~(0xFF << (8 * (queue & 0x3)));
809 ivar |= (msix_vector << (8 * (queue & 0x3)));
810 IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar);
811 break;
812 case ixgbe_mac_82599EB:
b93a2226 813 case ixgbe_mac_X540:
e8e26350
PW		 814 if (direction == -1) {
815 /* other causes */
816 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
817 index = ((queue & 1) * 8);
818 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC);
819 ivar &= ~(0xFF << index);
820 ivar |= (msix_vector << index);
821 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar);
822 break;
823 } else {
824 /* tx or rx causes */
825 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
826 index = ((16 * (queue & 1)) + (8 * direction));
827 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
828 ivar &= ~(0xFF << index);
829 ivar |= (msix_vector << index);
830 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar);
831 break;
832 }
833 default:
834 break;
835 }
9a799d71
AK		 836}
837
fe49f04a 838static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter,
e8e9f696 839 u64 qmask)
fe49f04a
AD		 840{
841 u32 mask;
842
bd508178
AD		 843 switch (adapter->hw.mac.type) {
844 case ixgbe_mac_82598EB:
fe49f04a
AD		 845 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
846 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
bd508178
AD		 847 break;
848 case ixgbe_mac_82599EB:
b93a2226 849 case ixgbe_mac_X540:
fe49f04a
AD		 850 mask = (qmask & 0xFFFFFFFF);
851 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask);
852 mask = (qmask >> 32);
853 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask);
bd508178
AD		 854 break;
855 default:
856 break;
fe49f04a
AD		 857 }
858}
859
729739b7
AD		 860void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *ring,
861 struct ixgbe_tx_buffer *tx_buffer)
9a799d71 862{
729739b7
AD		 863 if (tx_buffer->skb) {
864 dev_kfree_skb_any(tx_buffer->skb);
865 if (dma_unmap_len(tx_buffer, len))
d3d00239 866 dma_unmap_single(ring->dev,
729739b7
AD		 867 dma_unmap_addr(tx_buffer, dma),
868 dma_unmap_len(tx_buffer, len),
869 DMA_TO_DEVICE);
870 } else if (dma_unmap_len(tx_buffer, len)) {
871 dma_unmap_page(ring->dev,
872 dma_unmap_addr(tx_buffer, dma),
873 dma_unmap_len(tx_buffer, len),
874 DMA_TO_DEVICE);
e5a43549 875 }
729739b7
AD		 876 tx_buffer->next_to_watch = NULL;
877 tx_buffer->skb = NULL;
878 dma_unmap_len_set(tx_buffer, len, 0);
879 /* tx_buffer must be completely set up in the transmit path */
9a799d71
AK		 880}
881
943561d3 882static void ixgbe_update_xoff_rx_lfc(struct ixgbe_adapter *adapter)
c84d324c
JF		 883{
884 struct ixgbe_hw *hw = &adapter->hw;
885 struct ixgbe_hw_stats *hwstats = &adapter->stats;
c84d324c 886 int i;
943561d3 887 u32 data;
c84d324c 888
943561d3
AD		 889 if ((hw->fc.current_mode != ixgbe_fc_full) &&
890 (hw->fc.current_mode != ixgbe_fc_rx_pause))
891 return;
c84d324c 892
943561d3
AD		 893 switch (hw->mac.type) {
894 case ixgbe_mac_82598EB:
895 data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
896 break;
897 default:
898 data = IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
899 }
900 hwstats->lxoffrxc += data;
c84d324c 901
943561d3
AD		 902 /* refill credits (no tx hang) if we received xoff */
903 if (!data)
c84d324c 904 return;
943561d3
AD		 905
906 for (i = 0; i < adapter->num_tx_queues; i++)
907 clear_bit(__IXGBE_HANG_CHECK_ARMED,
908 &adapter->tx_ring[i]->state);
909}
910
911static void ixgbe_update_xoff_received(struct ixgbe_adapter *adapter)
912{
913 struct ixgbe_hw *hw = &adapter->hw;
914 struct ixgbe_hw_stats *hwstats = &adapter->stats;
915 u32 xoff[8] = {0};
2afaa00d 916 u8 tc;
943561d3
AD		 917 int i;
918 bool pfc_en = adapter->dcb_cfg.pfc_mode_enable;
919
920 if (adapter->ixgbe_ieee_pfc)
921 pfc_en |= !!(adapter->ixgbe_ieee_pfc->pfc_en);
922
923 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED) || !pfc_en) {
924 ixgbe_update_xoff_rx_lfc(adapter);
c84d324c 925 return;
943561d3 926 }
c84d324c
JF		 927
928 /* update stats for each tc, only valid with PFC enabled */
929 for (i = 0; i < MAX_TX_PACKET_BUFFERS; i++) {
2afaa00d
PN		 930 u32 pxoffrxc;
931
c84d324c
JF		 932 switch (hw->mac.type) {
933 case ixgbe_mac_82598EB:
2afaa00d 934 pxoffrxc = IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(i));
bd508178 935 break;
c84d324c 936 default:
2afaa00d 937 pxoffrxc = IXGBE_READ_REG(hw, IXGBE_PXOFFRXCNT(i));
26f23d82 938 }
2afaa00d
PN		 939 hwstats->pxoffrxc[i] += pxoffrxc;
940 /* Get the TC for given UP */
941 tc = netdev_get_prio_tc_map(adapter->netdev, i);
942 xoff[tc] += pxoffrxc;
c84d324c
JF		 943 }
944
945 /* disarm tx queues that have received xoff frames */
946 for (i = 0; i < adapter->num_tx_queues; i++) {
947 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
c84d324c 948
2afaa00d 949 tc = tx_ring->dcb_tc;
c84d324c
JF		 950 if (xoff[tc])
951 clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state);
26f23d82 952 }
26f23d82
YZ		 953}
954
c84d324c 955static u64 ixgbe_get_tx_completed(struct ixgbe_ring *ring)
9a799d71 956{
7d7ce682 957 return ring->stats.packets;
c84d324c
JF		 958}
959
960static u64 ixgbe_get_tx_pending(struct ixgbe_ring *ring)
961{
2a47fa45
JF		 962 struct ixgbe_adapter *adapter;
963 struct ixgbe_hw *hw;
964 u32 head, tail;
965
966 if (ring->l2_accel_priv)
967 adapter = ring->l2_accel_priv->real_adapter;
968 else
969 adapter = netdev_priv(ring->netdev);
e01c31a5 970
2a47fa45
JF		 971 hw = &adapter->hw;
972 head = IXGBE_READ_REG(hw, IXGBE_TDH(ring->reg_idx));
973 tail = IXGBE_READ_REG(hw, IXGBE_TDT(ring->reg_idx));
c84d324c
JF		 974
975 if (head != tail)
976 return (head < tail) ?
977 tail - head : (tail + ring->count - head);
978
979 return 0;
980}
981
982static inline bool ixgbe_check_tx_hang(struct ixgbe_ring *tx_ring)
983{
984 u32 tx_done = ixgbe_get_tx_completed(tx_ring);
985 u32 tx_done_old = tx_ring->tx_stats.tx_done_old;
986 u32 tx_pending = ixgbe_get_tx_pending(tx_ring);
987 bool ret = false;
988
7d637bcc 989 clear_check_for_tx_hang(tx_ring);
c84d324c
JF		 990
991 /*
992 * Check for a hung queue, but be thorough. This verifies
993 * that a transmit has been completed since the previous
994 * check AND there is at least one packet pending. The
995 * ARMED bit is set to indicate a potential hang. The
996 * bit is cleared if a pause frame is received to remove
997 * false hang detection due to PFC or 802.3x frames. By
998 * requiring this to fail twice we avoid races with
999 * pfc clearing the ARMED bit and conditions where we
1000 * run the check_tx_hang logic with a transmit completion
1001 * pending but without time to complete it yet.
1002 */
1003 if ((tx_done_old == tx_done) && tx_pending) {
1004 /* make sure it is true for two checks in a row */
1005 ret = test_and_set_bit(__IXGBE_HANG_CHECK_ARMED,
1006 &tx_ring->state);
1007 } else {
1008 /* update completed stats and continue */
1009 tx_ring->tx_stats.tx_done_old = tx_done;
1010 /* reset the countdown */
1011 clear_bit(__IXGBE_HANG_CHECK_ARMED, &tx_ring->state);
9a799d71
AK		 1012 }
1013
c84d324c 1014 return ret;
9a799d71
AK		 1015}
1016
c83c6cbd
AD		 1017/**
1018 * ixgbe_tx_timeout_reset - initiate reset due to Tx timeout
1019 * @adapter: driver private struct
1020 **/
1021static void ixgbe_tx_timeout_reset(struct ixgbe_adapter *adapter)
1022{
1023
1024 /* Do the reset outside of interrupt context */
1025 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1026 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
12ff3f3b 1027 e_warn(drv, "initiating reset due to tx timeout\n");
c83c6cbd
AD		 1028 ixgbe_service_event_schedule(adapter);
1029 }
1030}
e01c31a5 1031
9a799d71
AK		 1032/**
1033 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
fe49f04a 1034 * @q_vector: structure containing interrupt and ring information
e01c31a5 1035 * @tx_ring: tx ring to clean
9a799d71 1036 **/
fe49f04a 1037static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 1038 struct ixgbe_ring *tx_ring)
9a799d71 1039{
fe49f04a 1040 struct ixgbe_adapter *adapter = q_vector->adapter;
d3d00239
AD		 1041 struct ixgbe_tx_buffer *tx_buffer;
1042 union ixgbe_adv_tx_desc *tx_desc;
e01c31a5 1043 unsigned int total_bytes = 0, total_packets = 0;
59224555 1044 unsigned int budget = q_vector->tx.work_limit;
729739b7
AD		 1045 unsigned int i = tx_ring->next_to_clean;
1046
1047 if (test_bit(__IXGBE_DOWN, &adapter->state))
1048 return true;
9a799d71 1049
d3d00239 1050 tx_buffer = &tx_ring->tx_buffer_info[i];
e4f74028 1051 tx_desc = IXGBE_TX_DESC(tx_ring, i);
729739b7 1052 i -= tx_ring->count;
12207e49 1053
729739b7 1054 do {
d3d00239
AD		 1055 union ixgbe_adv_tx_desc *eop_desc = tx_buffer->next_to_watch;
1056
1057 /* if next_to_watch is not set then there is no work pending */
1058 if (!eop_desc)
1059 break;
1060
7f83a9e6 1061 /* prevent any other reads prior to eop_desc */
7e63bf49 1062 read_barrier_depends();
7f83a9e6 1063
d3d00239
AD		 1064 /* if DD is not set pending work has not been completed */
1065 if (!(eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)))
1066 break;
8ad494b0 1067
d3d00239
AD		 1068 /* clear next_to_watch to prevent false hangs */
1069 tx_buffer->next_to_watch = NULL;
8ad494b0 1070
091a6246
AD		 1071 /* update the statistics for this packet */
1072 total_bytes += tx_buffer->bytecount;
1073 total_packets += tx_buffer->gso_segs;
1074
fd0db0ed
AD		 1075 /* free the skb */
1076 dev_kfree_skb_any(tx_buffer->skb);
1077
729739b7
AD		 1078 /* unmap skb header data */
1079 dma_unmap_single(tx_ring->dev,
1080 dma_unmap_addr(tx_buffer, dma),
1081 dma_unmap_len(tx_buffer, len),
1082 DMA_TO_DEVICE);
1083
fd0db0ed
AD		 1084 /* clear tx_buffer data */
1085 tx_buffer->skb = NULL;
729739b7 1086 dma_unmap_len_set(tx_buffer, len, 0);
fd0db0ed 1087
729739b7
AD		 1088 /* unmap remaining buffers */
1089 while (tx_desc != eop_desc) {
d3d00239
AD		 1090 tx_buffer++;
1091 tx_desc++;
8ad494b0 1092 i++;
729739b7
AD		 1093 if (unlikely(!i)) {
1094 i -= tx_ring->count;
d3d00239 1095 tx_buffer = tx_ring->tx_buffer_info;
e4f74028 1096 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
e092be60 1097 }
e01c31a5 1098
729739b7
AD		 1099 /* unmap any remaining paged data */
1100 if (dma_unmap_len(tx_buffer, len)) {
1101 dma_unmap_page(tx_ring->dev,
1102 dma_unmap_addr(tx_buffer, dma),
1103 dma_unmap_len(tx_buffer, len),
1104 DMA_TO_DEVICE);
1105 dma_unmap_len_set(tx_buffer, len, 0);
1106 }
1107 }
1108
1109 /* move us one more past the eop_desc for start of next pkt */
1110 tx_buffer++;
1111 tx_desc++;
1112 i++;
1113 if (unlikely(!i)) {
1114 i -= tx_ring->count;
1115 tx_buffer = tx_ring->tx_buffer_info;
1116 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
1117 }
1118
1119 /* issue prefetch for next Tx descriptor */
1120 prefetch(tx_desc);
12207e49 1121
729739b7
AD		 1122 /* update budget accounting */
1123 budget--;
1124 } while (likely(budget));
1125
1126 i += tx_ring->count;
9a799d71 1127 tx_ring->next_to_clean = i;
d3d00239 1128 u64_stats_update_begin(&tx_ring->syncp);
b953799e 1129 tx_ring->stats.bytes += total_bytes;
bd198058 1130 tx_ring->stats.packets += total_packets;
d3d00239 1131 u64_stats_update_end(&tx_ring->syncp);
bd198058
AD		 1132 q_vector->tx.total_bytes += total_bytes;
1133 q_vector->tx.total_packets += total_packets;
b953799e 1134
c84d324c
JF		 1135 if (check_for_tx_hang(tx_ring) && ixgbe_check_tx_hang(tx_ring)) {
1136 /* schedule immediate reset if we believe we hung */
1137 struct ixgbe_hw *hw = &adapter->hw;
c84d324c
JF		 1138 e_err(drv, "Detected Tx Unit Hang\n"
1139 " Tx Queue <%d>\n"
1140 " TDH, TDT <%x>, <%x>\n"
1141 " next_to_use <%x>\n"
1142 " next_to_clean <%x>\n"
1143 "tx_buffer_info[next_to_clean]\n"
1144 " time_stamp <%lx>\n"
1145 " jiffies <%lx>\n",
1146 tx_ring->queue_index,
1147 IXGBE_READ_REG(hw, IXGBE_TDH(tx_ring->reg_idx)),
1148 IXGBE_READ_REG(hw, IXGBE_TDT(tx_ring->reg_idx)),
d3d00239
AD		 1149 tx_ring->next_to_use, i,
1150 tx_ring->tx_buffer_info[i].time_stamp, jiffies);
c84d324c
JF		 1151
1152 netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
1153
1154 e_info(probe,
1155 "tx hang %d detected on queue %d, resetting adapter\n",
1156 adapter->tx_timeout_count + 1, tx_ring->queue_index);
1157
b953799e 1158 /* schedule immediate reset if we believe we hung */
c83c6cbd 1159 ixgbe_tx_timeout_reset(adapter);
b953799e
AD		 1160
1161 /* the adapter is about to reset, no point in enabling stuff */
59224555 1162 return true;
b953799e 1163 }
9a799d71 1164
b2d96e0a
AD		 1165 netdev_tx_completed_queue(txring_txq(tx_ring),
1166 total_packets, total_bytes);
1167
e092be60 1168#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
30065e63 1169 if (unlikely(total_packets && netif_carrier_ok(tx_ring->netdev) &&
7d4987de 1170 (ixgbe_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 1171 /* Make sure that anybody stopping the queue after this
1172 * sees the new next_to_clean.
1173 */
1174 smp_mb();
729739b7
AD		 1175 if (__netif_subqueue_stopped(tx_ring->netdev,
1176 tx_ring->queue_index)
1177 && !test_bit(__IXGBE_DOWN, &adapter->state)) {
1178 netif_wake_subqueue(tx_ring->netdev,
1179 tx_ring->queue_index);
5b7da515 1180 ++tx_ring->tx_stats.restart_queue;
30eba97a 1181 }
e092be60 1182 }
9a799d71 1183
59224555 1184 return !!budget;
9a799d71
AK		 1185}
1186
5dd2d332 1187#ifdef CONFIG_IXGBE_DCA
bdda1a61
AD		 1188static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
1189 struct ixgbe_ring *tx_ring,
33cf09c9 1190 int cpu)
bd0362dd 1191{
33cf09c9 1192 struct ixgbe_hw *hw = &adapter->hw;
bdda1a61
AD		 1193 u32 txctrl = dca3_get_tag(tx_ring->dev, cpu);
1194 u16 reg_offset;
33cf09c9 1195
33cf09c9
AD		 1196 switch (hw->mac.type) {
1197 case ixgbe_mac_82598EB:
bdda1a61 1198 reg_offset = IXGBE_DCA_TXCTRL(tx_ring->reg_idx);
33cf09c9
AD		 1199 break;
1200 case ixgbe_mac_82599EB:
b93a2226 1201 case ixgbe_mac_X540:
bdda1a61
AD		 1202 reg_offset = IXGBE_DCA_TXCTRL_82599(tx_ring->reg_idx);
1203 txctrl <<= IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599;
33cf09c9
AD		 1204 break;
1205 default:
bdda1a61
AD		 1206 /* for unknown hardware do not write register */
1207 return;
bd0362dd 1208 }
bdda1a61
AD		 1209
1210 /*
1211 * We can enable relaxed ordering for reads, but not writes when
1212 * DCA is enabled. This is due to a known issue in some chipsets
1213 * which will cause the DCA tag to be cleared.
1214 */
1215 txctrl |= IXGBE_DCA_TXCTRL_DESC_RRO_EN |
1216 IXGBE_DCA_TXCTRL_DATA_RRO_EN |
1217 IXGBE_DCA_TXCTRL_DESC_DCA_EN;
1218
1219 IXGBE_WRITE_REG(hw, reg_offset, txctrl);
bd0362dd
JC		 1220}
1221
bdda1a61
AD		 1222static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
1223 struct ixgbe_ring *rx_ring,
33cf09c9 1224 int cpu)
bd0362dd 1225{
33cf09c9 1226 struct ixgbe_hw *hw = &adapter->hw;
bdda1a61
AD		 1227 u32 rxctrl = dca3_get_tag(rx_ring->dev, cpu);
1228 u8 reg_idx = rx_ring->reg_idx;
1229
33cf09c9
AD		 1230
1231 switch (hw->mac.type) {
33cf09c9 1232 case ixgbe_mac_82599EB:
b93a2226 1233 case ixgbe_mac_X540:
bdda1a61 1234 rxctrl <<= IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599;
33cf09c9
AD		 1235 break;
1236 default:
1237 break;
1238 }
bdda1a61
AD		 1239
1240 /*
1241 * We can enable relaxed ordering for reads, but not writes when
1242 * DCA is enabled. This is due to a known issue in some chipsets
1243 * which will cause the DCA tag to be cleared.
1244 */
1245 rxctrl |= IXGBE_DCA_RXCTRL_DESC_RRO_EN |
bdda1a61
AD		 1246 IXGBE_DCA_RXCTRL_DESC_DCA_EN;
1247
1248 IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(reg_idx), rxctrl);
33cf09c9
AD		 1249}
1250
1251static void ixgbe_update_dca(struct ixgbe_q_vector *q_vector)
1252{
1253 struct ixgbe_adapter *adapter = q_vector->adapter;
efe3d3c8 1254 struct ixgbe_ring *ring;
bd0362dd 1255 int cpu = get_cpu();
bd0362dd 1256
33cf09c9
AD		 1257 if (q_vector->cpu == cpu)
1258 goto out_no_update;
1259
a557928e 1260 ixgbe_for_each_ring(ring, q_vector->tx)
efe3d3c8 1261 ixgbe_update_tx_dca(adapter, ring, cpu);
33cf09c9 1262
a557928e 1263 ixgbe_for_each_ring(ring, q_vector->rx)
efe3d3c8 1264 ixgbe_update_rx_dca(adapter, ring, cpu);
33cf09c9
AD		 1265
1266 q_vector->cpu = cpu;
1267out_no_update:
bd0362dd
JC		 1268 put_cpu();
1269}
1270
1271static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
1272{
1273 int i;
1274
1275 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
1276 return;
1277
e35ec126
AD		 1278 /* always use CB2 mode, difference is masked in the CB driver */
1279 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
1280
49c7ffbe 1281 for (i = 0; i < adapter->num_q_vectors; i++) {
33cf09c9
AD		 1282 adapter->q_vector[i]->cpu = -1;
1283 ixgbe_update_dca(adapter->q_vector[i]);
bd0362dd
JC		 1284 }
1285}
1286
1287static int __ixgbe_notify_dca(struct device *dev, void *data)
1288{
c60fbb00 1289 struct ixgbe_adapter *adapter = dev_get_drvdata(dev);
bd0362dd
JC		 1290 unsigned long event = *(unsigned long *)data;
1291
2a72c31e 1292 if (!(adapter->flags & IXGBE_FLAG_DCA_CAPABLE))
33cf09c9
AD		 1293 return 0;
1294
bd0362dd
JC		 1295 switch (event) {
1296 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 1297 /* if we're already enabled, don't do it again */
1298 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
1299 break;
652f093f 1300 if (dca_add_requester(dev) == 0) {
96b0e0f6 1301 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 1302 ixgbe_setup_dca(adapter);
1303 break;
1304 }
1305 /* Fall Through since DCA is disabled. */
1306 case DCA_PROVIDER_REMOVE:
1307 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
1308 dca_remove_requester(dev);
1309 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
1310 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
1311 }
1312 break;
1313 }
1314
652f093f 1315 return 0;
bd0362dd 1316}
67a74ee2 1317
bdda1a61 1318#endif /* CONFIG_IXGBE_DCA */
8a0da21b
AD		 1319static inline void ixgbe_rx_hash(struct ixgbe_ring *ring,
1320 union ixgbe_adv_rx_desc *rx_desc,
67a74ee2
ET		 1321 struct sk_buff *skb)
1322{
8a0da21b 1323 if (ring->netdev->features & NETIF_F_RXHASH)
38da9853
TH		 1324 skb_set_hash(skb,
1325 le32_to_cpu(rx_desc->wb.lower.hi_dword.rss),
1326 PKT_HASH_TYPE_L3);
67a74ee2
ET		 1327}
1328
f800326d 1329#ifdef IXGBE_FCOE
ff886dfc
AD		 1330/**
1331 * ixgbe_rx_is_fcoe - check the rx desc for incoming pkt type
57efd44c 1332 * @ring: structure containing ring specific data
ff886dfc
AD		 1333 * @rx_desc: advanced rx descriptor
1334 *
1335 * Returns : true if it is FCoE pkt
1336 */
57efd44c 1337static inline bool ixgbe_rx_is_fcoe(struct ixgbe_ring *ring,
ff886dfc
AD		 1338 union ixgbe_adv_rx_desc *rx_desc)
1339{
1340 __le16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1341
57efd44c 1342 return test_bit(__IXGBE_RX_FCOE, &ring->state) &&
ff886dfc
AD		 1343 ((pkt_info & cpu_to_le16(IXGBE_RXDADV_PKTTYPE_ETQF_MASK)) ==
1344 (cpu_to_le16(IXGBE_ETQF_FILTER_FCOE <<
1345 IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT)));
1346}
1347
f800326d 1348#endif /* IXGBE_FCOE */
e59bd25d
AV		 1349/**
1350 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
8a0da21b
AD		 1351 * @ring: structure containing ring specific data
1352 * @rx_desc: current Rx descriptor being processed
e59bd25d
AV		 1353 * @skb: skb currently being received and modified
1354 **/
8a0da21b 1355static inline void ixgbe_rx_checksum(struct ixgbe_ring *ring,
8bae1b2b 1356 union ixgbe_adv_rx_desc *rx_desc,
f56e0cb1 1357 struct sk_buff *skb)
9a799d71 1358{
8a0da21b 1359 skb_checksum_none_assert(skb);
9a799d71 1360
712744be 1361 /* Rx csum disabled */
8a0da21b 1362 if (!(ring->netdev->features & NETIF_F_RXCSUM))
9a799d71 1363 return;
e59bd25d
AV		 1364
1365 /* if IP and error */
f56e0cb1
AD		 1366 if (ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_IPCS) &&
1367 ixgbe_test_staterr(rx_desc, IXGBE_RXDADV_ERR_IPE)) {
8a0da21b 1368 ring->rx_stats.csum_err++;
9a799d71
AK		 1369 return;
1370 }
e59bd25d 1371
f56e0cb1 1372 if (!ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_L4CS))
e59bd25d
AV		 1373 return;
1374
f56e0cb1 1375 if (ixgbe_test_staterr(rx_desc, IXGBE_RXDADV_ERR_TCPE)) {
f800326d 1376 __le16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
8bae1b2b
DS		 1377
1378 /*
1379 * 82599 errata, UDP frames with a 0 checksum can be marked as
1380 * checksum errors.
1381 */
8a0da21b
AD		 1382 if ((pkt_info & cpu_to_le16(IXGBE_RXDADV_PKTTYPE_UDP)) &&
1383 test_bit(__IXGBE_RX_CSUM_UDP_ZERO_ERR, &ring->state))
8bae1b2b
DS		 1384 return;
1385
8a0da21b 1386 ring->rx_stats.csum_err++;
e59bd25d
AV		 1387 return;
1388 }
1389
9a799d71 1390 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 1391 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 1392}
1393
84ea2591 1394static inline void ixgbe_release_rx_desc(struct ixgbe_ring *rx_ring, u32 val)
e8e26350 1395{
f56e0cb1 1396 rx_ring->next_to_use = val;
f800326d
AD		 1397
1398 /* update next to alloc since we have filled the ring */
1399 rx_ring->next_to_alloc = val;
e8e26350
PW		 1400 /*
1401 * Force memory writes to complete before letting h/w
1402 * know there are new descriptors to fetch. (Only
1403 * applicable for weak-ordered memory model archs,
1404 * such as IA-64).
1405 */
1406 wmb();
84227bcd 1407 ixgbe_write_tail(rx_ring, val);
e8e26350
PW		 1408}
1409
f990b79b
AD		 1410static bool ixgbe_alloc_mapped_page(struct ixgbe_ring *rx_ring,
1411 struct ixgbe_rx_buffer *bi)
1412{
1413 struct page *page = bi->page;
f800326d 1414 dma_addr_t dma = bi->dma;
f990b79b 1415
f800326d
AD		 1416 /* since we are recycling buffers we should seldom need to alloc */
1417 if (likely(dma))
f990b79b
AD		 1418 return true;
1419
f800326d
AD		 1420 /* alloc new page for storage */
1421 if (likely(!page)) {
0614002b
MG		 1422 page = __skb_alloc_pages(GFP_ATOMIC | __GFP_COLD | __GFP_COMP,
1423 bi->skb, ixgbe_rx_pg_order(rx_ring));
f990b79b
AD		 1424 if (unlikely(!page)) {
1425 rx_ring->rx_stats.alloc_rx_page_failed++;
1426 return false;
1427 }
f800326d 1428 bi->page = page;
f990b79b
AD		 1429 }
1430
f800326d
AD		 1431 /* map page for use */
1432 dma = dma_map_page(rx_ring->dev, page, 0,
1433 ixgbe_rx_pg_size(rx_ring), DMA_FROM_DEVICE);
1434
1435 /*
1436 * if mapping failed free memory back to system since
1437 * there isn't much point in holding memory we can't use
1438 */
1439 if (dma_mapping_error(rx_ring->dev, dma)) {
dd411ec4 1440 __free_pages(page, ixgbe_rx_pg_order(rx_ring));
f800326d 1441 bi->page = NULL;
f990b79b 1442
f990b79b
AD		 1443 rx_ring->rx_stats.alloc_rx_page_failed++;
1444 return false;
1445 }
1446
f800326d 1447 bi->dma = dma;
afaa9459 1448 bi->page_offset = 0;
f800326d 1449
f990b79b
AD		 1450 return true;
1451}
1452
9a799d71 1453/**
f990b79b 1454 * ixgbe_alloc_rx_buffers - Replace used receive buffers
fc77dc3c
AD		 1455 * @rx_ring: ring to place buffers on
1456 * @cleaned_count: number of buffers to replace
9a799d71 1457 **/
fc77dc3c 1458void ixgbe_alloc_rx_buffers(struct ixgbe_ring *rx_ring, u16 cleaned_count)
9a799d71 1459{
9a799d71 1460 union ixgbe_adv_rx_desc *rx_desc;
3a581073 1461 struct ixgbe_rx_buffer *bi;
d5f398ed 1462 u16 i = rx_ring->next_to_use;
9a799d71 1463
f800326d
AD		 1464 /* nothing to do */
1465 if (!cleaned_count)
fc77dc3c
AD		 1466 return;
1467
e4f74028 1468 rx_desc = IXGBE_RX_DESC(rx_ring, i);
f990b79b
AD		 1469 bi = &rx_ring->rx_buffer_info[i];
1470 i -= rx_ring->count;
9a799d71 1471
f800326d
AD		 1472 do {
1473 if (!ixgbe_alloc_mapped_page(rx_ring, bi))
f990b79b 1474 break;
d5f398ed 1475
f800326d
AD		 1476 /*
1477 * Refresh the desc even if buffer_addrs didn't change
1478 * because each write-back erases this info.
1479 */
1480 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma + bi->page_offset);
9a799d71 1481
f990b79b
AD		 1482 rx_desc++;
1483 bi++;
9a799d71 1484 i++;
f990b79b 1485 if (unlikely(!i)) {
e4f74028 1486 rx_desc = IXGBE_RX_DESC(rx_ring, 0);
f990b79b
AD		 1487 bi = rx_ring->rx_buffer_info;
1488 i -= rx_ring->count;
1489 }
1490
1491 /* clear the hdr_addr for the next_to_use descriptor */
1492 rx_desc->read.hdr_addr = 0;
f800326d
AD		 1493
1494 cleaned_count--;
1495 } while (cleaned_count);
7c6e0a43 1496
f990b79b
AD		 1497 i += rx_ring->count;
1498
f56e0cb1 1499 if (rx_ring->next_to_use != i)
84ea2591 1500 ixgbe_release_rx_desc(rx_ring, i);
9a799d71
AK		 1501}
1502
1d2024f6
AD		 1503/**
1504 * ixgbe_get_headlen - determine size of header for RSC/LRO/GRO/FCOE
1505 * @data: pointer to the start of the headers
1506 * @max_len: total length of section to find headers in
1507 *
1508 * This function is meant to determine the length of headers that will
1509 * be recognized by hardware for LRO, GRO, and RSC offloads. The main
1510 * motivation of doing this is to only perform one pull for IPv4 TCP
1511 * packets so that we can do basic things like calculating the gso_size
1512 * based on the average data per packet.
1513 **/
1514static unsigned int ixgbe_get_headlen(unsigned char *data,
1515 unsigned int max_len)
1516{
1517 union {
1518 unsigned char *network;
1519 /* l2 headers */
1520 struct ethhdr *eth;
1521 struct vlan_hdr *vlan;
1522 /* l3 headers */
1523 struct iphdr *ipv4;
a048b40e 1524 struct ipv6hdr *ipv6;
1d2024f6
AD		 1525 } hdr;
1526 __be16 protocol;
1527 u8 nexthdr = 0; /* default to not TCP */
1528 u8 hlen;
1529
1530 /* this should never happen, but better safe than sorry */
1531 if (max_len < ETH_HLEN)
1532 return max_len;
1533
1534 /* initialize network frame pointer */
1535 hdr.network = data;
1536
1537 /* set first protocol and move network header forward */
1538 protocol = hdr.eth->h_proto;
1539 hdr.network += ETH_HLEN;
1540
1541 /* handle any vlan tag if present */
a1108ffd 1542 if (protocol == htons(ETH_P_8021Q)) {
1d2024f6
AD		 1543 if ((hdr.network - data) > (max_len - VLAN_HLEN))
1544 return max_len;
1545
1546 protocol = hdr.vlan->h_vlan_encapsulated_proto;
1547 hdr.network += VLAN_HLEN;
1548 }
1549
1550 /* handle L3 protocols */
a1108ffd 1551 if (protocol == htons(ETH_P_IP)) {
1d2024f6
AD		 1552 if ((hdr.network - data) > (max_len - sizeof(struct iphdr)))
1553 return max_len;
1554
1555 /* access ihl as a u8 to avoid unaligned access on ia64 */
1556 hlen = (hdr.network[0] & 0x0F) << 2;
1557
1558 /* verify hlen meets minimum size requirements */
1559 if (hlen < sizeof(struct iphdr))
1560 return hdr.network - data;
1561
ed83da12 1562 /* record next protocol if header is present */
20967f42 1563 if (!(hdr.ipv4->frag_off & htons(IP_OFFSET)))
ed83da12 1564 nexthdr = hdr.ipv4->protocol;
a1108ffd 1565 } else if (protocol == htons(ETH_P_IPV6)) {
a048b40e
AD		 1566 if ((hdr.network - data) > (max_len - sizeof(struct ipv6hdr)))
1567 return max_len;
1568
1569 /* record next protocol */
1570 nexthdr = hdr.ipv6->nexthdr;
ed83da12 1571 hlen = sizeof(struct ipv6hdr);
f800326d 1572#ifdef IXGBE_FCOE
a1108ffd 1573 } else if (protocol == htons(ETH_P_FCOE)) {
1d2024f6
AD		 1574 if ((hdr.network - data) > (max_len - FCOE_HEADER_LEN))
1575 return max_len;
ed83da12 1576 hlen = FCOE_HEADER_LEN;
1d2024f6
AD		 1577#endif
1578 } else {
1579 return hdr.network - data;
1580 }
1581
ed83da12
AD		 1582 /* relocate pointer to start of L4 header */
1583 hdr.network += hlen;
1584
a048b40e 1585 /* finally sort out TCP/UDP */
1d2024f6
AD		 1586 if (nexthdr == IPPROTO_TCP) {
1587 if ((hdr.network - data) > (max_len - sizeof(struct tcphdr)))
1588 return max_len;
1589
1590 /* access doff as a u8 to avoid unaligned access on ia64 */
1591 hlen = (hdr.network[12] & 0xF0) >> 2;
1592
1593 /* verify hlen meets minimum size requirements */
1594 if (hlen < sizeof(struct tcphdr))
1595 return hdr.network - data;
1596
1597 hdr.network += hlen;
a048b40e
AD		 1598 } else if (nexthdr == IPPROTO_UDP) {
1599 if ((hdr.network - data) > (max_len - sizeof(struct udphdr)))
1600 return max_len;
1601
1602 hdr.network += sizeof(struct udphdr);
1d2024f6
AD		 1603 }
1604
1605 /*
1606 * If everything has gone correctly hdr.network should be the
1607 * data section of the packet and will be the end of the header.
1608 * If not then it probably represents the end of the last recognized
1609 * header.
1610 */
1611 if ((hdr.network - data) < max_len)
1612 return hdr.network - data;
1613 else
1614 return max_len;
1615}
1616
1d2024f6
AD		 1617static void ixgbe_set_rsc_gso_size(struct ixgbe_ring *ring,
1618 struct sk_buff *skb)
1619{
f800326d 1620 u16 hdr_len = skb_headlen(skb);
1d2024f6
AD		 1621
1622 /* set gso_size to avoid messing up TCP MSS */
1623 skb_shinfo(skb)->gso_size = DIV_ROUND_UP((skb->len - hdr_len),
1624 IXGBE_CB(skb)->append_cnt);
96be80ab 1625 skb_shinfo(skb)->gso_type = SKB_GSO_TCPV4;
1d2024f6
AD		 1626}
1627
1628static void ixgbe_update_rsc_stats(struct ixgbe_ring *rx_ring,
1629 struct sk_buff *skb)
1630{
1631 /* if append_cnt is 0 then frame is not RSC */
1632 if (!IXGBE_CB(skb)->append_cnt)
1633 return;
1634
1635 rx_ring->rx_stats.rsc_count += IXGBE_CB(skb)->append_cnt;
1636 rx_ring->rx_stats.rsc_flush++;
1637
1638 ixgbe_set_rsc_gso_size(rx_ring, skb);
1639
1640 /* gso_size is computed using append_cnt so always clear it last */
1641 IXGBE_CB(skb)->append_cnt = 0;
1642}
1643
8a0da21b
AD		 1644/**
1645 * ixgbe_process_skb_fields - Populate skb header fields from Rx descriptor
1646 * @rx_ring: rx descriptor ring packet is being transacted on
1647 * @rx_desc: pointer to the EOP Rx descriptor
1648 * @skb: pointer to current skb being populated
f8212f97 1649 *
8a0da21b
AD		 1650 * This function checks the ring, descriptor, and packet information in
1651 * order to populate the hash, checksum, VLAN, timestamp, protocol, and
1652 * other fields within the skb.
f8212f97 1653 **/
8a0da21b
AD		 1654static void ixgbe_process_skb_fields(struct ixgbe_ring *rx_ring,
1655 union ixgbe_adv_rx_desc *rx_desc,
1656 struct sk_buff *skb)
f8212f97 1657{
43e95f11
JF		 1658 struct net_device *dev = rx_ring->netdev;
1659
8a0da21b
AD		 1660 ixgbe_update_rsc_stats(rx_ring, skb);
1661
1662 ixgbe_rx_hash(rx_ring, rx_desc, skb);
f8212f97 1663
8a0da21b
AD		 1664 ixgbe_rx_checksum(rx_ring, rx_desc, skb);
1665
6cb562d6 1666 ixgbe_ptp_rx_hwtstamp(rx_ring, rx_desc, skb);
3a6a4eda 1667
f646968f 1668 if ((dev->features & NETIF_F_HW_VLAN_CTAG_RX) &&
43e95f11 1669 ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_VP)) {
8a0da21b 1670 u16 vid = le16_to_cpu(rx_desc->wb.upper.vlan);
86a9bad3 1671 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vid);
f8212f97
AD		 1672 }
1673
8a0da21b 1674 skb_record_rx_queue(skb, rx_ring->queue_index);
aa80175a 1675
43e95f11 1676 skb->protocol = eth_type_trans(skb, dev);
f8212f97
AD		 1677}
1678
8a0da21b
AD		 1679static void ixgbe_rx_skb(struct ixgbe_q_vector *q_vector,
1680 struct sk_buff *skb)
aa80175a 1681{
8a0da21b
AD		 1682 struct ixgbe_adapter *adapter = q_vector->adapter;
1683
b4640030 1684 if (ixgbe_qv_busy_polling(q_vector))
5a85e737
ET		 1685 netif_receive_skb(skb);
1686 else if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL))
8a0da21b
AD		 1687 napi_gro_receive(&q_vector->napi, skb);
1688 else
1689 netif_rx(skb);
aa80175a 1690}
43634e82 1691
f800326d
AD		 1692/**
1693 * ixgbe_is_non_eop - process handling of non-EOP buffers
1694 * @rx_ring: Rx ring being processed
1695 * @rx_desc: Rx descriptor for current buffer
1696 * @skb: Current socket buffer containing buffer in progress
1697 *
1698 * This function updates next to clean. If the buffer is an EOP buffer
1699 * this function exits returning false, otherwise it will place the
1700 * sk_buff in the next buffer to be chained and return true indicating
1701 * that this is in fact a non-EOP buffer.
1702 **/
1703static bool ixgbe_is_non_eop(struct ixgbe_ring *rx_ring,
1704 union ixgbe_adv_rx_desc *rx_desc,
1705 struct sk_buff *skb)
1706{
1707 u32 ntc = rx_ring->next_to_clean + 1;
1708
1709 /* fetch, update, and store next to clean */
1710 ntc = (ntc < rx_ring->count) ? ntc : 0;
1711 rx_ring->next_to_clean = ntc;
1712
1713 prefetch(IXGBE_RX_DESC(rx_ring, ntc));
1714
5a02cbd1
AD		 1715 /* update RSC append count if present */
1716 if (ring_is_rsc_enabled(rx_ring)) {
1717 __le32 rsc_enabled = rx_desc->wb.lower.lo_dword.data &
1718 cpu_to_le32(IXGBE_RXDADV_RSCCNT_MASK);
1719
1720 if (unlikely(rsc_enabled)) {
1721 u32 rsc_cnt = le32_to_cpu(rsc_enabled);
1722
1723 rsc_cnt >>= IXGBE_RXDADV_RSCCNT_SHIFT;
1724 IXGBE_CB(skb)->append_cnt += rsc_cnt - 1;
f800326d 1725
5a02cbd1
AD		 1726 /* update ntc based on RSC value */
1727 ntc = le32_to_cpu(rx_desc->wb.upper.status_error);
1728 ntc &= IXGBE_RXDADV_NEXTP_MASK;
1729 ntc >>= IXGBE_RXDADV_NEXTP_SHIFT;
1730 }
f800326d
AD		 1731 }
1732
5a02cbd1
AD		 1733 /* if we are the last buffer then there is nothing else to do */
1734 if (likely(ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_EOP)))
1735 return false;
1736
f800326d
AD		 1737 /* place skb in next buffer to be received */
1738 rx_ring->rx_buffer_info[ntc].skb = skb;
1739 rx_ring->rx_stats.non_eop_descs++;
1740
1741 return true;
1742}
1743
19861ce2
AD		 1744/**
1745 * ixgbe_pull_tail - ixgbe specific version of skb_pull_tail
1746 * @rx_ring: rx descriptor ring packet is being transacted on
1747 * @skb: pointer to current skb being adjusted
1748 *
1749 * This function is an ixgbe specific version of __pskb_pull_tail. The
1750 * main difference between this version and the original function is that
1751 * this function can make several assumptions about the state of things
1752 * that allow for significant optimizations versus the standard function.
1753 * As a result we can do things like drop a frag and maintain an accurate
1754 * truesize for the skb.
1755 */
1756static void ixgbe_pull_tail(struct ixgbe_ring *rx_ring,
1757 struct sk_buff *skb)
1758{
1759 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[0];
1760 unsigned char *va;
1761 unsigned int pull_len;
1762
1763 /*
1764 * it is valid to use page_address instead of kmap since we are
1765 * working with pages allocated out of the lomem pool per
1766 * alloc_page(GFP_ATOMIC)
1767 */
1768 va = skb_frag_address(frag);
1769
1770 /*
1771 * we need the header to contain the greater of either ETH_HLEN or
1772 * 60 bytes if the skb->len is less than 60 for skb_pad.
1773 */
cf3fe7ac 1774 pull_len = ixgbe_get_headlen(va, IXGBE_RX_HDR_SIZE);
19861ce2
AD		 1775
1776 /* align pull length to size of long to optimize memcpy performance */
1777 skb_copy_to_linear_data(skb, va, ALIGN(pull_len, sizeof(long)));
1778
1779 /* update all of the pointers */
1780 skb_frag_size_sub(frag, pull_len);
1781 frag->page_offset += pull_len;
1782 skb->data_len -= pull_len;
1783 skb->tail += pull_len;
19861ce2
AD		 1784}
1785
42073d91
AD		 1786/**
1787 * ixgbe_dma_sync_frag - perform DMA sync for first frag of SKB
1788 * @rx_ring: rx descriptor ring packet is being transacted on
1789 * @skb: pointer to current skb being updated
1790 *
1791 * This function provides a basic DMA sync up for the first fragment of an
1792 * skb. The reason for doing this is that the first fragment cannot be
1793 * unmapped until we have reached the end of packet descriptor for a buffer
1794 * chain.
1795 */
1796static void ixgbe_dma_sync_frag(struct ixgbe_ring *rx_ring,
1797 struct sk_buff *skb)
1798{
1799 /* if the page was released unmap it, else just sync our portion */
1800 if (unlikely(IXGBE_CB(skb)->page_released)) {
1801 dma_unmap_page(rx_ring->dev, IXGBE_CB(skb)->dma,
1802 ixgbe_rx_pg_size(rx_ring), DMA_FROM_DEVICE);
1803 IXGBE_CB(skb)->page_released = false;
1804 } else {
1805 struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[0];
1806
1807 dma_sync_single_range_for_cpu(rx_ring->dev,
1808 IXGBE_CB(skb)->dma,
1809 frag->page_offset,
1810 ixgbe_rx_bufsz(rx_ring),
1811 DMA_FROM_DEVICE);
1812 }
1813 IXGBE_CB(skb)->dma = 0;
1814}
1815
f800326d
AD		 1816/**
1817 * ixgbe_cleanup_headers - Correct corrupted or empty headers
1818 * @rx_ring: rx descriptor ring packet is being transacted on
1819 * @rx_desc: pointer to the EOP Rx descriptor
1820 * @skb: pointer to current skb being fixed
1821 *
1822 * Check for corrupted packet headers caused by senders on the local L2
1823 * embedded NIC switch not setting up their Tx Descriptors right. These
1824 * should be very rare.
1825 *
1826 * Also address the case where we are pulling data in on pages only
1827 * and as such no data is present in the skb header.
1828 *
1829 * In addition if skb is not at least 60 bytes we need to pad it so that
1830 * it is large enough to qualify as a valid Ethernet frame.
1831 *
1832 * Returns true if an error was encountered and skb was freed.
1833 **/
1834static bool ixgbe_cleanup_headers(struct ixgbe_ring *rx_ring,
1835 union ixgbe_adv_rx_desc *rx_desc,
1836 struct sk_buff *skb)
1837{
f800326d 1838 struct net_device *netdev = rx_ring->netdev;
f800326d
AD		 1839
1840 /* verify that the packet does not have any known errors */
1841 if (unlikely(ixgbe_test_staterr(rx_desc,
1842 IXGBE_RXDADV_ERR_FRAME_ERR_MASK) &&
1843 !(netdev->features & NETIF_F_RXALL))) {
1844 dev_kfree_skb_any(skb);
1845 return true;
1846 }
1847
19861ce2 1848 /* place header in linear portion of buffer */
cf3fe7ac
AD		 1849 if (skb_is_nonlinear(skb))
1850 ixgbe_pull_tail(rx_ring, skb);
f800326d 1851
57efd44c
AD		 1852#ifdef IXGBE_FCOE
1853 /* do not attempt to pad FCoE Frames as this will disrupt DDP */
1854 if (ixgbe_rx_is_fcoe(rx_ring, rx_desc))
1855 return false;
1856
1857#endif
f800326d
AD		 1858 /* if skb_pad returns an error the skb was freed */
1859 if (unlikely(skb->len < 60)) {
1860 int pad_len = 60 - skb->len;
1861
1862 if (skb_pad(skb, pad_len))
1863 return true;
1864 __skb_put(skb, pad_len);
1865 }
1866
1867 return false;
1868}
1869
f800326d
AD		 1870/**
1871 * ixgbe_reuse_rx_page - page flip buffer and store it back on the ring
1872 * @rx_ring: rx descriptor ring to store buffers on
1873 * @old_buff: donor buffer to have page reused
1874 *
0549ae20 1875 * Synchronizes page for reuse by the adapter
f800326d
AD		 1876 **/
1877static void ixgbe_reuse_rx_page(struct ixgbe_ring *rx_ring,
1878 struct ixgbe_rx_buffer *old_buff)
1879{
1880 struct ixgbe_rx_buffer *new_buff;
1881 u16 nta = rx_ring->next_to_alloc;
f800326d
AD		 1882
1883 new_buff = &rx_ring->rx_buffer_info[nta];
1884
1885 /* update, and store next to alloc */
1886 nta++;
1887 rx_ring->next_to_alloc = (nta < rx_ring->count) ? nta : 0;
1888
1889 /* transfer page from old buffer to new buffer */
1890 new_buff->page = old_buff->page;
1891 new_buff->dma = old_buff->dma;
0549ae20 1892 new_buff->page_offset = old_buff->page_offset;
f800326d
AD		 1893
1894 /* sync the buffer for use by the device */
1895 dma_sync_single_range_for_device(rx_ring->dev, new_buff->dma,
0549ae20
AD		 1896 new_buff->page_offset,
1897 ixgbe_rx_bufsz(rx_ring),
f800326d 1898 DMA_FROM_DEVICE);
f800326d
AD		 1899}
1900
1901/**
1902 * ixgbe_add_rx_frag - Add contents of Rx buffer to sk_buff
1903 * @rx_ring: rx descriptor ring to transact packets on
1904 * @rx_buffer: buffer containing page to add
1905 * @rx_desc: descriptor containing length of buffer written by hardware
1906 * @skb: sk_buff to place the data into
1907 *
0549ae20
AD		 1908 * This function will add the data contained in rx_buffer->page to the skb.
1909 * This is done either through a direct copy if the data in the buffer is
1910 * less than the skb header size, otherwise it will just attach the page as
1911 * a frag to the skb.
1912 *
1913 * The function will then update the page offset if necessary and return
1914 * true if the buffer can be reused by the adapter.
f800326d 1915 **/
0549ae20 1916static bool ixgbe_add_rx_frag(struct ixgbe_ring *rx_ring,
f800326d 1917 struct ixgbe_rx_buffer *rx_buffer,
0549ae20
AD		 1918 union ixgbe_adv_rx_desc *rx_desc,
1919 struct sk_buff *skb)
f800326d 1920{
0549ae20
AD		 1921 struct page *page = rx_buffer->page;
1922 unsigned int size = le16_to_cpu(rx_desc->wb.upper.length);
09816fbe 1923#if (PAGE_SIZE < 8192)
0549ae20 1924 unsigned int truesize = ixgbe_rx_bufsz(rx_ring);
09816fbe
AD		 1925#else
1926 unsigned int truesize = ALIGN(size, L1_CACHE_BYTES);
1927 unsigned int last_offset = ixgbe_rx_pg_size(rx_ring) -
1928 ixgbe_rx_bufsz(rx_ring);
1929#endif
0549ae20 1930
cf3fe7ac
AD		 1931 if ((size <= IXGBE_RX_HDR_SIZE) && !skb_is_nonlinear(skb)) {
1932 unsigned char *va = page_address(page) + rx_buffer->page_offset;
1933
1934 memcpy(__skb_put(skb, size), va, ALIGN(size, sizeof(long)));
1935
1936 /* we can reuse buffer as-is, just make sure it is local */
1937 if (likely(page_to_nid(page) == numa_node_id()))
1938 return true;
1939
1940 /* this page cannot be reused so discard it */
1941 put_page(page);
1942 return false;
1943 }
1944
0549ae20
AD		 1945 skb_add_rx_frag(skb, skb_shinfo(skb)->nr_frags, page,
1946 rx_buffer->page_offset, size, truesize);
1947
09816fbe
AD		 1948 /* avoid re-using remote pages */
1949 if (unlikely(page_to_nid(page) != numa_node_id()))
1950 return false;
1951
1952#if (PAGE_SIZE < 8192)
1953 /* if we are only owner of page we can reuse it */
1954 if (unlikely(page_count(page) != 1))
0549ae20
AD		 1955 return false;
1956
1957 /* flip page offset to other buffer */
1958 rx_buffer->page_offset ^= truesize;
1959
09816fbe
AD		 1960 /*
1961 * since we are the only owner of the page and we need to
1962 * increment it, just set the value to 2 in order to avoid
1963 * an unecessary locked operation
1964 */
1965 atomic_set(&page->_count, 2);
1966#else
1967 /* move offset up to the next cache line */
1968 rx_buffer->page_offset += truesize;
1969
1970 if (rx_buffer->page_offset > last_offset)
1971 return false;
1972
0549ae20
AD		 1973 /* bump ref count on page before it is given to the stack */
1974 get_page(page);
09816fbe 1975#endif
0549ae20
AD		 1976
1977 return true;
f800326d
AD		 1978}
1979
18806c9e
AD		 1980static struct sk_buff *ixgbe_fetch_rx_buffer(struct ixgbe_ring *rx_ring,
1981 union ixgbe_adv_rx_desc *rx_desc)
1982{
1983 struct ixgbe_rx_buffer *rx_buffer;
1984 struct sk_buff *skb;
1985 struct page *page;
1986
1987 rx_buffer = &rx_ring->rx_buffer_info[rx_ring->next_to_clean];
1988 page = rx_buffer->page;
1989 prefetchw(page);
1990
1991 skb = rx_buffer->skb;
1992
1993 if (likely(!skb)) {
1994 void *page_addr = page_address(page) +
1995 rx_buffer->page_offset;
1996
1997 /* prefetch first cache line of first page */
1998 prefetch(page_addr);
1999#if L1_CACHE_BYTES < 128
2000 prefetch(page_addr + L1_CACHE_BYTES);
2001#endif
2002
2003 /* allocate a skb to store the frags */
2004 skb = netdev_alloc_skb_ip_align(rx_ring->netdev,
2005 IXGBE_RX_HDR_SIZE);
2006 if (unlikely(!skb)) {
2007 rx_ring->rx_stats.alloc_rx_buff_failed++;
2008 return NULL;
2009 }
2010
2011 /*
2012 * we will be copying header into skb->data in
2013 * pskb_may_pull so it is in our interest to prefetch
2014 * it now to avoid a possible cache miss
2015 */
2016 prefetchw(skb->data);
2017
2018 /*
2019 * Delay unmapping of the first packet. It carries the
2020 * header information, HW may still access the header
2021 * after the writeback. Only unmap it when EOP is
2022 * reached
2023 */
2024 if (likely(ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_EOP)))
2025 goto dma_sync;
2026
2027 IXGBE_CB(skb)->dma = rx_buffer->dma;
2028 } else {
2029 if (ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_EOP))
2030 ixgbe_dma_sync_frag(rx_ring, skb);
2031
2032dma_sync:
2033 /* we are reusing so sync this buffer for CPU use */
2034 dma_sync_single_range_for_cpu(rx_ring->dev,
2035 rx_buffer->dma,
2036 rx_buffer->page_offset,
2037 ixgbe_rx_bufsz(rx_ring),
2038 DMA_FROM_DEVICE);
2039 }
2040
2041 /* pull page into skb */
2042 if (ixgbe_add_rx_frag(rx_ring, rx_buffer, rx_desc, skb)) {
2043 /* hand second half of page back to the ring */
2044 ixgbe_reuse_rx_page(rx_ring, rx_buffer);
2045 } else if (IXGBE_CB(skb)->dma == rx_buffer->dma) {
2046 /* the page has been released from the ring */
2047 IXGBE_CB(skb)->page_released = true;
2048 } else {
2049 /* we are not reusing the buffer so unmap it */
2050 dma_unmap_page(rx_ring->dev, rx_buffer->dma,
2051 ixgbe_rx_pg_size(rx_ring),
2052 DMA_FROM_DEVICE);
2053 }
2054
2055 /* clear contents of buffer_info */
2056 rx_buffer->skb = NULL;
2057 rx_buffer->dma = 0;
2058 rx_buffer->page = NULL;
2059
2060 return skb;
f800326d
AD		 2061}
2062
2063/**
2064 * ixgbe_clean_rx_irq - Clean completed descriptors from Rx ring - bounce buf
2065 * @q_vector: structure containing interrupt and ring information
2066 * @rx_ring: rx descriptor ring to transact packets on
2067 * @budget: Total limit on number of packets to process
2068 *
2069 * This function provides a "bounce buffer" approach to Rx interrupt
2070 * processing. The advantage to this is that on systems that have
2071 * expensive overhead for IOMMU access this provides a means of avoiding
2072 * it by maintaining the mapping of the page to the syste.
2073 *
5a85e737 2074 * Returns amount of work completed
f800326d 2075 **/
5a85e737 2076static int ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector,
e8e9f696 2077 struct ixgbe_ring *rx_ring,
f4de00ed 2078 const int budget)
9a799d71 2079{
d2f4fbe2 2080 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
3f2d1c0f 2081#ifdef IXGBE_FCOE
f800326d 2082 struct ixgbe_adapter *adapter = q_vector->adapter;
4ffdf91a
MR		 2083 int ddp_bytes;
2084 unsigned int mss = 0;
3d8fd385 2085#endif /* IXGBE_FCOE */
f800326d 2086 u16 cleaned_count = ixgbe_desc_unused(rx_ring);
9a799d71 2087
fdabfc8a 2088 while (likely(total_rx_packets < budget)) {
f800326d
AD		 2089 union ixgbe_adv_rx_desc *rx_desc;
2090 struct sk_buff *skb;
f800326d
AD		 2091
2092 /* return some buffers to hardware, one at a time is too slow */
2093 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
2094 ixgbe_alloc_rx_buffers(rx_ring, cleaned_count);
2095 cleaned_count = 0;
2096 }
2097
18806c9e 2098 rx_desc = IXGBE_RX_DESC(rx_ring, rx_ring->next_to_clean);
f800326d
AD		 2099
2100 if (!ixgbe_test_staterr(rx_desc, IXGBE_RXD_STAT_DD))
2101 break;
9a799d71 2102
f800326d
AD		 2103 /*
2104 * This memory barrier is needed to keep us from reading
2105 * any other fields out of the rx_desc until we know the
2106 * RXD_STAT_DD bit is set
2107 */
2108 rmb();
9a799d71 2109
18806c9e
AD		 2110 /* retrieve a buffer from the ring */
2111 skb = ixgbe_fetch_rx_buffer(rx_ring, rx_desc);
f800326d 2112
18806c9e
AD		 2113 /* exit if we failed to retrieve a buffer */
2114 if (!skb)
2115 break;
9a799d71 2116
9a799d71 2117 cleaned_count++;
f8212f97 2118
f800326d
AD		 2119 /* place incomplete frames back on ring for completion */
2120 if (ixgbe_is_non_eop(rx_ring, rx_desc, skb))
2121 continue;
c267fc16 2122
f800326d
AD		 2123 /* verify the packet layout is correct */
2124 if (ixgbe_cleanup_headers(rx_ring, rx_desc, skb))
2125 continue;
9a799d71 2126
d2f4fbe2
AV		 2127 /* probably a little skewed due to removing CRC */
2128 total_rx_bytes += skb->len;
d2f4fbe2 2129
8a0da21b
AD		 2130 /* populate checksum, timestamp, VLAN, and protocol */
2131 ixgbe_process_skb_fields(rx_ring, rx_desc, skb);
2132
332d4a7d
YZ		 2133#ifdef IXGBE_FCOE
2134 /* if ddp, not passing to ULD unless for FCP_RSP or error */
57efd44c 2135 if (ixgbe_rx_is_fcoe(rx_ring, rx_desc)) {
f56e0cb1 2136 ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb);
4ffdf91a
MR		 2137 /* include DDPed FCoE data */
2138 if (ddp_bytes > 0) {
2139 if (!mss) {
2140 mss = rx_ring->netdev->mtu -
2141 sizeof(struct fcoe_hdr) -
2142 sizeof(struct fc_frame_header) -
2143 sizeof(struct fcoe_crc_eof);
2144 if (mss > 512)
2145 mss &= ~511;
2146 }
2147 total_rx_bytes += ddp_bytes;
2148 total_rx_packets += DIV_ROUND_UP(ddp_bytes,
2149 mss);
2150 }
63d635b2
AD		 2151 if (!ddp_bytes) {
2152 dev_kfree_skb_any(skb);
f800326d 2153 continue;
63d635b2 2154 }
3d8fd385 2155 }
f800326d 2156
332d4a7d 2157#endif /* IXGBE_FCOE */
8b80cda5 2158 skb_mark_napi_id(skb, &q_vector->napi);
8a0da21b 2159 ixgbe_rx_skb(q_vector, skb);
9a799d71 2160
f800326d 2161 /* update budget accounting */
f4de00ed 2162 total_rx_packets++;
fdabfc8a 2163 }
9a799d71 2164
c267fc16
AD		 2165 u64_stats_update_begin(&rx_ring->syncp);
2166 rx_ring->stats.packets += total_rx_packets;
2167 rx_ring->stats.bytes += total_rx_bytes;
2168 u64_stats_update_end(&rx_ring->syncp);
bd198058
AD		 2169 q_vector->rx.total_packets += total_rx_packets;
2170 q_vector->rx.total_bytes += total_rx_bytes;
4ff7fb12 2171
f800326d
AD		 2172 if (cleaned_count)
2173 ixgbe_alloc_rx_buffers(rx_ring, cleaned_count);
2174
5a85e737 2175 return total_rx_packets;
9a799d71
AK		 2176}
2177
e0d1095a 2178#ifdef CONFIG_NET_RX_BUSY_POLL
5a85e737
ET		 2179/* must be called with local_bh_disable()d */
2180static int ixgbe_low_latency_recv(struct napi_struct *napi)
2181{
2182 struct ixgbe_q_vector *q_vector =
2183 container_of(napi, struct ixgbe_q_vector, napi);
2184 struct ixgbe_adapter *adapter = q_vector->adapter;
2185 struct ixgbe_ring *ring;
2186 int found = 0;
2187
2188 if (test_bit(__IXGBE_DOWN, &adapter->state))
2189 return LL_FLUSH_FAILED;
2190
2191 if (!ixgbe_qv_lock_poll(q_vector))
2192 return LL_FLUSH_BUSY;
2193
2194 ixgbe_for_each_ring(ring, q_vector->rx) {
2195 found = ixgbe_clean_rx_irq(q_vector, ring, 4);
b4640030 2196#ifdef BP_EXTENDED_STATS
7e15b90f
ET		 2197 if (found)
2198 ring->stats.cleaned += found;
2199 else
2200 ring->stats.misses++;
2201#endif
5a85e737
ET		 2202 if (found)
2203 break;
2204 }
2205
2206 ixgbe_qv_unlock_poll(q_vector);
2207
2208 return found;
2209}
e0d1095a 2210#endif /* CONFIG_NET_RX_BUSY_POLL */
5a85e737 2211
9a799d71
AK		 2212/**
2213 * ixgbe_configure_msix - Configure MSI-X hardware
2214 * @adapter: board private structure
2215 *
2216 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
2217 * interrupts.
2218 **/
2219static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
2220{
021230d4 2221 struct ixgbe_q_vector *q_vector;
49c7ffbe 2222 int v_idx;
021230d4 2223 u32 mask;
9a799d71 2224
8e34d1aa
AD		 2225 /* Populate MSIX to EITR Select */
2226 if (adapter->num_vfs > 32) {
2227 u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1;
2228 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel);
2229 }
2230
4df10466
JB		 2231 /*
2232 * Populate the IVAR table and set the ITR values to the
021230d4
AV		 2233 * corresponding register.
2234 */
49c7ffbe 2235 for (v_idx = 0; v_idx < adapter->num_q_vectors; v_idx++) {
efe3d3c8 2236 struct ixgbe_ring *ring;
7a921c93 2237 q_vector = adapter->q_vector[v_idx];
021230d4 2238
a557928e 2239 ixgbe_for_each_ring(ring, q_vector->rx)
efe3d3c8
AD		 2240 ixgbe_set_ivar(adapter, 0, ring->reg_idx, v_idx);
2241
a557928e 2242 ixgbe_for_each_ring(ring, q_vector->tx)
efe3d3c8
AD		 2243 ixgbe_set_ivar(adapter, 1, ring->reg_idx, v_idx);
2244
fe49f04a 2245 ixgbe_write_eitr(q_vector);
9a799d71
AK		 2246 }
2247
bd508178
AD		 2248 switch (adapter->hw.mac.type) {
2249 case ixgbe_mac_82598EB:
e8e26350 2250 ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
e8e9f696 2251 v_idx);
bd508178
AD		 2252 break;
2253 case ixgbe_mac_82599EB:
b93a2226 2254 case ixgbe_mac_X540:
e8e26350 2255 ixgbe_set_ivar(adapter, -1, 1, v_idx);
bd508178 2256 break;
bd508178
AD		 2257 default:
2258 break;
2259 }
021230d4
AV		 2260 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
2261
41fb9248 2262 /* set up to autoclear timer, and the vectors */
021230d4 2263 mask = IXGBE_EIMS_ENABLE_MASK;
d5bf4f67
ET		 2264 mask &= ~(IXGBE_EIMS_OTHER |
2265 IXGBE_EIMS_MAILBOX |
2266 IXGBE_EIMS_LSC);
2267
021230d4 2268 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 2269}
2270
f494e8fa
AV		 2271enum latency_range {
2272 lowest_latency = 0,
2273 low_latency = 1,
2274 bulk_latency = 2,
2275 latency_invalid = 255
2276};
2277
2278/**
2279 * ixgbe_update_itr - update the dynamic ITR value based on statistics
bd198058
AD		 2280 * @q_vector: structure containing interrupt and ring information
2281 * @ring_container: structure containing ring performance data
f494e8fa
AV		 2282 *
2283 * Stores a new ITR value based on packets and byte
2284 * counts during the last interrupt. The advantage of per interrupt
2285 * computation is faster updates and more accurate ITR for the current
2286 * traffic pattern. Constants in this function were computed
2287 * based on theoretical maximum wire speed and thresholds were set based
2288 * on testing data as well as attempting to minimize response time
2289 * while increasing bulk throughput.
2290 * this functionality is controlled by the InterruptThrottleRate module
2291 * parameter (see ixgbe_param.c)
2292 **/
bd198058
AD		 2293static void ixgbe_update_itr(struct ixgbe_q_vector *q_vector,
2294 struct ixgbe_ring_container *ring_container)
f494e8fa 2295{
bd198058
AD		 2296 int bytes = ring_container->total_bytes;
2297 int packets = ring_container->total_packets;
2298 u32 timepassed_us;
621bd70e 2299 u64 bytes_perint;
bd198058 2300 u8 itr_setting = ring_container->itr;
f494e8fa
AV		 2301
2302 if (packets == 0)
bd198058 2303 return;
f494e8fa
AV		 2304
2305 /* simple throttlerate management
621bd70e
AD		 2306 * 0-10MB/s lowest (100000 ints/s)
2307 * 10-20MB/s low (20000 ints/s)
2308 * 20-1249MB/s bulk (8000 ints/s)
f494e8fa
AV		 2309 */
2310 /* what was last interrupt timeslice? */
d5bf4f67 2311 timepassed_us = q_vector->itr >> 2;
bdbeefe8
DS		 2312 if (timepassed_us == 0)
2313 return;
2314
f494e8fa
AV		 2315 bytes_perint = bytes / timepassed_us; /* bytes/usec */
2316
2317 switch (itr_setting) {
2318 case lowest_latency:
621bd70e 2319 if (bytes_perint > 10)
bd198058 2320 itr_setting = low_latency;
f494e8fa
AV		 2321 break;
2322 case low_latency:
621bd70e 2323 if (bytes_perint > 20)
bd198058 2324 itr_setting = bulk_latency;
621bd70e 2325 else if (bytes_perint <= 10)
bd198058 2326 itr_setting = lowest_latency;
f494e8fa
AV		 2327 break;
2328 case bulk_latency:
621bd70e 2329 if (bytes_perint <= 20)
bd198058 2330 itr_setting = low_latency;
f494e8fa
AV		 2331 break;
2332 }
2333
bd198058
AD		 2334 /* clear work counters since we have the values we need */
2335 ring_container->total_bytes = 0;
2336 ring_container->total_packets = 0;
2337
2338 /* write updated itr to ring container */
2339 ring_container->itr = itr_setting;
f494e8fa
AV		 2340}
2341
509ee935
JB		 2342/**
2343 * ixgbe_write_eitr - write EITR register in hardware specific way
fe49f04a 2344 * @q_vector: structure containing interrupt and ring information
509ee935
JB		 2345 *
2346 * This function is made to be called by ethtool and by the driver
2347 * when it needs to update EITR registers at runtime. Hardware
2348 * specific quirks/differences are taken care of here.
2349 */
fe49f04a 2350void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector)
509ee935 2351{
fe49f04a 2352 struct ixgbe_adapter *adapter = q_vector->adapter;
509ee935 2353 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 2354 int v_idx = q_vector->v_idx;
5d967eb7 2355 u32 itr_reg = q_vector->itr & IXGBE_MAX_EITR;
fe49f04a 2356
bd508178
AD		 2357 switch (adapter->hw.mac.type) {
2358 case ixgbe_mac_82598EB:
509ee935
JB		 2359 /* must write high and low 16 bits to reset counter */
2360 itr_reg |= (itr_reg << 16);
bd508178
AD		 2361 break;
2362 case ixgbe_mac_82599EB:
b93a2226 2363 case ixgbe_mac_X540:
509ee935
JB		 2364 /*
2365 * set the WDIS bit to not clear the timer bits and cause an
2366 * immediate assertion of the interrupt
2367 */
2368 itr_reg |= IXGBE_EITR_CNT_WDIS;
bd508178
AD		 2369 break;
2370 default:
2371 break;
509ee935
JB		 2372 }
2373 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg);
2374}
2375
bd198058 2376static void ixgbe_set_itr(struct ixgbe_q_vector *q_vector)
f494e8fa 2377{
d5bf4f67 2378 u32 new_itr = q_vector->itr;
bd198058 2379 u8 current_itr;
f494e8fa 2380
bd198058
AD		 2381 ixgbe_update_itr(q_vector, &q_vector->tx);
2382 ixgbe_update_itr(q_vector, &q_vector->rx);
f494e8fa 2383
08c8833b 2384 current_itr = max(q_vector->rx.itr, q_vector->tx.itr);
f494e8fa
AV		 2385
2386 switch (current_itr) {
2387 /* counts and packets in update_itr are dependent on these numbers */
2388 case lowest_latency:
d5bf4f67 2389 new_itr = IXGBE_100K_ITR;
f494e8fa
AV		 2390 break;
2391 case low_latency:
d5bf4f67 2392 new_itr = IXGBE_20K_ITR;
f494e8fa
AV		 2393 break;
2394 case bulk_latency:
d5bf4f67 2395 new_itr = IXGBE_8K_ITR;
f494e8fa 2396 break;
bd198058
AD		 2397 default:
2398 break;
f494e8fa
AV		 2399 }
2400
d5bf4f67 2401 if (new_itr != q_vector->itr) {
fe49f04a 2402 /* do an exponential smoothing */
d5bf4f67
ET		 2403 new_itr = (10 * new_itr * q_vector->itr) /
2404 ((9 * new_itr) + q_vector->itr);
509ee935 2405
bd198058 2406 /* save the algorithm value here */
5d967eb7 2407 q_vector->itr = new_itr;
fe49f04a
AD		 2408
2409 ixgbe_write_eitr(q_vector);
f494e8fa 2410 }
f494e8fa
AV		 2411}
2412
119fc60a 2413/**
de88eeeb 2414 * ixgbe_check_overtemp_subtask - check for over temperature
f0f9778d 2415 * @adapter: pointer to adapter
119fc60a 2416 **/
f0f9778d 2417static void ixgbe_check_overtemp_subtask(struct ixgbe_adapter *adapter)
119fc60a 2418{
119fc60a
MC		 2419 struct ixgbe_hw *hw = &adapter->hw;
2420 u32 eicr = adapter->interrupt_event;
2421
f0f9778d 2422 if (test_bit(__IXGBE_DOWN, &adapter->state))
7ca647bd
JP		 2423 return;
2424
f0f9778d
AD		 2425 if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
2426 !(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_EVENT))
2427 return;
2428
2429 adapter->flags2 &= ~IXGBE_FLAG2_TEMP_SENSOR_EVENT;
2430
7ca647bd 2431 switch (hw->device_id) {
f0f9778d
AD		 2432 case IXGBE_DEV_ID_82599_T3_LOM:
2433 /*
2434 * Since the warning interrupt is for both ports
2435 * we don't have to check if:
2436 * - This interrupt wasn't for our port.
2437 * - We may have missed the interrupt so always have to
2438 * check if we got a LSC
2439 */
2440 if (!(eicr & IXGBE_EICR_GPI_SDP0) &&
2441 !(eicr & IXGBE_EICR_LSC))
2442 return;
2443
2444 if (!(eicr & IXGBE_EICR_LSC) && hw->mac.ops.check_link) {
3d292265 2445 u32 speed;
f0f9778d 2446 bool link_up = false;
7ca647bd 2447
3d292265 2448 hw->mac.ops.check_link(hw, &speed, &link_up, false);
7ca647bd 2449
f0f9778d
AD		 2450 if (link_up)
2451 return;
2452 }
2453
2454 /* Check if this is not due to overtemp */
2455 if (hw->phy.ops.check_overtemp(hw) != IXGBE_ERR_OVERTEMP)
2456 return;
2457
2458 break;
7ca647bd
JP		 2459 default:
2460 if (!(eicr & IXGBE_EICR_GPI_SDP0))
119fc60a 2461 return;
7ca647bd 2462 break;
119fc60a 2463 }
7ca647bd
JP		 2464 e_crit(drv,
2465 "Network adapter has been stopped because it has over heated. "
2466 "Restart the computer. If the problem persists, "
2467 "power off the system and replace the adapter\n");
f0f9778d
AD		 2468
2469 adapter->interrupt_event = 0;
119fc60a
MC		 2470}
2471
0befdb3e
JB		 2472static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
2473{
2474 struct ixgbe_hw *hw = &adapter->hw;
2475
2476 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
2477 (eicr & IXGBE_EICR_GPI_SDP1)) {
396e799c 2478 e_crit(probe, "Fan has stopped, replace the adapter\n");
0befdb3e
JB		 2479 /* write to clear the interrupt */
2480 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
2481 }
2482}
cf8280ee 2483
4f51bf70
JK		 2484static void ixgbe_check_overtemp_event(struct ixgbe_adapter *adapter, u32 eicr)
2485{
2486 if (!(adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE))
2487 return;
2488
2489 switch (adapter->hw.mac.type) {
2490 case ixgbe_mac_82599EB:
2491 /*
2492 * Need to check link state so complete overtemp check
2493 * on service task
2494 */
2495 if (((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)) &&
2496 (!test_bit(__IXGBE_DOWN, &adapter->state))) {
2497 adapter->interrupt_event = eicr;
2498 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_EVENT;
2499 ixgbe_service_event_schedule(adapter);
2500 return;
2501 }
2502 return;
2503 case ixgbe_mac_X540:
2504 if (!(eicr & IXGBE_EICR_TS))
2505 return;
2506 break;
2507 default:
2508 return;
2509 }
2510
2511 e_crit(drv,
2512 "Network adapter has been stopped because it has over heated. "
2513 "Restart the computer. If the problem persists, "
2514 "power off the system and replace the adapter\n");
2515}
2516
e8e26350
PW		 2517static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr)
2518{
2519 struct ixgbe_hw *hw = &adapter->hw;
2520
73c4b7cd
AD		 2521 if (eicr & IXGBE_EICR_GPI_SDP2) {
2522 /* Clear the interrupt */
2523 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2);
7086400d
AD		 2524 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
2525 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
2526 ixgbe_service_event_schedule(adapter);
2527 }
73c4b7cd
AD		 2528 }
2529
e8e26350
PW		 2530 if (eicr & IXGBE_EICR_GPI_SDP1) {
2531 /* Clear the interrupt */
2532 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
7086400d
AD		 2533 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
2534 adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
2535 ixgbe_service_event_schedule(adapter);
2536 }
e8e26350
PW		 2537 }
2538}
2539
cf8280ee
JB		 2540static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
2541{
2542 struct ixgbe_hw *hw = &adapter->hw;
2543
2544 adapter->lsc_int++;
2545 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
2546 adapter->link_check_timeout = jiffies;
2547 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
2548 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
8a0717f3 2549 IXGBE_WRITE_FLUSH(hw);
93c52dd0 2550 ixgbe_service_event_schedule(adapter);
cf8280ee
JB		 2551 }
2552}
2553
fe49f04a
AD		 2554static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter,
2555 u64 qmask)
2556{
2557 u32 mask;
bd508178 2558 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 2559
bd508178
AD		 2560 switch (hw->mac.type) {
2561 case ixgbe_mac_82598EB:
fe49f04a 2562 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
bd508178
AD		 2563 IXGBE_WRITE_REG(hw, IXGBE_EIMS, mask);
2564 break;
2565 case ixgbe_mac_82599EB:
b93a2226 2566 case ixgbe_mac_X540:
fe49f04a 2567 mask = (qmask & 0xFFFFFFFF);
bd508178
AD		 2568 if (mask)
2569 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(0), mask);
fe49f04a 2570 mask = (qmask >> 32);
bd508178
AD		 2571 if (mask)
2572 IXGBE_WRITE_REG(hw, IXGBE_EIMS_EX(1), mask);
2573 break;
2574 default:
2575 break;
fe49f04a
AD		 2576 }
2577 /* skip the flush */
2578}
2579
2580static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter,
e8e9f696 2581 u64 qmask)
fe49f04a
AD		 2582{
2583 u32 mask;
bd508178 2584 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 2585
bd508178
AD		 2586 switch (hw->mac.type) {
2587 case ixgbe_mac_82598EB:
fe49f04a 2588 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
bd508178
AD		 2589 IXGBE_WRITE_REG(hw, IXGBE_EIMC, mask);
2590 break;
2591 case ixgbe_mac_82599EB:
b93a2226 2592 case ixgbe_mac_X540:
fe49f04a 2593 mask = (qmask & 0xFFFFFFFF);
bd508178
AD		 2594 if (mask)
2595 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(0), mask);
fe49f04a 2596 mask = (qmask >> 32);
bd508178
AD		 2597 if (mask)
2598 IXGBE_WRITE_REG(hw, IXGBE_EIMC_EX(1), mask);
2599 break;
2600 default:
2601 break;
fe49f04a
AD		 2602 }
2603 /* skip the flush */
2604}
2605
021230d4 2606/**
2c4af694
AD		 2607 * ixgbe_irq_enable - Enable default interrupt generation settings
2608 * @adapter: board private structure
021230d4 2609 **/
2c4af694
AD		 2610static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter, bool queues,
2611 bool flush)
9a799d71 2612{
2c4af694 2613 u32 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE);
9a799d71 2614
2c4af694
AD		 2615 /* don't reenable LSC while waiting for link */
2616 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)
2617 mask &= ~IXGBE_EIMS_LSC;
9a799d71 2618
2c4af694 2619 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
4f51bf70
JK		 2620 switch (adapter->hw.mac.type) {
2621 case ixgbe_mac_82599EB:
2622 mask |= IXGBE_EIMS_GPI_SDP0;
2623 break;
2624 case ixgbe_mac_X540:
2625 mask |= IXGBE_EIMS_TS;
2626 break;
2627 default:
2628 break;
2629 }
2c4af694
AD		 2630 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
2631 mask |= IXGBE_EIMS_GPI_SDP1;
2632 switch (adapter->hw.mac.type) {
2633 case ixgbe_mac_82599EB:
2c4af694
AD		 2634 mask |= IXGBE_EIMS_GPI_SDP1;
2635 mask |= IXGBE_EIMS_GPI_SDP2;
858bc081
DS		 2636 case ixgbe_mac_X540:
2637 mask |= IXGBE_EIMS_ECC;
2c4af694
AD		 2638 mask |= IXGBE_EIMS_MAILBOX;
2639 break;
2640 default:
2641 break;
9a799d71 2642 }
db0677fa 2643
db0677fa
JK		 2644 if (adapter->hw.mac.type == ixgbe_mac_X540)
2645 mask |= IXGBE_EIMS_TIMESYNC;
db0677fa 2646
2c4af694
AD		 2647 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) &&
2648 !(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT))
2649 mask |= IXGBE_EIMS_FLOW_DIR;
9a799d71 2650
2c4af694
AD		 2651 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
2652 if (queues)
2653 ixgbe_irq_enable_queues(adapter, ~0);
2654 if (flush)
2655 IXGBE_WRITE_FLUSH(&adapter->hw);
9a799d71
AK		 2656}
2657
2c4af694 2658static irqreturn_t ixgbe_msix_other(int irq, void *data)
f0848276 2659{
a65151ba 2660 struct ixgbe_adapter *adapter = data;
9a799d71 2661 struct ixgbe_hw *hw = &adapter->hw;
54037505 2662 u32 eicr;
91281fd3 2663
54037505
DS		 2664 /*
2665 * Workaround for Silicon errata. Use clear-by-write instead
2666 * of clear-by-read. Reading with EICS will return the
2667 * interrupt causes without clearing, which later be done
2668 * with the write to EICR.
2669 */
2670 eicr = IXGBE_READ_REG(hw, IXGBE_EICS);
d87d8307
JK		 2671
2672 /* The lower 16bits of the EICR register are for the queue interrupts
2673 * which should be masked here in order to not accidently clear them if
2674 * the bits are high when ixgbe_msix_other is called. There is a race
2675 * condition otherwise which results in possible performance loss
2676 * especially if the ixgbe_msix_other interrupt is triggering
2677 * consistently (as it would when PPS is turned on for the X540 device)
2678 */
2679 eicr &= 0xFFFF0000;
2680
54037505 2681 IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr);
33cf09c9 2682
cf8280ee
JB		 2683 if (eicr & IXGBE_EICR_LSC)
2684 ixgbe_check_lsc(adapter);
f0848276 2685
1cdd1ec8
GR		 2686 if (eicr & IXGBE_EICR_MAILBOX)
2687 ixgbe_msg_task(adapter);
efe3d3c8 2688
bd508178
AD		 2689 switch (hw->mac.type) {
2690 case ixgbe_mac_82599EB:
b93a2226 2691 case ixgbe_mac_X540:
d773ce2d
DS		 2692 if (eicr & IXGBE_EICR_ECC) {
2693 e_info(link, "Received ECC Err, initiating reset\n");
2694 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
2695 ixgbe_service_event_schedule(adapter);
2696 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_ECC);
2697 }
c4cf55e5
PWJ		 2698 /* Handle Flow Director Full threshold interrupt */
2699 if (eicr & IXGBE_EICR_FLOW_DIR) {
d034acf1 2700 int reinit_count = 0;
c4cf55e5 2701 int i;
c4cf55e5 2702 for (i = 0; i < adapter->num_tx_queues; i++) {
d034acf1 2703 struct ixgbe_ring *ring = adapter->tx_ring[i];
7d637bcc 2704 if (test_and_clear_bit(__IXGBE_TX_FDIR_INIT_DONE,
d034acf1
AD		 2705 &ring->state))
2706 reinit_count++;
2707 }
2708 if (reinit_count) {
2709 /* no more flow director interrupts until after init */
2710 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_FLOW_DIR);
d034acf1
AD		 2711 adapter->flags2 |= IXGBE_FLAG2_FDIR_REQUIRES_REINIT;
2712 ixgbe_service_event_schedule(adapter);
c4cf55e5
PWJ		 2713 }
2714 }
f0f9778d 2715 ixgbe_check_sfp_event(adapter, eicr);
4f51bf70 2716 ixgbe_check_overtemp_event(adapter, eicr);
bd508178
AD		 2717 break;
2718 default:
2719 break;
c4cf55e5 2720 }
f0848276 2721
bd508178 2722 ixgbe_check_fan_failure(adapter, eicr);
db0677fa 2723
db0677fa
JK		 2724 if (unlikely(eicr & IXGBE_EICR_TIMESYNC))
2725 ixgbe_ptp_check_pps_event(adapter, eicr);
efe3d3c8 2726
7086400d 2727 /* re-enable the original interrupt state, no lsc, no queues */
d4f80882 2728 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2c4af694 2729 ixgbe_irq_enable(adapter, false, false);
f0848276 2730
9a799d71 2731 return IRQ_HANDLED;
f0848276 2732}
91281fd3 2733
4ff7fb12 2734static irqreturn_t ixgbe_msix_clean_rings(int irq, void *data)
91281fd3 2735{
021230d4 2736 struct ixgbe_q_vector *q_vector = data;
91281fd3 2737
9b471446 2738 /* EIAM disabled interrupts (on this vector) for us */
91281fd3 2739
4ff7fb12
AD		 2740 if (q_vector->rx.ring || q_vector->tx.ring)
2741 napi_schedule(&q_vector->napi);
91281fd3 2742
9a799d71 2743 return IRQ_HANDLED;
91281fd3
AD		 2744}
2745
eb01b975
AD		 2746/**
2747 * ixgbe_poll - NAPI Rx polling callback
2748 * @napi: structure for representing this polling device
2749 * @budget: how many packets driver is allowed to clean
2750 *
2751 * This function is used for legacy and MSI, NAPI mode
2752 **/
8af3c33f 2753int ixgbe_poll(struct napi_struct *napi, int budget)
eb01b975
AD		 2754{
2755 struct ixgbe_q_vector *q_vector =
2756 container_of(napi, struct ixgbe_q_vector, napi);
2757 struct ixgbe_adapter *adapter = q_vector->adapter;
2758 struct ixgbe_ring *ring;
2759 int per_ring_budget;
2760 bool clean_complete = true;
2761
2762#ifdef CONFIG_IXGBE_DCA
2763 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
2764 ixgbe_update_dca(q_vector);
2765#endif
2766
2767 ixgbe_for_each_ring(ring, q_vector->tx)
2768 clean_complete &= !!ixgbe_clean_tx_irq(q_vector, ring);
2769
5a85e737
ET		 2770 if (!ixgbe_qv_lock_napi(q_vector))
2771 return budget;
2772
eb01b975
AD		 2773 /* attempt to distribute budget to each queue fairly, but don't allow
2774 * the budget to go below 1 because we'll exit polling */
2775 if (q_vector->rx.count > 1)
2776 per_ring_budget = max(budget/q_vector->rx.count, 1);
2777 else
2778 per_ring_budget = budget;
2779
2780 ixgbe_for_each_ring(ring, q_vector->rx)
5a85e737
ET		 2781 clean_complete &= (ixgbe_clean_rx_irq(q_vector, ring,
2782 per_ring_budget) < per_ring_budget);
eb01b975 2783
5a85e737 2784 ixgbe_qv_unlock_napi(q_vector);
eb01b975
AD		 2785 /* If all work not completed, return budget and keep polling */
2786 if (!clean_complete)
2787 return budget;
2788
2789 /* all work done, exit the polling mode */
2790 napi_complete(napi);
2791 if (adapter->rx_itr_setting & 1)
2792 ixgbe_set_itr(q_vector);
2793 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2794 ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx));
2795
2796 return 0;
2797}
2798
021230d4
AV		 2799/**
2800 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
2801 * @adapter: board private structure
2802 *
2803 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
2804 * interrupts from the kernel.
2805 **/
2806static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
2807{
2808 struct net_device *netdev = adapter->netdev;
207867f5 2809 int vector, err;
e8e9f696 2810 int ri = 0, ti = 0;
021230d4 2811
49c7ffbe 2812 for (vector = 0; vector < adapter->num_q_vectors; vector++) {
d0759ebb 2813 struct ixgbe_q_vector *q_vector = adapter->q_vector[vector];
207867f5 2814 struct msix_entry *entry = &adapter->msix_entries[vector];
cb13fc20 2815
4ff7fb12 2816 if (q_vector->tx.ring && q_vector->rx.ring) {
9fe93afd 2817 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12
AD		 2818 "%s-%s-%d", netdev->name, "TxRx", ri++);
2819 ti++;
2820 } else if (q_vector->rx.ring) {
9fe93afd 2821 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12
AD		 2822 "%s-%s-%d", netdev->name, "rx", ri++);
2823 } else if (q_vector->tx.ring) {
9fe93afd 2824 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
4ff7fb12 2825 "%s-%s-%d", netdev->name, "tx", ti++);
d0759ebb
AD		 2826 } else {
2827 /* skip this unused q_vector */
2828 continue;
32aa77a4 2829 }
207867f5
AD		 2830 err = request_irq(entry->vector, &ixgbe_msix_clean_rings, 0,
2831 q_vector->name, q_vector);
9a799d71 2832 if (err) {
396e799c 2833 e_err(probe, "request_irq failed for MSIX interrupt "
849c4542 2834 "Error: %d\n", err);
021230d4 2835 goto free_queue_irqs;
9a799d71 2836 }
207867f5
AD		 2837 /* If Flow Director is enabled, set interrupt affinity */
2838 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
2839 /* assign the mask for this irq */
2840 irq_set_affinity_hint(entry->vector,
de88eeeb 2841 &q_vector->affinity_mask);
207867f5 2842 }
9a799d71
AK		 2843 }
2844
021230d4 2845 err = request_irq(adapter->msix_entries[vector].vector,
2c4af694 2846 ixgbe_msix_other, 0, netdev->name, adapter);
9a799d71 2847 if (err) {
de88eeeb 2848 e_err(probe, "request_irq for msix_other failed: %d\n", err);
021230d4 2849 goto free_queue_irqs;
9a799d71
AK		 2850 }
2851
9a799d71
AK		 2852 return 0;
2853
021230d4 2854free_queue_irqs:
207867f5
AD		 2855 while (vector) {
2856 vector--;
2857 irq_set_affinity_hint(adapter->msix_entries[vector].vector,
2858 NULL);
2859 free_irq(adapter->msix_entries[vector].vector,
2860 adapter->q_vector[vector]);
2861 }
021230d4
AV		 2862 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2863 pci_disable_msix(adapter->pdev);
9a799d71
AK		 2864 kfree(adapter->msix_entries);
2865 adapter->msix_entries = NULL;
9a799d71
AK		 2866 return err;
2867}
2868
2869/**
021230d4 2870 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 2871 * @irq: interrupt number
2872 * @data: pointer to a network interface device structure
9a799d71
AK		 2873 **/
2874static irqreturn_t ixgbe_intr(int irq, void *data)
2875{
a65151ba 2876 struct ixgbe_adapter *adapter = data;
9a799d71 2877 struct ixgbe_hw *hw = &adapter->hw;
7a921c93 2878 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71
AK		 2879 u32 eicr;
2880
54037505 2881 /*
24ddd967 2882 * Workaround for silicon errata #26 on 82598. Mask the interrupt
54037505
DS		 2883 * before the read of EICR.
2884 */
2885 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
2886
021230d4 2887 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
52f33af8 2888 * therefore no explicit interrupt disable is necessary */
021230d4 2889 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e 2890 if (!eicr) {
6af3b9eb
ET		 2891 /*
2892 * shared interrupt alert!
f47cf66e 2893 * make sure interrupts are enabled because the read will
6af3b9eb
ET		 2894 * have disabled interrupts due to EIAM
2895 * finish the workaround of silicon errata on 82598. Unmask
2896 * the interrupt that we masked before the EICR read.
2897 */
2898 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2899 ixgbe_irq_enable(adapter, true, true);
9a799d71 2900 return IRQ_NONE; /* Not our interrupt */
f47cf66e 2901 }
9a799d71 2902
cf8280ee
JB		 2903 if (eicr & IXGBE_EICR_LSC)
2904 ixgbe_check_lsc(adapter);
021230d4 2905
bd508178
AD		 2906 switch (hw->mac.type) {
2907 case ixgbe_mac_82599EB:
e8e26350 2908 ixgbe_check_sfp_event(adapter, eicr);
0ccb974d
DS		 2909 /* Fall through */
2910 case ixgbe_mac_X540:
d773ce2d
DS		 2911 if (eicr & IXGBE_EICR_ECC) {
2912 e_info(link, "Received ECC Err, initiating reset\n");
2913 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
2914 ixgbe_service_event_schedule(adapter);
2915 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_ECC);
2916 }
4f51bf70 2917 ixgbe_check_overtemp_event(adapter, eicr);
bd508178
AD		 2918 break;
2919 default:
2920 break;
2921 }
e8e26350 2922
0befdb3e 2923 ixgbe_check_fan_failure(adapter, eicr);
db0677fa
JK		 2924 if (unlikely(eicr & IXGBE_EICR_TIMESYNC))
2925 ixgbe_ptp_check_pps_event(adapter, eicr);
0befdb3e 2926
b9f6ed2b
AD		 2927 /* would disable interrupts here but EIAM disabled it */
2928 napi_schedule(&q_vector->napi);
9a799d71 2929
6af3b9eb
ET		 2930 /*
2931 * re-enable link(maybe) and non-queue interrupts, no flush.
2932 * ixgbe_poll will re-enable the queue interrupts
2933 */
6af3b9eb
ET		 2934 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2935 ixgbe_irq_enable(adapter, false, false);
2936
9a799d71
AK		 2937 return IRQ_HANDLED;
2938}
2939
2940/**
2941 * ixgbe_request_irq - initialize interrupts
2942 * @adapter: board private structure
2943 *
2944 * Attempts to configure interrupts using the best available
2945 * capabilities of the hardware and kernel.
2946 **/
021230d4 2947static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 2948{
2949 struct net_device *netdev = adapter->netdev;
021230d4 2950 int err;
9a799d71 2951
4cc6df29 2952 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
021230d4 2953 err = ixgbe_request_msix_irqs(adapter);
4cc6df29 2954 else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED)
a0607fd3 2955 err = request_irq(adapter->pdev->irq, ixgbe_intr, 0,
a65151ba 2956 netdev->name, adapter);
4cc6df29 2957 else
a0607fd3 2958 err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED,
a65151ba 2959 netdev->name, adapter);
9a799d71 2960
de88eeeb 2961 if (err)
396e799c 2962 e_err(probe, "request_irq failed, Error %d\n", err);
9a799d71 2963
9a799d71
AK		 2964 return err;
2965}
2966
2967static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
2968{
49c7ffbe 2969 int vector;
9a799d71 2970
49c7ffbe
AD		 2971 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
2972 free_irq(adapter->pdev->irq, adapter);
2973 return;
2974 }
4cc6df29 2975
49c7ffbe
AD		 2976 for (vector = 0; vector < adapter->num_q_vectors; vector++) {
2977 struct ixgbe_q_vector *q_vector = adapter->q_vector[vector];
2978 struct msix_entry *entry = &adapter->msix_entries[vector];
894ff7cf 2979
49c7ffbe
AD		 2980 /* free only the irqs that were actually requested */
2981 if (!q_vector->rx.ring && !q_vector->tx.ring)
2982 continue;
207867f5 2983
49c7ffbe
AD		 2984 /* clear the affinity_mask in the IRQ descriptor */
2985 irq_set_affinity_hint(entry->vector, NULL);
2986
2987 free_irq(entry->vector, q_vector);
9a799d71 2988 }
49c7ffbe
AD		 2989
2990 free_irq(adapter->msix_entries[vector++].vector, adapter);
9a799d71
AK		 2991}
2992
22d5a71b
JB		 2993/**
2994 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
2995 * @adapter: board private structure
2996 **/
2997static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
2998{
bd508178
AD		 2999 switch (adapter->hw.mac.type) {
3000 case ixgbe_mac_82598EB:
835462fc 3001 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
bd508178
AD		 3002 break;
3003 case ixgbe_mac_82599EB:
b93a2226 3004 case ixgbe_mac_X540:
835462fc
NS		 3005 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000);
3006 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0);
22d5a71b 3007 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0);
bd508178
AD		 3008 break;
3009 default:
3010 break;
22d5a71b
JB		 3011 }
3012 IXGBE_WRITE_FLUSH(&adapter->hw);
3013 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
49c7ffbe
AD		 3014 int vector;
3015
3016 for (vector = 0; vector < adapter->num_q_vectors; vector++)
3017 synchronize_irq(adapter->msix_entries[vector].vector);
3018
3019 synchronize_irq(adapter->msix_entries[vector++].vector);
22d5a71b
JB		 3020 } else {
3021 synchronize_irq(adapter->pdev->irq);
3022 }
3023}
3024
9a799d71
AK		 3025/**
3026 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
3027 *
3028 **/
3029static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
3030{
d5bf4f67 3031 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71 3032
d5bf4f67 3033 ixgbe_write_eitr(q_vector);
9a799d71 3034
e8e26350
PW		 3035 ixgbe_set_ivar(adapter, 0, 0, 0);
3036 ixgbe_set_ivar(adapter, 1, 0, 0);
021230d4 3037
396e799c 3038 e_info(hw, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 3039}
3040
43e69bf0
AD		 3041/**
3042 * ixgbe_configure_tx_ring - Configure 8259x Tx ring after Reset
3043 * @adapter: board private structure
3044 * @ring: structure containing ring specific data
3045 *
3046 * Configure the Tx descriptor ring after a reset.
3047 **/
84418e3b
AD		 3048void ixgbe_configure_tx_ring(struct ixgbe_adapter *adapter,
3049 struct ixgbe_ring *ring)
43e69bf0
AD		 3050{
3051 struct ixgbe_hw *hw = &adapter->hw;
3052 u64 tdba = ring->dma;
2f1860b8 3053 int wait_loop = 10;
b88c6de2 3054 u32 txdctl = IXGBE_TXDCTL_ENABLE;
bf29ee6c 3055 u8 reg_idx = ring->reg_idx;
43e69bf0 3056
2f1860b8 3057 /* disable queue to avoid issues while updating state */
b88c6de2 3058 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), 0);
2f1860b8
AD		 3059 IXGBE_WRITE_FLUSH(hw);
3060
43e69bf0 3061 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(reg_idx),
e8e9f696 3062 (tdba & DMA_BIT_MASK(32)));
43e69bf0
AD		 3063 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(reg_idx), (tdba >> 32));
3064 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(reg_idx),
3065 ring->count * sizeof(union ixgbe_adv_tx_desc));
3066 IXGBE_WRITE_REG(hw, IXGBE_TDH(reg_idx), 0);
3067 IXGBE_WRITE_REG(hw, IXGBE_TDT(reg_idx), 0);
2a1a091c 3068 ring->tail = adapter->io_addr + IXGBE_TDT(reg_idx);
43e69bf0 3069
b88c6de2
AD		 3070 /*
3071 * set WTHRESH to encourage burst writeback, it should not be set
67da097e
ET		 3072 * higher than 1 when:
3073 * - ITR is 0 as it could cause false TX hangs
3074 * - ITR is set to > 100k int/sec and BQL is enabled
b88c6de2
AD		 3075 *
3076 * In order to avoid issues WTHRESH + PTHRESH should always be equal
3077 * to or less than the number of on chip descriptors, which is
3078 * currently 40.
3079 */
67da097e
ET		 3080#if IS_ENABLED(CONFIG_BQL)
3081 if (!ring->q_vector || (ring->q_vector->itr < IXGBE_100K_ITR))
3082#else
e954b374 3083 if (!ring->q_vector || (ring->q_vector->itr < 8))
67da097e 3084#endif
b88c6de2
AD		 3085 txdctl |= (1 << 16); /* WTHRESH = 1 */
3086 else
3087 txdctl |= (8 << 16); /* WTHRESH = 8 */
3088
e954b374
AD		 3089 /*
3090 * Setting PTHRESH to 32 both improves performance
3091 * and avoids a TX hang with DFP enabled
3092 */
b88c6de2
AD		 3093 txdctl |= (1 << 8) | /* HTHRESH = 1 */
3094 32; /* PTHRESH = 32 */
2f1860b8
AD		 3095
3096 /* reinitialize flowdirector state */
39cb681b 3097 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
ee9e0f0b
AD		 3098 ring->atr_sample_rate = adapter->atr_sample_rate;
3099 ring->atr_count = 0;
3100 set_bit(__IXGBE_TX_FDIR_INIT_DONE, &ring->state);
3101 } else {
3102 ring->atr_sample_rate = 0;
3103 }
2f1860b8 3104
fd786b7b
AD		 3105 /* initialize XPS */
3106 if (!test_and_set_bit(__IXGBE_TX_XPS_INIT_DONE, &ring->state)) {
3107 struct ixgbe_q_vector *q_vector = ring->q_vector;
3108
3109 if (q_vector)
2a47fa45 3110 netif_set_xps_queue(ring->netdev,
fd786b7b
AD		 3111 &q_vector->affinity_mask,
3112 ring->queue_index);
3113 }
3114
c84d324c
JF		 3115 clear_bit(__IXGBE_HANG_CHECK_ARMED, &ring->state);
3116
2f1860b8 3117 /* enable queue */
2f1860b8
AD		 3118 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), txdctl);
3119
3120 /* TXDCTL.EN will return 0 on 82598 if link is down, so skip it */
3121 if (hw->mac.type == ixgbe_mac_82598EB &&
3122 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
3123 return;
3124
3125 /* poll to verify queue is enabled */
3126 do {
032b4325 3127 usleep_range(1000, 2000);
2f1860b8
AD		 3128 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx));
3129 } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
3130 if (!wait_loop)
3131 e_err(drv, "Could not enable Tx Queue %d\n", reg_idx);
43e69bf0
AD		 3132}
3133
120ff942
AD		 3134static void ixgbe_setup_mtqc(struct ixgbe_adapter *adapter)
3135{
3136 struct ixgbe_hw *hw = &adapter->hw;
671c0adb 3137 u32 rttdcs, mtqc;
8b1c0b24 3138 u8 tcs = netdev_get_num_tc(adapter->netdev);
120ff942
AD		 3139
3140 if (hw->mac.type == ixgbe_mac_82598EB)
3141 return;
3142
3143 /* disable the arbiter while setting MTQC */
3144 rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
3145 rttdcs |= IXGBE_RTTDCS_ARBDIS;
3146 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
3147
3148 /* set transmit pool layout */
671c0adb
AD		 3149 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3150 mtqc = IXGBE_MTQC_VT_ENA;
3151 if (tcs > 4)
3152 mtqc |= IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
3153 else if (tcs > 1)
3154 mtqc |= IXGBE_MTQC_RT_ENA | IXGBE_MTQC_4TC_4TQ;
3155 else if (adapter->ring_feature[RING_F_RSS].indices == 4)
3156 mtqc |= IXGBE_MTQC_32VF;
3157 else
3158 mtqc |= IXGBE_MTQC_64VF;
3159 } else {
3160 if (tcs > 4)
3161 mtqc = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ;
3162 else if (tcs > 1)
3163 mtqc = IXGBE_MTQC_RT_ENA | IXGBE_MTQC_4TC_4TQ;
8b1c0b24 3164 else
671c0adb
AD		 3165 mtqc = IXGBE_MTQC_64Q_1PB;
3166 }
120ff942 3167
671c0adb 3168 IXGBE_WRITE_REG(hw, IXGBE_MTQC, mtqc);
120ff942 3169
671c0adb
AD		 3170 /* Enable Security TX Buffer IFG for multiple pb */
3171 if (tcs) {
3172 u32 sectx = IXGBE_READ_REG(hw, IXGBE_SECTXMINIFG);
3173 sectx |= IXGBE_SECTX_DCB;
3174 IXGBE_WRITE_REG(hw, IXGBE_SECTXMINIFG, sectx);
120ff942
AD		 3175 }
3176
3177 /* re-enable the arbiter */
3178 rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
3179 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
3180}
3181
9a799d71 3182/**
3a581073 3183 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 3184 * @adapter: board private structure
3185 *
3186 * Configure the Tx unit of the MAC after a reset.
3187 **/
3188static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
3189{
2f1860b8
AD		 3190 struct ixgbe_hw *hw = &adapter->hw;
3191 u32 dmatxctl;
43e69bf0 3192 u32 i;
9a799d71 3193
2f1860b8
AD		 3194 ixgbe_setup_mtqc(adapter);
3195
3196 if (hw->mac.type != ixgbe_mac_82598EB) {
3197 /* DMATXCTL.EN must be before Tx queues are enabled */
3198 dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
3199 dmatxctl |= IXGBE_DMATXCTL_TE;
3200 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl);
3201 }
3202
9a799d71 3203 /* Setup the HW Tx Head and Tail descriptor pointers */
43e69bf0
AD		 3204 for (i = 0; i < adapter->num_tx_queues; i++)
3205 ixgbe_configure_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 3206}
3207
3ebe8fde
AD		 3208static void ixgbe_enable_rx_drop(struct ixgbe_adapter *adapter,
3209 struct ixgbe_ring *ring)
3210{
3211 struct ixgbe_hw *hw = &adapter->hw;
3212 u8 reg_idx = ring->reg_idx;
3213 u32 srrctl = IXGBE_READ_REG(hw, IXGBE_SRRCTL(reg_idx));
3214
3215 srrctl |= IXGBE_SRRCTL_DROP_EN;
3216
3217 IXGBE_WRITE_REG(hw, IXGBE_SRRCTL(reg_idx), srrctl);
3218}
3219
3220static void ixgbe_disable_rx_drop(struct ixgbe_adapter *adapter,
3221 struct ixgbe_ring *ring)
3222{
3223 struct ixgbe_hw *hw = &adapter->hw;
3224 u8 reg_idx = ring->reg_idx;
3225 u32 srrctl = IXGBE_READ_REG(hw, IXGBE_SRRCTL(reg_idx));
3226
3227 srrctl &= ~IXGBE_SRRCTL_DROP_EN;
3228
3229 IXGBE_WRITE_REG(hw, IXGBE_SRRCTL(reg_idx), srrctl);
3230}
3231
3232#ifdef CONFIG_IXGBE_DCB
3233void ixgbe_set_rx_drop_en(struct ixgbe_adapter *adapter)
3234#else
3235static void ixgbe_set_rx_drop_en(struct ixgbe_adapter *adapter)
3236#endif
3237{
3238 int i;
3239 bool pfc_en = adapter->dcb_cfg.pfc_mode_enable;
3240
3241 if (adapter->ixgbe_ieee_pfc)
3242 pfc_en |= !!(adapter->ixgbe_ieee_pfc->pfc_en);
3243
3244 /*
3245 * We should set the drop enable bit if:
3246 * SR-IOV is enabled
3247 * or
3248 * Number of Rx queues > 1 and flow control is disabled
3249 *
3250 * This allows us to avoid head of line blocking for security
3251 * and performance reasons.
3252 */
3253 if (adapter->num_vfs || (adapter->num_rx_queues > 1 &&
3254 !(adapter->hw.fc.current_mode & ixgbe_fc_tx_pause) && !pfc_en)) {
3255 for (i = 0; i < adapter->num_rx_queues; i++)
3256 ixgbe_enable_rx_drop(adapter, adapter->rx_ring[i]);
3257 } else {
3258 for (i = 0; i < adapter->num_rx_queues; i++)
3259 ixgbe_disable_rx_drop(adapter, adapter->rx_ring[i]);
3260 }
3261}
3262
e8e26350 3263#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
cc41ac7c 3264
a6616b42 3265static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter,
e8e9f696 3266 struct ixgbe_ring *rx_ring)
cc41ac7c 3267{
45e9baa5 3268 struct ixgbe_hw *hw = &adapter->hw;
cc41ac7c 3269 u32 srrctl;
bf29ee6c 3270 u8 reg_idx = rx_ring->reg_idx;
3be1adfb 3271
45e9baa5
AD		 3272 if (hw->mac.type == ixgbe_mac_82598EB) {
3273 u16 mask = adapter->ring_feature[RING_F_RSS].mask;
cc41ac7c 3274
45e9baa5
AD		 3275 /*
3276 * if VMDq is not active we must program one srrctl register
3277 * per RSS queue since we have enabled RDRXCTL.MVMEN
3278 */
3279 reg_idx &= mask;
3280 }
cc41ac7c 3281
45e9baa5
AD		 3282 /* configure header buffer length, needed for RSC */
3283 srrctl = IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT;
afafd5b0 3284
45e9baa5 3285 /* configure the packet buffer length */
f800326d 3286 srrctl |= ixgbe_rx_bufsz(rx_ring) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
45e9baa5
AD		 3287
3288 /* configure descriptor type */
f800326d 3289 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
e8e26350 3290
45e9baa5 3291 IXGBE_WRITE_REG(hw, IXGBE_SRRCTL(reg_idx), srrctl);
cc41ac7c 3292}
9a799d71 3293
05abb126 3294static void ixgbe_setup_mrqc(struct ixgbe_adapter *adapter)
0cefafad 3295{
05abb126
AD		 3296 struct ixgbe_hw *hw = &adapter->hw;
3297 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
e8e9f696
JP		 3298 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
3299 0x6A3E67EA, 0x14364D17, 0x3BED200D};
05abb126
AD		 3300 u32 mrqc = 0, reta = 0;
3301 u32 rxcsum;
3302 int i, j;
671c0adb
AD		 3303 u16 rss_i = adapter->ring_feature[RING_F_RSS].indices;
3304
671c0adb
AD		 3305 /*
3306 * Program table for at least 2 queues w/ SR-IOV so that VFs can
3307 * make full use of any rings they may have. We will use the
3308 * PSRTYPE register to control how many rings we use within the PF.
3309 */
3310 if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) && (rss_i < 2))
3311 rss_i = 2;
0cefafad 3312
05abb126
AD		 3313 /* Fill out hash function seeds */
3314 for (i = 0; i < 10; i++)
3315 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
3316
3317 /* Fill out redirection table */
3318 for (i = 0, j = 0; i < 128; i++, j++) {
671c0adb 3319 if (j == rss_i)
05abb126
AD		 3320 j = 0;
3321 /* reta = 4-byte sliding window of
3322 * 0x00..(indices-1)(indices-1)00..etc. */
3323 reta = (reta << 8) | (j * 0x11);
3324 if ((i & 3) == 3)
3325 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
3326 }
0cefafad 3327
05abb126
AD		 3328 /* Disable indicating checksum in descriptor, enables RSS hash */
3329 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
3330 rxcsum |= IXGBE_RXCSUM_PCSD;
3331 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
3332
671c0adb 3333 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
fbe7ca7f 3334 if (adapter->ring_feature[RING_F_RSS].mask)
671c0adb 3335 mrqc = IXGBE_MRQC_RSSEN;
8b1c0b24 3336 } else {
671c0adb
AD		 3337 u8 tcs = netdev_get_num_tc(adapter->netdev);
3338
3339 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3340 if (tcs > 4)
3341 mrqc = IXGBE_MRQC_VMDQRT8TCEN; /* 8 TCs */
3342 else if (tcs > 1)
3343 mrqc = IXGBE_MRQC_VMDQRT4TCEN; /* 4 TCs */
3344 else if (adapter->ring_feature[RING_F_RSS].indices == 4)
3345 mrqc = IXGBE_MRQC_VMDQRSS32EN;
8b1c0b24 3346 else
671c0adb
AD		 3347 mrqc = IXGBE_MRQC_VMDQRSS64EN;
3348 } else {
3349 if (tcs > 4)
8b1c0b24 3350 mrqc = IXGBE_MRQC_RTRSS8TCEN;
671c0adb
AD		 3351 else if (tcs > 1)
3352 mrqc = IXGBE_MRQC_RTRSS4TCEN;
3353 else
3354 mrqc = IXGBE_MRQC_RSSEN;
8b1c0b24 3355 }
0cefafad
JB		 3356 }
3357
05abb126 3358 /* Perform hash on these packet types */
671c0adb
AD		 3359 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4 |
3360 IXGBE_MRQC_RSS_FIELD_IPV4_TCP |
3361 IXGBE_MRQC_RSS_FIELD_IPV6 |
3362 IXGBE_MRQC_RSS_FIELD_IPV6_TCP;
05abb126 3363
ef6afc0c
AD		 3364 if (adapter->flags2 & IXGBE_FLAG2_RSS_FIELD_IPV4_UDP)
3365 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4_UDP;
3366 if (adapter->flags2 & IXGBE_FLAG2_RSS_FIELD_IPV6_UDP)
3367 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV6_UDP;
3368
05abb126 3369 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
0cefafad
JB		 3370}
3371
bb5a9ad2
NS		 3372/**
3373 * ixgbe_configure_rscctl - enable RSC for the indicated ring
3374 * @adapter: address of board private structure
3375 * @index: index of ring to set
bb5a9ad2 3376 **/
082757af 3377static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter,
7367096a 3378 struct ixgbe_ring *ring)
bb5a9ad2 3379{
bb5a9ad2 3380 struct ixgbe_hw *hw = &adapter->hw;
bb5a9ad2 3381 u32 rscctrl;
bf29ee6c 3382 u8 reg_idx = ring->reg_idx;
7367096a 3383
7d637bcc 3384 if (!ring_is_rsc_enabled(ring))
7367096a 3385 return;
bb5a9ad2 3386
7367096a 3387 rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(reg_idx));
bb5a9ad2
NS		 3388 rscctrl |= IXGBE_RSCCTL_RSCEN;
3389 /*
3390 * we must limit the number of descriptors so that the
3391 * total size of max desc * buf_len is not greater
642c680e 3392 * than 65536
bb5a9ad2 3393 */
f800326d 3394 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
7367096a 3395 IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(reg_idx), rscctrl);
bb5a9ad2
NS		 3396}
3397
9e10e045
AD		 3398#define IXGBE_MAX_RX_DESC_POLL 10
3399static void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter,
3400 struct ixgbe_ring *ring)
3401{
3402 struct ixgbe_hw *hw = &adapter->hw;
9e10e045
AD		 3403 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
3404 u32 rxdctl;
bf29ee6c 3405 u8 reg_idx = ring->reg_idx;
9e10e045 3406
b0483c8f
MR		 3407 if (ixgbe_removed(hw->hw_addr))
3408 return;
9e10e045
AD		 3409 /* RXDCTL.EN will return 0 on 82598 if link is down, so skip it */
3410 if (hw->mac.type == ixgbe_mac_82598EB &&
3411 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
3412 return;
3413
3414 do {
032b4325 3415 usleep_range(1000, 2000);
9e10e045
AD		 3416 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
3417 } while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE));
3418
3419 if (!wait_loop) {
3420 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within "
3421 "the polling period\n", reg_idx);
3422 }
3423}
3424
2d39d576
YZ		 3425void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter,
3426 struct ixgbe_ring *ring)
3427{
3428 struct ixgbe_hw *hw = &adapter->hw;
3429 int wait_loop = IXGBE_MAX_RX_DESC_POLL;
3430 u32 rxdctl;
3431 u8 reg_idx = ring->reg_idx;
3432
b0483c8f
MR		 3433 if (ixgbe_removed(hw->hw_addr))
3434 return;
2d39d576
YZ		 3435 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
3436 rxdctl &= ~IXGBE_RXDCTL_ENABLE;
3437
3438 /* write value back with RXDCTL.ENABLE bit cleared */
3439 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
3440
3441 if (hw->mac.type == ixgbe_mac_82598EB &&
3442 !(IXGBE_READ_REG(hw, IXGBE_LINKS) & IXGBE_LINKS_UP))
3443 return;
3444
3445 /* the hardware may take up to 100us to really disable the rx queue */
3446 do {
3447 udelay(10);
3448 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
3449 } while (--wait_loop && (rxdctl & IXGBE_RXDCTL_ENABLE));
3450
3451 if (!wait_loop) {
3452 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not cleared within "
3453 "the polling period\n", reg_idx);
3454 }
3455}
3456
84418e3b
AD		 3457void ixgbe_configure_rx_ring(struct ixgbe_adapter *adapter,
3458 struct ixgbe_ring *ring)
acd37177
AD		 3459{
3460 struct ixgbe_hw *hw = &adapter->hw;
3461 u64 rdba = ring->dma;
9e10e045 3462 u32 rxdctl;
bf29ee6c 3463 u8 reg_idx = ring->reg_idx;
acd37177 3464
9e10e045
AD		 3465 /* disable queue to avoid issues while updating state */
3466 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx));
2d39d576 3467 ixgbe_disable_rx_queue(adapter, ring);
9e10e045 3468
acd37177
AD		 3469 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(reg_idx), (rdba & DMA_BIT_MASK(32)));
3470 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(reg_idx), (rdba >> 32));
3471 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(reg_idx),
3472 ring->count * sizeof(union ixgbe_adv_rx_desc));
3473 IXGBE_WRITE_REG(hw, IXGBE_RDH(reg_idx), 0);
3474 IXGBE_WRITE_REG(hw, IXGBE_RDT(reg_idx), 0);
2a1a091c 3475 ring->tail = adapter->io_addr + IXGBE_RDT(reg_idx);
9e10e045
AD		 3476
3477 ixgbe_configure_srrctl(adapter, ring);
3478 ixgbe_configure_rscctl(adapter, ring);
3479
3480 if (hw->mac.type == ixgbe_mac_82598EB) {
3481 /*
3482 * enable cache line friendly hardware writes:
3483 * PTHRESH=32 descriptors (half the internal cache),
3484 * this also removes ugly rx_no_buffer_count increment
3485 * HTHRESH=4 descriptors (to minimize latency on fetch)
3486 * WTHRESH=8 burst writeback up to two cache lines
3487 */
3488 rxdctl &= ~0x3FFFFF;
3489 rxdctl |= 0x080420;
3490 }
3491
3492 /* enable receive descriptor ring */
3493 rxdctl |= IXGBE_RXDCTL_ENABLE;
3494 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl);
3495
3496 ixgbe_rx_desc_queue_enable(adapter, ring);
7d4987de 3497 ixgbe_alloc_rx_buffers(ring, ixgbe_desc_unused(ring));
acd37177
AD		 3498}
3499
48654521
AD		 3500static void ixgbe_setup_psrtype(struct ixgbe_adapter *adapter)
3501{
3502 struct ixgbe_hw *hw = &adapter->hw;
fbe7ca7f 3503 int rss_i = adapter->ring_feature[RING_F_RSS].indices;
2a47fa45 3504 u16 pool;
48654521
AD		 3505
3506 /* PSRTYPE must be initialized in non 82598 adapters */
3507 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
e8e9f696
JP		 3508 IXGBE_PSRTYPE_UDPHDR |
3509 IXGBE_PSRTYPE_IPV4HDR |
48654521 3510 IXGBE_PSRTYPE_L2HDR |
e8e9f696 3511 IXGBE_PSRTYPE_IPV6HDR;
48654521
AD		 3512
3513 if (hw->mac.type == ixgbe_mac_82598EB)
3514 return;
3515
fbe7ca7f
AD		 3516 if (rss_i > 3)
3517 psrtype |= 2 << 29;
3518 else if (rss_i > 1)
3519 psrtype |= 1 << 29;
48654521 3520
2a47fa45
JF		 3521 for_each_set_bit(pool, &adapter->fwd_bitmask, 32)
3522 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(VMDQ_P(pool)), psrtype);
48654521
AD		 3523}
3524
f5b4a52e
AD		 3525static void ixgbe_configure_virtualization(struct ixgbe_adapter *adapter)
3526{
3527 struct ixgbe_hw *hw = &adapter->hw;
f5b4a52e 3528 u32 reg_offset, vf_shift;
435b19f6 3529 u32 gcr_ext, vmdctl;
de4c7f65 3530 int i;
f5b4a52e
AD		 3531
3532 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
3533 return;
3534
3535 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
435b19f6
AD		 3536 vmdctl |= IXGBE_VMD_CTL_VMDQ_EN;
3537 vmdctl &= ~IXGBE_VT_CTL_POOL_MASK;
1d9c0bfd 3538 vmdctl |= VMDQ_P(0) << IXGBE_VT_CTL_POOL_SHIFT;
435b19f6
AD		 3539 vmdctl |= IXGBE_VT_CTL_REPLEN;
3540 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl);
f5b4a52e 3541
1d9c0bfd
AD		 3542 vf_shift = VMDQ_P(0) % 32;
3543 reg_offset = (VMDQ_P(0) >= 32) ? 1 : 0;
f5b4a52e
AD		 3544
3545 /* Enable only the PF's pool for Tx/Rx */
435b19f6
AD		 3546 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (~0) << vf_shift);
3547 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset ^ 1), reg_offset - 1);
3548 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (~0) << vf_shift);
3549 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset ^ 1), reg_offset - 1);
9b735984
GR		 3550 if (adapter->flags2 & IXGBE_FLAG2_BRIDGE_MODE_VEB)
3551 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
f5b4a52e
AD		 3552
3553 /* Map PF MAC address in RAR Entry 0 to first pool following VFs */
1d9c0bfd 3554 hw->mac.ops.set_vmdq(hw, 0, VMDQ_P(0));
f5b4a52e
AD		 3555
3556 /*
3557 * Set up VF register offsets for selected VT Mode,
3558 * i.e. 32 or 64 VFs for SR-IOV
3559 */
73079ea0
AD		 3560 switch (adapter->ring_feature[RING_F_VMDQ].mask) {
3561 case IXGBE_82599_VMDQ_8Q_MASK:
3562 gcr_ext = IXGBE_GCR_EXT_VT_MODE_16;
3563 break;
3564 case IXGBE_82599_VMDQ_4Q_MASK:
3565 gcr_ext = IXGBE_GCR_EXT_VT_MODE_32;
3566 break;
3567 default:
3568 gcr_ext = IXGBE_GCR_EXT_VT_MODE_64;
3569 break;
3570 }
3571
f5b4a52e
AD		 3572 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr_ext);
3573
435b19f6 3574
a985b6c3 3575 /* Enable MAC Anti-Spoofing */
435b19f6 3576 hw->mac.ops.set_mac_anti_spoofing(hw, (adapter->num_vfs != 0),
a985b6c3 3577 adapter->num_vfs);
de4c7f65
GR		 3578 /* For VFs that have spoof checking turned off */
3579 for (i = 0; i < adapter->num_vfs; i++) {
3580 if (!adapter->vfinfo[i].spoofchk_enabled)
3581 ixgbe_ndo_set_vf_spoofchk(adapter->netdev, i, false);
3582 }
f5b4a52e
AD		 3583}
3584
477de6ed 3585static void ixgbe_set_rx_buffer_len(struct ixgbe_adapter *adapter)
9a799d71 3586{
9a799d71
AK		 3587 struct ixgbe_hw *hw = &adapter->hw;
3588 struct net_device *netdev = adapter->netdev;
3589 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
477de6ed
AD		 3590 struct ixgbe_ring *rx_ring;
3591 int i;
3592 u32 mhadd, hlreg0;
48654521 3593
63f39bd1 3594#ifdef IXGBE_FCOE
477de6ed
AD		 3595 /* adjust max frame to be able to do baby jumbo for FCoE */
3596 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) &&
3597 (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE))
3598 max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9a799d71 3599
477de6ed 3600#endif /* IXGBE_FCOE */
872844dd
AD		 3601
3602 /* adjust max frame to be at least the size of a standard frame */
3603 if (max_frame < (ETH_FRAME_LEN + ETH_FCS_LEN))
3604 max_frame = (ETH_FRAME_LEN + ETH_FCS_LEN);
3605
477de6ed
AD		 3606 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
3607 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
3608 mhadd &= ~IXGBE_MHADD_MFS_MASK;
3609 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
3610
3611 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
3612 }
3613
3614 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
3615 /* set jumbo enable since MHADD.MFS is keeping size locked at max_frame */
3616 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
3617 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
9a799d71 3618
0cefafad
JB		 3619 /*
3620 * Setup the HW Rx Head and Tail Descriptor Pointers and
3621 * the Base and Length of the Rx Descriptor Ring
3622 */
9a799d71 3623 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 3624 rx_ring = adapter->rx_ring[i];
7d637bcc
AD		 3625 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
3626 set_ring_rsc_enabled(rx_ring);
1b3ff02e 3627 else
7d637bcc 3628 clear_ring_rsc_enabled(rx_ring);
477de6ed 3629 }
477de6ed
AD		 3630}
3631
7367096a
AD		 3632static void ixgbe_setup_rdrxctl(struct ixgbe_adapter *adapter)
3633{
3634 struct ixgbe_hw *hw = &adapter->hw;
3635 u32 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
3636
3637 switch (hw->mac.type) {
3638 case ixgbe_mac_82598EB:
3639 /*
3640 * For VMDq support of different descriptor types or
3641 * buffer sizes through the use of multiple SRRCTL
3642 * registers, RDRXCTL.MVMEN must be set to 1
3643 *
3644 * also, the manual doesn't mention it clearly but DCA hints
3645 * will only use queue 0's tags unless this bit is set. Side
3646 * effects of setting this bit are only that SRRCTL must be
3647 * fully programmed [0..15]
3648 */
3649 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
3650 break;
3651 case ixgbe_mac_82599EB:
b93a2226 3652 case ixgbe_mac_X540:
7367096a
AD		 3653 /* Disable RSC for ACK packets */
3654 IXGBE_WRITE_REG(hw, IXGBE_RSCDBU,
3655 (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU)));
3656 rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE;
3657 /* hardware requires some bits to be set by default */
3658 rdrxctl |= (IXGBE_RDRXCTL_RSCACKC | IXGBE_RDRXCTL_FCOE_WRFIX);
3659 rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP;
3660 break;
3661 default:
3662 /* We should do nothing since we don't know this hardware */
3663 return;
3664 }
3665
3666 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
3667}
3668
477de6ed
AD		 3669/**
3670 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
3671 * @adapter: board private structure
3672 *
3673 * Configure the Rx unit of the MAC after a reset.
3674 **/
3675static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
3676{
3677 struct ixgbe_hw *hw = &adapter->hw;
477de6ed 3678 int i;
6dcc28b9 3679 u32 rxctrl, rfctl;
477de6ed
AD		 3680
3681 /* disable receives while setting up the descriptors */
3682 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3683 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
3684
3685 ixgbe_setup_psrtype(adapter);
7367096a 3686 ixgbe_setup_rdrxctl(adapter);
477de6ed 3687
6dcc28b9
JK		 3688 /* RSC Setup */
3689 rfctl = IXGBE_READ_REG(hw, IXGBE_RFCTL);
3690 rfctl &= ~IXGBE_RFCTL_RSC_DIS;
3691 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))
3692 rfctl |= IXGBE_RFCTL_RSC_DIS;
3693 IXGBE_WRITE_REG(hw, IXGBE_RFCTL, rfctl);
3694
9e10e045 3695 /* Program registers for the distribution of queues */
f5b4a52e 3696 ixgbe_setup_mrqc(adapter);
f5b4a52e 3697
477de6ed
AD		 3698 /* set_rx_buffer_len must be called before ring initialization */
3699 ixgbe_set_rx_buffer_len(adapter);
3700
3701 /*
3702 * Setup the HW Rx Head and Tail Descriptor Pointers and
3703 * the Base and Length of the Rx Descriptor Ring
3704 */
9e10e045
AD		 3705 for (i = 0; i < adapter->num_rx_queues; i++)
3706 ixgbe_configure_rx_ring(adapter, adapter->rx_ring[i]);
177db6ff 3707
9e10e045
AD		 3708 /* disable drop enable for 82598 parts */
3709 if (hw->mac.type == ixgbe_mac_82598EB)
3710 rxctrl |= IXGBE_RXCTRL_DMBYPS;
3711
3712 /* enable all receives */
3713 rxctrl |= IXGBE_RXCTRL_RXEN;
3714 hw->mac.ops.enable_rx_dma(hw, rxctrl);
9a799d71
AK		 3715}
3716
80d5c368
PM		 3717static int ixgbe_vlan_rx_add_vid(struct net_device *netdev,
3718 __be16 proto, u16 vid)
068c89b0
DS		 3719{
3720 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3721 struct ixgbe_hw *hw = &adapter->hw;
3722
3723 /* add VID to filter table */
1d9c0bfd 3724 hw->mac.ops.set_vfta(&adapter->hw, vid, VMDQ_P(0), true);
f62bbb5e 3725 set_bit(vid, adapter->active_vlans);
8e586137
JP		 3726
3727 return 0;
068c89b0
DS		 3728}
3729
80d5c368
PM		 3730static int ixgbe_vlan_rx_kill_vid(struct net_device *netdev,
3731 __be16 proto, u16 vid)
068c89b0
DS		 3732{
3733 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3734 struct ixgbe_hw *hw = &adapter->hw;
3735
068c89b0 3736 /* remove VID from filter table */
1d9c0bfd 3737 hw->mac.ops.set_vfta(&adapter->hw, vid, VMDQ_P(0), false);
f62bbb5e 3738 clear_bit(vid, adapter->active_vlans);
8e586137
JP		 3739
3740 return 0;
068c89b0
DS		 3741}
3742
5f6c0181
JB		 3743/**
3744 * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering
3745 * @adapter: driver data
3746 */
3747static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter)
3748{
3749 struct ixgbe_hw *hw = &adapter->hw;
f62bbb5e
JG		 3750 u32 vlnctrl;
3751
3752 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3753 vlnctrl &= ~(IXGBE_VLNCTRL_VFE | IXGBE_VLNCTRL_CFIEN);
3754 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3755}
3756
3757/**
3758 * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering
3759 * @adapter: driver data
3760 */
3761static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter)
3762{
3763 struct ixgbe_hw *hw = &adapter->hw;
3764 u32 vlnctrl;
3765
3766 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3767 vlnctrl |= IXGBE_VLNCTRL_VFE;
3768 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
3769 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3770}
3771
3772/**
3773 * ixgbe_vlan_strip_disable - helper to disable hw vlan stripping
3774 * @adapter: driver data
3775 */
3776static void ixgbe_vlan_strip_disable(struct ixgbe_adapter *adapter)
3777{
3778 struct ixgbe_hw *hw = &adapter->hw;
3779 u32 vlnctrl;
5f6c0181
JB		 3780 int i, j;
3781
3782 switch (hw->mac.type) {
3783 case ixgbe_mac_82598EB:
f62bbb5e
JG		 3784 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3785 vlnctrl &= ~IXGBE_VLNCTRL_VME;
5f6c0181
JB		 3786 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3787 break;
3788 case ixgbe_mac_82599EB:
b93a2226 3789 case ixgbe_mac_X540:
5f6c0181 3790 for (i = 0; i < adapter->num_rx_queues; i++) {
2a47fa45
JF		 3791 struct ixgbe_ring *ring = adapter->rx_ring[i];
3792
3793 if (ring->l2_accel_priv)
3794 continue;
3795 j = ring->reg_idx;
5f6c0181
JB		 3796 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3797 vlnctrl &= ~IXGBE_RXDCTL_VME;
3798 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3799 }
3800 break;
3801 default:
3802 break;
3803 }
3804}
3805
3806/**
f62bbb5e 3807 * ixgbe_vlan_strip_enable - helper to enable hw vlan stripping
5f6c0181
JB		 3808 * @adapter: driver data
3809 */
f62bbb5e 3810static void ixgbe_vlan_strip_enable(struct ixgbe_adapter *adapter)
5f6c0181
JB		 3811{
3812 struct ixgbe_hw *hw = &adapter->hw;
f62bbb5e 3813 u32 vlnctrl;
5f6c0181
JB		 3814 int i, j;
3815
3816 switch (hw->mac.type) {
3817 case ixgbe_mac_82598EB:
f62bbb5e
JG		 3818 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
3819 vlnctrl |= IXGBE_VLNCTRL_VME;
5f6c0181
JB		 3820 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
3821 break;
3822 case ixgbe_mac_82599EB:
b93a2226 3823 case ixgbe_mac_X540:
5f6c0181 3824 for (i = 0; i < adapter->num_rx_queues; i++) {
2a47fa45
JF		 3825 struct ixgbe_ring *ring = adapter->rx_ring[i];
3826
3827 if (ring->l2_accel_priv)
3828 continue;
3829 j = ring->reg_idx;
5f6c0181
JB		 3830 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3831 vlnctrl |= IXGBE_RXDCTL_VME;
3832 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
3833 }
3834 break;
3835 default:
3836 break;
3837 }
3838}
3839
9a799d71
AK		 3840static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
3841{
f62bbb5e 3842 u16 vid;
9a799d71 3843
80d5c368 3844 ixgbe_vlan_rx_add_vid(adapter->netdev, htons(ETH_P_8021Q), 0);
f62bbb5e
JG		 3845
3846 for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID)
80d5c368 3847 ixgbe_vlan_rx_add_vid(adapter->netdev, htons(ETH_P_8021Q), vid);
9a799d71
AK		 3848}
3849
2850062a
AD		 3850/**
3851 * ixgbe_write_uc_addr_list - write unicast addresses to RAR table
3852 * @netdev: network interface device structure
3853 *
3854 * Writes unicast address list to the RAR table.
3855 * Returns: -ENOMEM on failure/insufficient address space
3856 * 0 on no addresses written
3857 * X on writing X addresses to the RAR table
3858 **/
3859static int ixgbe_write_uc_addr_list(struct net_device *netdev)
3860{
3861 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3862 struct ixgbe_hw *hw = &adapter->hw;
95447461 3863 unsigned int rar_entries = hw->mac.num_rar_entries - 1;
2850062a
AD		 3864 int count = 0;
3865
2a47fa45 3866 /* In SR-IOV/VMDQ modes significantly less RAR entries are available */
95447461
JF		 3867 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3868 rar_entries = IXGBE_MAX_PF_MACVLANS - 1;
3869
2850062a
AD		 3870 /* return ENOMEM indicating insufficient memory for addresses */
3871 if (netdev_uc_count(netdev) > rar_entries)
3872 return -ENOMEM;
3873
95447461 3874 if (!netdev_uc_empty(netdev)) {
2850062a
AD		 3875 struct netdev_hw_addr *ha;
3876 /* return error if we do not support writing to RAR table */
3877 if (!hw->mac.ops.set_rar)
3878 return -ENOMEM;
3879
3880 netdev_for_each_uc_addr(ha, netdev) {
3881 if (!rar_entries)
3882 break;
3883 hw->mac.ops.set_rar(hw, rar_entries--, ha->addr,
1d9c0bfd 3884 VMDQ_P(0), IXGBE_RAH_AV);
2850062a
AD		 3885 count++;
3886 }
3887 }
3888 /* write the addresses in reverse order to avoid write combining */
3889 for (; rar_entries > 0 ; rar_entries--)
3890 hw->mac.ops.clear_rar(hw, rar_entries);
3891
3892 return count;
3893}
3894
9a799d71 3895/**
2c5645cf 3896 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 3897 * @netdev: network interface device structure
3898 *
2c5645cf
CL		 3899 * The set_rx_method entry point is called whenever the unicast/multicast
3900 * address list or the network interface flags are updated. This routine is
3901 * responsible for configuring the hardware for proper unicast, multicast and
3902 * promiscuous mode.
9a799d71 3903 **/
7f870475 3904void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 3905{
3906 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3907 struct ixgbe_hw *hw = &adapter->hw;
2850062a
AD		 3908 u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE;
3909 int count;
9a799d71
AK		 3910
3911 /* Check for Promiscuous and All Multicast modes */
3912
3913 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3914
f5dc442b 3915 /* set all bits that we expect to always be set */
3f2d1c0f 3916 fctrl &= ~IXGBE_FCTRL_SBP; /* disable store-bad-packets */
f5dc442b
AD		 3917 fctrl |= IXGBE_FCTRL_BAM;
3918 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
3919 fctrl |= IXGBE_FCTRL_PMCF;
3920
2850062a
AD		 3921 /* clear the bits we are changing the status of */
3922 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3923
9a799d71 3924 if (netdev->flags & IFF_PROMISC) {
e433ea1f 3925 hw->addr_ctrl.user_set_promisc = true;
9a799d71 3926 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
2850062a 3927 vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE);
670224f1
GR		 3928 /* Only disable hardware filter vlans in promiscuous mode
3929 * if SR-IOV and VMDQ are disabled - otherwise ensure
3930 * that hardware VLAN filters remain enabled.
3931 */
3932 if (!(adapter->flags & (IXGBE_FLAG_VMDQ_ENABLED |
3933 IXGBE_FLAG_SRIOV_ENABLED)))
3934 ixgbe_vlan_filter_disable(adapter);
3935 else
3936 ixgbe_vlan_filter_enable(adapter);
9a799d71 3937 } else {
746b9f02
PM		 3938 if (netdev->flags & IFF_ALLMULTI) {
3939 fctrl |= IXGBE_FCTRL_MPE;
2850062a 3940 vmolr |= IXGBE_VMOLR_MPE;
746b9f02 3941 }
5f6c0181 3942 ixgbe_vlan_filter_enable(adapter);
e433ea1f 3943 hw->addr_ctrl.user_set_promisc = false;
9dcb373c
JF		 3944 }
3945
3946 /*
3947 * Write addresses to available RAR registers, if there is not
3948 * sufficient space to store all the addresses then enable
3949 * unicast promiscuous mode
3950 */
3951 count = ixgbe_write_uc_addr_list(netdev);
3952 if (count < 0) {
3953 fctrl |= IXGBE_FCTRL_UPE;
3954 vmolr |= IXGBE_VMOLR_ROPE;
9a799d71
AK		 3955 }
3956
cf78959c
ET		 3957 /* Write addresses to the MTA, if the attempt fails
3958 * then we should just turn on promiscuous mode so
3959 * that we can at least receive multicast traffic
3960 */
3961 hw->mac.ops.update_mc_addr_list(hw, netdev);
3962 vmolr |= IXGBE_VMOLR_ROMPE;
3963
1d9c0bfd 3964 if (adapter->num_vfs)
1cdd1ec8 3965 ixgbe_restore_vf_multicasts(adapter);
1d9c0bfd
AD		 3966
3967 if (hw->mac.type != ixgbe_mac_82598EB) {
3968 vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(VMDQ_P(0))) &
2850062a
AD		 3969 ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE |
3970 IXGBE_VMOLR_ROPE);
1d9c0bfd 3971 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(VMDQ_P(0)), vmolr);
2850062a
AD		 3972 }
3973
3f2d1c0f
BG		 3974 /* This is useful for sniffing bad packets. */
3975 if (adapter->netdev->features & NETIF_F_RXALL) {
3976 /* UPE and MPE will be handled by normal PROMISC logic
3977 * in e1000e_set_rx_mode */
3978 fctrl |= (IXGBE_FCTRL_SBP | /* Receive bad packets */
3979 IXGBE_FCTRL_BAM | /* RX All Bcast Pkts */
3980 IXGBE_FCTRL_PMCF); /* RX All MAC Ctrl Pkts */
3981
3982 fctrl &= ~(IXGBE_FCTRL_DPF);
3983 /* NOTE: VLAN filtering is disabled by setting PROMISC */
3984 }
3985
2850062a 3986 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
f62bbb5e 3987
f646968f 3988 if (netdev->features & NETIF_F_HW_VLAN_CTAG_RX)
f62bbb5e
JG		 3989 ixgbe_vlan_strip_enable(adapter);
3990 else
3991 ixgbe_vlan_strip_disable(adapter);
9a799d71
AK		 3992}
3993
021230d4
AV		 3994static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
3995{
3996 int q_idx;
021230d4 3997
5a85e737
ET		 3998 for (q_idx = 0; q_idx < adapter->num_q_vectors; q_idx++) {
3999 ixgbe_qv_init_lock(adapter->q_vector[q_idx]);
49c7ffbe 4000 napi_enable(&adapter->q_vector[q_idx]->napi);
5a85e737 4001 }
021230d4
AV		 4002}
4003
4004static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
4005{
4006 int q_idx;
021230d4 4007
5a85e737 4008 for (q_idx = 0; q_idx < adapter->num_q_vectors; q_idx++) {
49c7ffbe 4009 napi_disable(&adapter->q_vector[q_idx]->napi);
27d9ce4f 4010 while (!ixgbe_qv_disable(adapter->q_vector[q_idx])) {
5a85e737 4011 pr_info("QV %d locked\n", q_idx);
27d9ce4f 4012 usleep_range(1000, 20000);
5a85e737
ET		 4013 }
4014 }
021230d4
AV		 4015}
4016
7a6b6f51 4017#ifdef CONFIG_IXGBE_DCB
49ce9c2c 4018/**
2f90b865
AD		 4019 * ixgbe_configure_dcb - Configure DCB hardware
4020 * @adapter: ixgbe adapter struct
4021 *
4022 * This is called by the driver on open to configure the DCB hardware.
4023 * This is also called by the gennetlink interface when reconfiguring
4024 * the DCB state.
4025 */
4026static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
4027{
4028 struct ixgbe_hw *hw = &adapter->hw;
9806307a 4029 int max_frame = adapter->netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
2f90b865 4030
67ebd791
AD		 4031 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) {
4032 if (hw->mac.type == ixgbe_mac_82598EB)
4033 netif_set_gso_max_size(adapter->netdev, 65536);
4034 return;
4035 }
4036
4037 if (hw->mac.type == ixgbe_mac_82598EB)
4038 netif_set_gso_max_size(adapter->netdev, 32768);
4039
971060b1 4040#ifdef IXGBE_FCOE
b120818e
JF		 4041 if (adapter->netdev->features & NETIF_F_FCOE_MTU)
4042 max_frame = max(max_frame, IXGBE_FCOE_JUMBO_FRAME_SIZE);
c27931da 4043#endif
b120818e
JF		 4044
4045 /* reconfigure the hardware */
4046 if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE) {
c27931da
JF		 4047 ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame,
4048 DCB_TX_CONFIG);
4049 ixgbe_dcb_calculate_tc_credits(hw, &adapter->dcb_cfg, max_frame,
4050 DCB_RX_CONFIG);
4051 ixgbe_dcb_hw_config(hw, &adapter->dcb_cfg);
b120818e
JF		 4052 } else if (adapter->ixgbe_ieee_ets && adapter->ixgbe_ieee_pfc) {
4053 ixgbe_dcb_hw_ets(&adapter->hw,
4054 adapter->ixgbe_ieee_ets,
4055 max_frame);
4056 ixgbe_dcb_hw_pfc_config(&adapter->hw,
4057 adapter->ixgbe_ieee_pfc->pfc_en,
4058 adapter->ixgbe_ieee_ets->prio_tc);
c27931da 4059 }
8187cd48
JF		 4060
4061 /* Enable RSS Hash per TC */
4062 if (hw->mac.type != ixgbe_mac_82598EB) {
4ae63730
AD		 4063 u32 msb = 0;
4064 u16 rss_i = adapter->ring_feature[RING_F_RSS].indices - 1;
8187cd48 4065
d411a936
AD		 4066 while (rss_i) {
4067 msb++;
4068 rss_i >>= 1;
4069 }
8187cd48 4070
4ae63730
AD		 4071 /* write msb to all 8 TCs in one write */
4072 IXGBE_WRITE_REG(hw, IXGBE_RQTC, msb * 0x11111111);
8187cd48 4073 }
2f90b865 4074}
9da712d2
JF		 4075#endif
4076
4077/* Additional bittime to account for IXGBE framing */
4078#define IXGBE_ETH_FRAMING 20
4079
49ce9c2c 4080/**
9da712d2
JF		 4081 * ixgbe_hpbthresh - calculate high water mark for flow control
4082 *
4083 * @adapter: board private structure to calculate for
49ce9c2c 4084 * @pb: packet buffer to calculate
9da712d2
JF		 4085 */
4086static int ixgbe_hpbthresh(struct ixgbe_adapter *adapter, int pb)
4087{
4088 struct ixgbe_hw *hw = &adapter->hw;
4089 struct net_device *dev = adapter->netdev;
4090 int link, tc, kb, marker;
4091 u32 dv_id, rx_pba;
4092
4093 /* Calculate max LAN frame size */
4094 tc = link = dev->mtu + ETH_HLEN + ETH_FCS_LEN + IXGBE_ETH_FRAMING;
4095
4096#ifdef IXGBE_FCOE
4097 /* FCoE traffic class uses FCOE jumbo frames */
800bd607
AD		 4098 if ((dev->features & NETIF_F_FCOE_MTU) &&
4099 (tc < IXGBE_FCOE_JUMBO_FRAME_SIZE) &&
4100 (pb == ixgbe_fcoe_get_tc(adapter)))
4101 tc = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9da712d2
JF		 4102
4103#endif
9da712d2
JF		 4104 /* Calculate delay value for device */
4105 switch (hw->mac.type) {
4106 case ixgbe_mac_X540:
4107 dv_id = IXGBE_DV_X540(link, tc);
4108 break;
4109 default:
4110 dv_id = IXGBE_DV(link, tc);
4111 break;
4112 }
4113
4114 /* Loopback switch introduces additional latency */
4115 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4116 dv_id += IXGBE_B2BT(tc);
4117
4118 /* Delay value is calculated in bit times convert to KB */
4119 kb = IXGBE_BT2KB(dv_id);
4120 rx_pba = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(pb)) >> 10;
4121
4122 marker = rx_pba - kb;
4123
4124 /* It is possible that the packet buffer is not large enough
4125 * to provide required headroom. In this case throw an error
4126 * to user and a do the best we can.
4127 */
4128 if (marker < 0) {
4129 e_warn(drv, "Packet Buffer(%i) can not provide enough"
4130 "headroom to support flow control."
4131 "Decrease MTU or number of traffic classes\n", pb);
4132 marker = tc + 1;
4133 }
4134
4135 return marker;
4136}
4137
49ce9c2c 4138/**
9da712d2
JF		 4139 * ixgbe_lpbthresh - calculate low water mark for for flow control
4140 *
4141 * @adapter: board private structure to calculate for
49ce9c2c 4142 * @pb: packet buffer to calculate
9da712d2
JF		 4143 */
4144static int ixgbe_lpbthresh(struct ixgbe_adapter *adapter)
4145{
4146 struct ixgbe_hw *hw = &adapter->hw;
4147 struct net_device *dev = adapter->netdev;
4148 int tc;
4149 u32 dv_id;
4150
4151 /* Calculate max LAN frame size */
4152 tc = dev->mtu + ETH_HLEN + ETH_FCS_LEN;
4153
4154 /* Calculate delay value for device */
4155 switch (hw->mac.type) {
4156 case ixgbe_mac_X540:
4157 dv_id = IXGBE_LOW_DV_X540(tc);
4158 break;
4159 default:
4160 dv_id = IXGBE_LOW_DV(tc);
4161 break;
4162 }
4163
4164 /* Delay value is calculated in bit times convert to KB */
4165 return IXGBE_BT2KB(dv_id);
4166}
4167
4168/*
4169 * ixgbe_pbthresh_setup - calculate and setup high low water marks
4170 */
4171static void ixgbe_pbthresh_setup(struct ixgbe_adapter *adapter)
4172{
4173 struct ixgbe_hw *hw = &adapter->hw;
4174 int num_tc = netdev_get_num_tc(adapter->netdev);
4175 int i;
4176
4177 if (!num_tc)
4178 num_tc = 1;
4179
4180 hw->fc.low_water = ixgbe_lpbthresh(adapter);
4181
4182 for (i = 0; i < num_tc; i++) {
4183 hw->fc.high_water[i] = ixgbe_hpbthresh(adapter, i);
4184
4185 /* Low water marks must not be larger than high water marks */
4186 if (hw->fc.low_water > hw->fc.high_water[i])
4187 hw->fc.low_water = 0;
4188 }
4189}
4190
80605c65
JF		 4191static void ixgbe_configure_pb(struct ixgbe_adapter *adapter)
4192{
80605c65 4193 struct ixgbe_hw *hw = &adapter->hw;
f7e1027f
AD		 4194 int hdrm;
4195 u8 tc = netdev_get_num_tc(adapter->netdev);
80605c65
JF		 4196
4197 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
4198 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
f7e1027f
AD		 4199 hdrm = 32 << adapter->fdir_pballoc;
4200 else
4201 hdrm = 0;
80605c65 4202
f7e1027f 4203 hw->mac.ops.set_rxpba(hw, tc, hdrm, PBA_STRATEGY_EQUAL);
9da712d2 4204 ixgbe_pbthresh_setup(adapter);
80605c65
JF		 4205}
4206
e4911d57
AD		 4207static void ixgbe_fdir_filter_restore(struct ixgbe_adapter *adapter)
4208{
4209 struct ixgbe_hw *hw = &adapter->hw;
b67bfe0d 4210 struct hlist_node *node2;
e4911d57
AD		 4211 struct ixgbe_fdir_filter *filter;
4212
4213 spin_lock(&adapter->fdir_perfect_lock);
4214
4215 if (!hlist_empty(&adapter->fdir_filter_list))
4216 ixgbe_fdir_set_input_mask_82599(hw, &adapter->fdir_mask);
4217
b67bfe0d 4218 hlist_for_each_entry_safe(filter, node2,
e4911d57
AD		 4219 &adapter->fdir_filter_list, fdir_node) {
4220 ixgbe_fdir_write_perfect_filter_82599(hw,
1f4d5183
AD		 4221 &filter->filter,
4222 filter->sw_idx,
4223 (filter->action == IXGBE_FDIR_DROP_QUEUE) ?
4224 IXGBE_FDIR_DROP_QUEUE :
4225 adapter->rx_ring[filter->action]->reg_idx);
e4911d57
AD		 4226 }
4227
4228 spin_unlock(&adapter->fdir_perfect_lock);
4229}
4230
2a47fa45
JF		 4231static void ixgbe_macvlan_set_rx_mode(struct net_device *dev, unsigned int pool,
4232 struct ixgbe_adapter *adapter)
4233{
4234 struct ixgbe_hw *hw = &adapter->hw;
4235 u32 vmolr;
4236
4237 /* No unicast promiscuous support for VMDQ devices. */
4238 vmolr = IXGBE_READ_REG(hw, IXGBE_VMOLR(pool));
4239 vmolr |= (IXGBE_VMOLR_ROMPE | IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE);
4240
4241 /* clear the affected bit */
4242 vmolr &= ~IXGBE_VMOLR_MPE;
4243
4244 if (dev->flags & IFF_ALLMULTI) {
4245 vmolr |= IXGBE_VMOLR_MPE;
4246 } else {
4247 vmolr |= IXGBE_VMOLR_ROMPE;
4248 hw->mac.ops.update_mc_addr_list(hw, dev);
4249 }
4250 ixgbe_write_uc_addr_list(adapter->netdev);
4251 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(pool), vmolr);
4252}
4253
4254static void ixgbe_add_mac_filter(struct ixgbe_adapter *adapter,
4255 u8 *addr, u16 pool)
4256{
4257 struct ixgbe_hw *hw = &adapter->hw;
4258 unsigned int entry;
4259
4260 entry = hw->mac.num_rar_entries - pool;
4261 hw->mac.ops.set_rar(hw, entry, addr, VMDQ_P(pool), IXGBE_RAH_AV);
4262}
4263
4264static void ixgbe_fwd_psrtype(struct ixgbe_fwd_adapter *vadapter)
4265{
4266 struct ixgbe_adapter *adapter = vadapter->real_adapter;
219354d4 4267 int rss_i = adapter->num_rx_queues_per_pool;
2a47fa45
JF		 4268 struct ixgbe_hw *hw = &adapter->hw;
4269 u16 pool = vadapter->pool;
4270 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
4271 IXGBE_PSRTYPE_UDPHDR |
4272 IXGBE_PSRTYPE_IPV4HDR |
4273 IXGBE_PSRTYPE_L2HDR |
4274 IXGBE_PSRTYPE_IPV6HDR;
4275
4276 if (hw->mac.type == ixgbe_mac_82598EB)
4277 return;
4278
4279 if (rss_i > 3)
4280 psrtype |= 2 << 29;
4281 else if (rss_i > 1)
4282 psrtype |= 1 << 29;
4283
4284 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(VMDQ_P(pool)), psrtype);
4285}
4286
4287/**
4288 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
4289 * @rx_ring: ring to free buffers from
4290 **/
4291static void ixgbe_clean_rx_ring(struct ixgbe_ring *rx_ring)
4292{
4293 struct device *dev = rx_ring->dev;
4294 unsigned long size;
4295 u16 i;
4296
4297 /* ring already cleared, nothing to do */
4298 if (!rx_ring->rx_buffer_info)
4299 return;
4300
4301 /* Free all the Rx ring sk_buffs */
4302 for (i = 0; i < rx_ring->count; i++) {
4303 struct ixgbe_rx_buffer *rx_buffer;
4304
4305 rx_buffer = &rx_ring->rx_buffer_info[i];
4306 if (rx_buffer->skb) {
4307 struct sk_buff *skb = rx_buffer->skb;
4308 if (IXGBE_CB(skb)->page_released) {
4309 dma_unmap_page(dev,
4310 IXGBE_CB(skb)->dma,
4311 ixgbe_rx_bufsz(rx_ring),
4312 DMA_FROM_DEVICE);
4313 IXGBE_CB(skb)->page_released = false;
4314 }
4315 dev_kfree_skb(skb);
4316 }
4317 rx_buffer->skb = NULL;
4318 if (rx_buffer->dma)
4319 dma_unmap_page(dev, rx_buffer->dma,
4320 ixgbe_rx_pg_size(rx_ring),
4321 DMA_FROM_DEVICE);
4322 rx_buffer->dma = 0;
4323 if (rx_buffer->page)
4324 __free_pages(rx_buffer->page,
4325 ixgbe_rx_pg_order(rx_ring));
4326 rx_buffer->page = NULL;
4327 }
4328
4329 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
4330 memset(rx_ring->rx_buffer_info, 0, size);
4331
4332 /* Zero out the descriptor ring */
4333 memset(rx_ring->desc, 0, rx_ring->size);
4334
4335 rx_ring->next_to_alloc = 0;
4336 rx_ring->next_to_clean = 0;
4337 rx_ring->next_to_use = 0;
4338}
4339
4340static void ixgbe_disable_fwd_ring(struct ixgbe_fwd_adapter *vadapter,
4341 struct ixgbe_ring *rx_ring)
4342{
4343 struct ixgbe_adapter *adapter = vadapter->real_adapter;
4344 int index = rx_ring->queue_index + vadapter->rx_base_queue;
4345
4346 /* shutdown specific queue receive and wait for dma to settle */
4347 ixgbe_disable_rx_queue(adapter, rx_ring);
4348 usleep_range(10000, 20000);
4349 ixgbe_irq_disable_queues(adapter, ((u64)1 << index));
4350 ixgbe_clean_rx_ring(rx_ring);
4351 rx_ring->l2_accel_priv = NULL;
4352}
4353
ae72c8d0
JF		 4354static int ixgbe_fwd_ring_down(struct net_device *vdev,
4355 struct ixgbe_fwd_adapter *accel)
2a47fa45
JF		 4356{
4357 struct ixgbe_adapter *adapter = accel->real_adapter;
4358 unsigned int rxbase = accel->rx_base_queue;
4359 unsigned int txbase = accel->tx_base_queue;
4360 int i;
4361
4362 netif_tx_stop_all_queues(vdev);
4363
4364 for (i = 0; i < adapter->num_rx_queues_per_pool; i++) {
4365 ixgbe_disable_fwd_ring(accel, adapter->rx_ring[rxbase + i]);
4366 adapter->rx_ring[rxbase + i]->netdev = adapter->netdev;
4367 }
4368
4369 for (i = 0; i < adapter->num_rx_queues_per_pool; i++) {
4370 adapter->tx_ring[txbase + i]->l2_accel_priv = NULL;
4371 adapter->tx_ring[txbase + i]->netdev = adapter->netdev;
4372 }
4373
4374
4375 return 0;
4376}
4377
4378static int ixgbe_fwd_ring_up(struct net_device *vdev,
4379 struct ixgbe_fwd_adapter *accel)
4380{
4381 struct ixgbe_adapter *adapter = accel->real_adapter;
4382 unsigned int rxbase, txbase, queues;
4383 int i, baseq, err = 0;
4384
4385 if (!test_bit(accel->pool, &adapter->fwd_bitmask))
4386 return 0;
4387
4388 baseq = accel->pool * adapter->num_rx_queues_per_pool;
4389 netdev_dbg(vdev, "pool %i:%i queues %i:%i VSI bitmask %lx\n",
4390 accel->pool, adapter->num_rx_pools,
4391 baseq, baseq + adapter->num_rx_queues_per_pool,
4392 adapter->fwd_bitmask);
4393
4394 accel->netdev = vdev;
4395 accel->rx_base_queue = rxbase = baseq;
4396 accel->tx_base_queue = txbase = baseq;
4397
4398 for (i = 0; i < adapter->num_rx_queues_per_pool; i++)
4399 ixgbe_disable_fwd_ring(accel, adapter->rx_ring[rxbase + i]);
4400
4401 for (i = 0; i < adapter->num_rx_queues_per_pool; i++) {
4402 adapter->rx_ring[rxbase + i]->netdev = vdev;
4403 adapter->rx_ring[rxbase + i]->l2_accel_priv = accel;
4404 ixgbe_configure_rx_ring(adapter, adapter->rx_ring[rxbase + i]);
4405 }
4406
4407 for (i = 0; i < adapter->num_rx_queues_per_pool; i++) {
4408 adapter->tx_ring[txbase + i]->netdev = vdev;
4409 adapter->tx_ring[txbase + i]->l2_accel_priv = accel;
4410 }
4411
4412 queues = min_t(unsigned int,
4413 adapter->num_rx_queues_per_pool, vdev->num_tx_queues);
4414 err = netif_set_real_num_tx_queues(vdev, queues);
4415 if (err)
4416 goto fwd_queue_err;
4417
2a47fa45
JF		 4418 err = netif_set_real_num_rx_queues(vdev, queues);
4419 if (err)
4420 goto fwd_queue_err;
4421
4422 if (is_valid_ether_addr(vdev->dev_addr))
4423 ixgbe_add_mac_filter(adapter, vdev->dev_addr, accel->pool);
4424
4425 ixgbe_fwd_psrtype(accel);
4426 ixgbe_macvlan_set_rx_mode(vdev, accel->pool, adapter);
4427 return err;
4428fwd_queue_err:
4429 ixgbe_fwd_ring_down(vdev, accel);
4430 return err;
4431}
4432
4433static void ixgbe_configure_dfwd(struct ixgbe_adapter *adapter)
4434{
4435 struct net_device *upper;
4436 struct list_head *iter;
4437 int err;
4438
4439 netdev_for_each_all_upper_dev_rcu(adapter->netdev, upper, iter) {
4440 if (netif_is_macvlan(upper)) {
4441 struct macvlan_dev *dfwd = netdev_priv(upper);
4442 struct ixgbe_fwd_adapter *vadapter = dfwd->fwd_priv;
4443
4444 if (dfwd->fwd_priv) {
4445 err = ixgbe_fwd_ring_up(upper, vadapter);
4446 if (err)
4447 continue;
4448 }
4449 }
4450 }
4451}
4452
9a799d71
AK		 4453static void ixgbe_configure(struct ixgbe_adapter *adapter)
4454{
d2f5e7f3
AS		 4455 struct ixgbe_hw *hw = &adapter->hw;
4456
80605c65 4457 ixgbe_configure_pb(adapter);
7a6b6f51 4458#ifdef CONFIG_IXGBE_DCB
67ebd791 4459 ixgbe_configure_dcb(adapter);
2f90b865 4460#endif
b35d4d42
AD		 4461 /*
4462 * We must restore virtualization before VLANs or else
4463 * the VLVF registers will not be populated
4464 */
4465 ixgbe_configure_virtualization(adapter);
9a799d71 4466
4c1d7b4b 4467 ixgbe_set_rx_mode(adapter->netdev);
f62bbb5e
JG		 4468 ixgbe_restore_vlan(adapter);
4469
d2f5e7f3
AS		 4470 switch (hw->mac.type) {
4471 case ixgbe_mac_82599EB:
4472 case ixgbe_mac_X540:
4473 hw->mac.ops.disable_rx_buff(hw);
4474 break;
4475 default:
4476 break;
4477 }
4478
c4cf55e5 4479 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
4c1d7b4b
AD		 4480 ixgbe_init_fdir_signature_82599(&adapter->hw,
4481 adapter->fdir_pballoc);
e4911d57
AD		 4482 } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
4483 ixgbe_init_fdir_perfect_82599(&adapter->hw,
4484 adapter->fdir_pballoc);
4485 ixgbe_fdir_filter_restore(adapter);
c4cf55e5 4486 }
4c1d7b4b 4487
d2f5e7f3
AS		 4488 switch (hw->mac.type) {
4489 case ixgbe_mac_82599EB:
4490 case ixgbe_mac_X540:
4491 hw->mac.ops.enable_rx_buff(hw);
4492 break;
4493 default:
4494 break;
4495 }
4496
7c8ae65a
AD		 4497#ifdef IXGBE_FCOE
4498 /* configure FCoE L2 filters, redirection table, and Rx control */
4499 ixgbe_configure_fcoe(adapter);
4500
4501#endif /* IXGBE_FCOE */
9a799d71
AK		 4502 ixgbe_configure_tx(adapter);
4503 ixgbe_configure_rx(adapter);
2a47fa45 4504 ixgbe_configure_dfwd(adapter);
9a799d71
AK		 4505}
4506
e8e26350
PW		 4507static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw)
4508{
4509 switch (hw->phy.type) {
4510 case ixgbe_phy_sfp_avago:
4511 case ixgbe_phy_sfp_ftl:
4512 case ixgbe_phy_sfp_intel:
4513 case ixgbe_phy_sfp_unknown:
ea0a04df
DS		 4514 case ixgbe_phy_sfp_passive_tyco:
4515 case ixgbe_phy_sfp_passive_unknown:
4516 case ixgbe_phy_sfp_active_unknown:
4517 case ixgbe_phy_sfp_ftl_active:
987e1d56
ET		 4518 case ixgbe_phy_qsfp_passive_unknown:
4519 case ixgbe_phy_qsfp_active_unknown:
4520 case ixgbe_phy_qsfp_intel:
4521 case ixgbe_phy_qsfp_unknown:
e8e26350 4522 return true;
8917b447
AD		 4523 case ixgbe_phy_nl:
4524 if (hw->mac.type == ixgbe_mac_82598EB)
4525 return true;
e8e26350
PW		 4526 default:
4527 return false;
4528 }
4529}
4530
0ecc061d 4531/**
e8e26350
PW		 4532 * ixgbe_sfp_link_config - set up SFP+ link
4533 * @adapter: pointer to private adapter struct
4534 **/
4535static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter)
4536{
7086400d 4537 /*
52f33af8 4538 * We are assuming the worst case scenario here, and that
7086400d
AD		 4539 * is that an SFP was inserted/removed after the reset
4540 * but before SFP detection was enabled. As such the best
4541 * solution is to just start searching as soon as we start
4542 */
4543 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
4544 adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP;
e8e26350 4545
7086400d 4546 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
e8e26350
PW		 4547}
4548
4549/**
4550 * ixgbe_non_sfp_link_config - set up non-SFP+ link
0ecc061d
PWJ		 4551 * @hw: pointer to private hardware struct
4552 *
4553 * Returns 0 on success, negative on failure
4554 **/
e8e26350 4555static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw)
0ecc061d 4556{
3d292265
JH		 4557 u32 speed;
4558 bool autoneg, link_up = false;
0ecc061d
PWJ		 4559 u32 ret = IXGBE_ERR_LINK_SETUP;
4560
4561 if (hw->mac.ops.check_link)
3d292265 4562 ret = hw->mac.ops.check_link(hw, &speed, &link_up, false);
0ecc061d
PWJ		 4563
4564 if (ret)
4565 goto link_cfg_out;
4566
3d292265
JH		 4567 speed = hw->phy.autoneg_advertised;
4568 if ((!speed) && (hw->mac.ops.get_link_capabilities))
4569 ret = hw->mac.ops.get_link_capabilities(hw, &speed,
4570 &autoneg);
0ecc061d
PWJ		 4571 if (ret)
4572 goto link_cfg_out;
4573
8620a103 4574 if (hw->mac.ops.setup_link)
fd0326f2 4575 ret = hw->mac.ops.setup_link(hw, speed, link_up);
0ecc061d
PWJ		 4576link_cfg_out:
4577 return ret;
4578}
4579
a34bcfff 4580static void ixgbe_setup_gpie(struct ixgbe_adapter *adapter)
9a799d71 4581{
9a799d71 4582 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 4583 u32 gpie = 0;
9a799d71 4584
9b471446 4585 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
a34bcfff
AD		 4586 gpie = IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_PBA_SUPPORT |
4587 IXGBE_GPIE_OCD;
4588 gpie |= IXGBE_GPIE_EIAME;
9b471446
JB		 4589 /*
4590 * use EIAM to auto-mask when MSI-X interrupt is asserted
4591 * this saves a register write for every interrupt
4592 */
4593 switch (hw->mac.type) {
4594 case ixgbe_mac_82598EB:
4595 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
4596 break;
9b471446 4597 case ixgbe_mac_82599EB:
b93a2226
DS		 4598 case ixgbe_mac_X540:
4599 default:
9b471446
JB		 4600 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
4601 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
4602 break;
4603 }
4604 } else {
021230d4
AV		 4605 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
4606 * specifically only auto mask tx and rx interrupts */
4607 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
4608 }
9a799d71 4609
a34bcfff
AD		 4610 /* XXX: to interrupt immediately for EICS writes, enable this */
4611 /* gpie |= IXGBE_GPIE_EIMEN; */
4612
4613 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
4614 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
73079ea0
AD		 4615
4616 switch (adapter->ring_feature[RING_F_VMDQ].mask) {
4617 case IXGBE_82599_VMDQ_8Q_MASK:
4618 gpie |= IXGBE_GPIE_VTMODE_16;
4619 break;
4620 case IXGBE_82599_VMDQ_4Q_MASK:
4621 gpie |= IXGBE_GPIE_VTMODE_32;
4622 break;
4623 default:
4624 gpie |= IXGBE_GPIE_VTMODE_64;
4625 break;
4626 }
119fc60a
MC		 4627 }
4628
5fdd31f9 4629 /* Enable Thermal over heat sensor interrupt */
f3df98ec
DS		 4630 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
4631 switch (adapter->hw.mac.type) {
4632 case ixgbe_mac_82599EB:
4633 gpie |= IXGBE_SDP0_GPIEN;
4634 break;
4635 case ixgbe_mac_X540:
4636 gpie |= IXGBE_EIMS_TS;
4637 break;
4638 default:
4639 break;
4640 }
4641 }
5fdd31f9 4642
a34bcfff
AD		 4643 /* Enable fan failure interrupt */
4644 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
0befdb3e 4645 gpie |= IXGBE_SDP1_GPIEN;
0befdb3e 4646
2698b208 4647 if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350
PW		 4648 gpie |= IXGBE_SDP1_GPIEN;
4649 gpie |= IXGBE_SDP2_GPIEN;
2698b208 4650 }
a34bcfff
AD		 4651
4652 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
4653}
4654
c7ccde0f 4655static void ixgbe_up_complete(struct ixgbe_adapter *adapter)
a34bcfff
AD		 4656{
4657 struct ixgbe_hw *hw = &adapter->hw;
a34bcfff 4658 int err;
a34bcfff
AD		 4659 u32 ctrl_ext;
4660
4661 ixgbe_get_hw_control(adapter);
4662 ixgbe_setup_gpie(adapter);
e8e26350 4663
9a799d71
AK		 4664 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
4665 ixgbe_configure_msix(adapter);
4666 else
4667 ixgbe_configure_msi_and_legacy(adapter);
4668
ec74a471
ET		 4669 /* enable the optics for 82599 SFP+ fiber */
4670 if (hw->mac.ops.enable_tx_laser)
61fac744
PW		 4671 hw->mac.ops.enable_tx_laser(hw);
4672
c3049c8f 4673 smp_mb__before_clear_bit();
9a799d71 4674 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 4675 ixgbe_napi_enable_all(adapter);
4676
73c4b7cd
AD		 4677 if (ixgbe_is_sfp(hw)) {
4678 ixgbe_sfp_link_config(adapter);
4679 } else {
4680 err = ixgbe_non_sfp_link_config(hw);
4681 if (err)
4682 e_err(probe, "link_config FAILED %d\n", err);
4683 }
4684
021230d4
AV		 4685 /* clear any pending interrupts, may auto mask */
4686 IXGBE_READ_REG(hw, IXGBE_EICR);
6af3b9eb 4687 ixgbe_irq_enable(adapter, true, true);
9a799d71 4688
bf069c97
DS		 4689 /*
4690 * If this adapter has a fan, check to see if we had a failure
4691 * before we enabled the interrupt.
4692 */
4693 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
4694 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
4695 if (esdp & IXGBE_ESDP_SDP1)
396e799c 4696 e_crit(drv, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 4697 }
4698
9a799d71
AK		 4699 /* bring the link up in the watchdog, this could race with our first
4700 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 4701 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
4702 adapter->link_check_timeout = jiffies;
7086400d 4703 mod_timer(&adapter->service_timer, jiffies);
c9205697
GR		 4704
4705 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
4706 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
4707 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
4708 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
9a799d71
AK		 4709}
4710
d4f80882
AV		 4711void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
4712{
4713 WARN_ON(in_interrupt());
7086400d
AD		 4714 /* put off any impending NetWatchDogTimeout */
4715 adapter->netdev->trans_start = jiffies;
4716
d4f80882 4717 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
032b4325 4718 usleep_range(1000, 2000);
d4f80882 4719 ixgbe_down(adapter);
5809a1ae
GR		 4720 /*
4721 * If SR-IOV enabled then wait a bit before bringing the adapter
4722 * back up to give the VFs time to respond to the reset. The
4723 * two second wait is based upon the watchdog timer cycle in
4724 * the VF driver.
4725 */
4726 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4727 msleep(2000);
d4f80882
AV		 4728 ixgbe_up(adapter);
4729 clear_bit(__IXGBE_RESETTING, &adapter->state);
4730}
4731
c7ccde0f 4732void ixgbe_up(struct ixgbe_adapter *adapter)
9a799d71
AK		 4733{
4734 /* hardware has been reset, we need to reload some things */
4735 ixgbe_configure(adapter);
4736
c7ccde0f 4737 ixgbe_up_complete(adapter);
9a799d71
AK		 4738}
4739
4740void ixgbe_reset(struct ixgbe_adapter *adapter)
4741{
c44ade9e 4742 struct ixgbe_hw *hw = &adapter->hw;
8ca783ab
DS		 4743 int err;
4744
b0483c8f
MR		 4745 if (ixgbe_removed(hw->hw_addr))
4746 return;
7086400d
AD		 4747 /* lock SFP init bit to prevent race conditions with the watchdog */
4748 while (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
4749 usleep_range(1000, 2000);
4750
4751 /* clear all SFP and link config related flags while holding SFP_INIT */
4752 adapter->flags2 &= ~(IXGBE_FLAG2_SEARCH_FOR_SFP |
4753 IXGBE_FLAG2_SFP_NEEDS_RESET);
4754 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
4755
8ca783ab 4756 err = hw->mac.ops.init_hw(hw);
da4dd0f7
PWJ		 4757 switch (err) {
4758 case 0:
4759 case IXGBE_ERR_SFP_NOT_PRESENT:
7086400d 4760 case IXGBE_ERR_SFP_NOT_SUPPORTED:
da4dd0f7
PWJ		 4761 break;
4762 case IXGBE_ERR_MASTER_REQUESTS_PENDING:
849c4542 4763 e_dev_err("master disable timed out\n");
da4dd0f7 4764 break;
794caeb2
PWJ		 4765 case IXGBE_ERR_EEPROM_VERSION:
4766 /* We are running on a pre-production device, log a warning */
849c4542 4767 e_dev_warn("This device is a pre-production adapter/LOM. "
52f33af8 4768 "Please be aware there may be issues associated with "
849c4542
ET		 4769 "your hardware. If you are experiencing problems "
4770 "please contact your Intel or hardware "
4771 "representative who provided you with this "
4772 "hardware.\n");
794caeb2 4773 break;
da4dd0f7 4774 default:
849c4542 4775 e_dev_err("Hardware Error: %d\n", err);
da4dd0f7 4776 }
9a799d71 4777
7086400d
AD		 4778 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
4779
9a799d71 4780 /* reprogram the RAR[0] in case user changed it. */
1d9c0bfd 4781 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, VMDQ_P(0), IXGBE_RAH_AV);
7fa7c9dc
AD		 4782
4783 /* update SAN MAC vmdq pool selection */
4784 if (hw->mac.san_mac_rar_index)
4785 hw->mac.ops.set_vmdq_san_mac(hw, VMDQ_P(0));
1a71ab24 4786
8fecf67c 4787 if (test_bit(__IXGBE_PTP_RUNNING, &adapter->state))
1a71ab24 4788 ixgbe_ptp_reset(adapter);
9a799d71
AK		 4789}
4790
9a799d71
AK		 4791/**
4792 * ixgbe_clean_tx_ring - Free Tx Buffers
9a799d71
AK		 4793 * @tx_ring: ring to be cleaned
4794 **/
b6ec895e 4795static void ixgbe_clean_tx_ring(struct ixgbe_ring *tx_ring)
9a799d71
AK		 4796{
4797 struct ixgbe_tx_buffer *tx_buffer_info;
4798 unsigned long size;
b6ec895e 4799 u16 i;
9a799d71 4800
84418e3b
AD		 4801 /* ring already cleared, nothing to do */
4802 if (!tx_ring->tx_buffer_info)
4803 return;
9a799d71 4804
84418e3b 4805 /* Free all the Tx ring sk_buffs */
9a799d71
AK		 4806 for (i = 0; i < tx_ring->count; i++) {
4807 tx_buffer_info = &tx_ring->tx_buffer_info[i];
b6ec895e 4808 ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer_info);
9a799d71
AK		 4809 }
4810
dad8a3b3
JF		 4811 netdev_tx_reset_queue(txring_txq(tx_ring));
4812
9a799d71
AK		 4813 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
4814 memset(tx_ring->tx_buffer_info, 0, size);
4815
4816 /* Zero out the descriptor ring */
4817 memset(tx_ring->desc, 0, tx_ring->size);
4818
4819 tx_ring->next_to_use = 0;
4820 tx_ring->next_to_clean = 0;
9a799d71
AK		 4821}
4822
4823/**
021230d4 4824 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 4825 * @adapter: board private structure
4826 **/
021230d4 4827static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 4828{
4829 int i;
4830
021230d4 4831 for (i = 0; i < adapter->num_rx_queues; i++)
b6ec895e 4832 ixgbe_clean_rx_ring(adapter->rx_ring[i]);
9a799d71
AK		 4833}
4834
4835/**
021230d4 4836 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 4837 * @adapter: board private structure
4838 **/
021230d4 4839static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 4840{
4841 int i;
4842
021230d4 4843 for (i = 0; i < adapter->num_tx_queues; i++)
b6ec895e 4844 ixgbe_clean_tx_ring(adapter->tx_ring[i]);
9a799d71
AK		 4845}
4846
e4911d57
AD		 4847static void ixgbe_fdir_filter_exit(struct ixgbe_adapter *adapter)
4848{
b67bfe0d 4849 struct hlist_node *node2;
e4911d57
AD		 4850 struct ixgbe_fdir_filter *filter;
4851
4852 spin_lock(&adapter->fdir_perfect_lock);
4853
b67bfe0d 4854 hlist_for_each_entry_safe(filter, node2,
e4911d57
AD		 4855 &adapter->fdir_filter_list, fdir_node) {
4856 hlist_del(&filter->fdir_node);
4857 kfree(filter);
4858 }
4859 adapter->fdir_filter_count = 0;
4860
4861 spin_unlock(&adapter->fdir_perfect_lock);
4862}
4863
9a799d71
AK		 4864void ixgbe_down(struct ixgbe_adapter *adapter)
4865{
4866 struct net_device *netdev = adapter->netdev;
7f821875 4867 struct ixgbe_hw *hw = &adapter->hw;
2a47fa45
JF		 4868 struct net_device *upper;
4869 struct list_head *iter;
9a799d71 4870 u32 rxctrl;
bf29ee6c 4871 int i;
9a799d71
AK		 4872
4873 /* signal that we are down to the interrupt handler */
c3049c8f
MR		 4874 if (test_and_set_bit(__IXGBE_DOWN, &adapter->state))
4875 return; /* do nothing if already down */
9a799d71
AK		 4876
4877 /* disable receives */
7f821875
JB		 4878 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
4879 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71 4880
2d39d576
YZ		 4881 /* disable all enabled rx queues */
4882 for (i = 0; i < adapter->num_rx_queues; i++)
4883 /* this call also flushes the previous write */
4884 ixgbe_disable_rx_queue(adapter, adapter->rx_ring[i]);
4885
032b4325 4886 usleep_range(10000, 20000);
9a799d71 4887
7f821875
JB		 4888 netif_tx_stop_all_queues(netdev);
4889
7086400d 4890 /* call carrier off first to avoid false dev_watchdog timeouts */
c0dfb90e
JF		 4891 netif_carrier_off(netdev);
4892 netif_tx_disable(netdev);
4893
2a47fa45
JF		 4894 /* disable any upper devices */
4895 netdev_for_each_all_upper_dev_rcu(adapter->netdev, upper, iter) {
4896 if (netif_is_macvlan(upper)) {
4897 struct macvlan_dev *vlan = netdev_priv(upper);
4898
4899 if (vlan->fwd_priv) {
4900 netif_tx_stop_all_queues(upper);
4901 netif_carrier_off(upper);
4902 netif_tx_disable(upper);
4903 }
4904 }
4905 }
4906
c0dfb90e
JF		 4907 ixgbe_irq_disable(adapter);
4908
4909 ixgbe_napi_disable_all(adapter);
4910
d034acf1
AD		 4911 adapter->flags2 &= ~(IXGBE_FLAG2_FDIR_REQUIRES_REINIT |
4912 IXGBE_FLAG2_RESET_REQUESTED);
7086400d
AD		 4913 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
4914
4915 del_timer_sync(&adapter->service_timer);
4916
34cecbbf 4917 if (adapter->num_vfs) {
8e34d1aa
AD		 4918 /* Clear EITR Select mapping */
4919 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0);
34cecbbf
AD		 4920
4921 /* Mark all the VFs as inactive */
4922 for (i = 0 ; i < adapter->num_vfs; i++)
3db1cd5c 4923 adapter->vfinfo[i].clear_to_send = false;
34cecbbf 4924
34cecbbf
AD		 4925 /* ping all the active vfs to let them know we are going down */
4926 ixgbe_ping_all_vfs(adapter);
4927
4928 /* Disable all VFTE/VFRE TX/RX */
4929 ixgbe_disable_tx_rx(adapter);
b25ebfd2
PW		 4930 }
4931
7f821875
JB		 4932 /* disable transmits in the hardware now that interrupts are off */
4933 for (i = 0; i < adapter->num_tx_queues; i++) {
bf29ee6c 4934 u8 reg_idx = adapter->tx_ring[i]->reg_idx;
34cecbbf 4935 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH);
7f821875 4936 }
34cecbbf
AD		 4937
4938 /* Disable the Tx DMA engine on 82599 and X540 */
bd508178
AD		 4939 switch (hw->mac.type) {
4940 case ixgbe_mac_82599EB:
b93a2226 4941 case ixgbe_mac_X540:
88512539 4942 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL,
e8e9f696
JP		 4943 (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) &
4944 ~IXGBE_DMATXCTL_TE));
bd508178
AD		 4945 break;
4946 default:
4947 break;
4948 }
7f821875 4949
6f4a0e45
PL		 4950 if (!pci_channel_offline(adapter->pdev))
4951 ixgbe_reset(adapter);
c6ecf39a 4952
ec74a471
ET		 4953 /* power down the optics for 82599 SFP+ fiber */
4954 if (hw->mac.ops.disable_tx_laser)
c6ecf39a
DS		 4955 hw->mac.ops.disable_tx_laser(hw);
4956
9a799d71
AK		 4957 ixgbe_clean_all_tx_rings(adapter);
4958 ixgbe_clean_all_rx_rings(adapter);
4959
5dd2d332 4960#ifdef CONFIG_IXGBE_DCA
96b0e0f6 4961 /* since we reset the hardware DCA settings were cleared */
e35ec126 4962 ixgbe_setup_dca(adapter);
96b0e0f6 4963#endif
9a799d71
AK		 4964}
4965
9a799d71
AK		 4966/**
4967 * ixgbe_tx_timeout - Respond to a Tx Hang
4968 * @netdev: network interface device structure
4969 **/
4970static void ixgbe_tx_timeout(struct net_device *netdev)
4971{
4972 struct ixgbe_adapter *adapter = netdev_priv(netdev);
4973
4974 /* Do the reset outside of interrupt context */
c83c6cbd 4975 ixgbe_tx_timeout_reset(adapter);
9a799d71
AK		 4976}
4977
9a799d71
AK		 4978/**
4979 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
4980 * @adapter: board private structure to initialize
4981 *
4982 * ixgbe_sw_init initializes the Adapter private data structure.
4983 * Fields are initialized based on PCI device information and
4984 * OS network device settings (MTU size).
4985 **/
9f9a12f8 4986static int ixgbe_sw_init(struct ixgbe_adapter *adapter)
9a799d71
AK		 4987{
4988 struct ixgbe_hw *hw = &adapter->hw;
4989 struct pci_dev *pdev = adapter->pdev;
d3cb9869 4990 unsigned int rss, fdir;
cb6d0f5e 4991 u32 fwsm;
7a6b6f51 4992#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4993 int j;
4994 struct tc_configuration *tc;
4995#endif
021230d4 4996
c44ade9e
JB		 4997 /* PCI config space info */
4998
4999 hw->vendor_id = pdev->vendor;
5000 hw->device_id = pdev->device;
5001 hw->revision_id = pdev->revision;
5002 hw->subsystem_vendor_id = pdev->subsystem_vendor;
5003 hw->subsystem_device_id = pdev->subsystem_device;
5004
8fc3bb6d 5005 /* Set common capability flags and settings */
3ed69d7e 5006 rss = min_t(int, IXGBE_MAX_RSS_INDICES, num_online_cpus());
c087663e 5007 adapter->ring_feature[RING_F_RSS].limit = rss;
8fc3bb6d
ET		 5008 adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE;
5009 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
8fc3bb6d
ET		 5010 adapter->max_q_vectors = MAX_Q_VECTORS_82599;
5011 adapter->atr_sample_rate = 20;
d3cb9869
AD		 5012 fdir = min_t(int, IXGBE_MAX_FDIR_INDICES, num_online_cpus());
5013 adapter->ring_feature[RING_F_FDIR].limit = fdir;
8fc3bb6d
ET		 5014 adapter->fdir_pballoc = IXGBE_FDIR_PBALLOC_64K;
5015#ifdef CONFIG_IXGBE_DCA
5016 adapter->flags |= IXGBE_FLAG_DCA_CAPABLE;
5017#endif
5018#ifdef IXGBE_FCOE
5019 adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE;
5020 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
5021#ifdef CONFIG_IXGBE_DCB
5022 /* Default traffic class to use for FCoE */
5023 adapter->fcoe.up = IXGBE_FCOE_DEFTC;
5024#endif /* CONFIG_IXGBE_DCB */
5025#endif /* IXGBE_FCOE */
5026
5027 /* Set MAC specific capability flags and exceptions */
bd508178
AD		 5028 switch (hw->mac.type) {
5029 case ixgbe_mac_82598EB:
8fc3bb6d
ET		 5030 adapter->flags2 &= ~IXGBE_FLAG2_RSC_CAPABLE;
5031 adapter->flags2 &= ~IXGBE_FLAG2_RSC_ENABLED;
5032
bf069c97
DS		 5033 if (hw->device_id == IXGBE_DEV_ID_82598AT)
5034 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
8fc3bb6d 5035
49c7ffbe 5036 adapter->max_q_vectors = MAX_Q_VECTORS_82598;
8fc3bb6d
ET		 5037 adapter->ring_feature[RING_F_FDIR].limit = 0;
5038 adapter->atr_sample_rate = 0;
5039 adapter->fdir_pballoc = 0;
5040#ifdef IXGBE_FCOE
5041 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
5042 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
5043#ifdef CONFIG_IXGBE_DCB
5044 adapter->fcoe.up = 0;
5045#endif /* IXGBE_DCB */
5046#endif /* IXGBE_FCOE */
5047 break;
5048 case ixgbe_mac_82599EB:
5049 if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM)
5050 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
bd508178 5051 break;
b93a2226 5052 case ixgbe_mac_X540:
cb6d0f5e
JK		 5053 fwsm = IXGBE_READ_REG(hw, IXGBE_FWSM);
5054 if (fwsm & IXGBE_FWSM_TS_ENABLED)
5055 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
bd508178
AD		 5056 break;
5057 default:
5058 break;
f8212f97 5059 }
2f90b865 5060
7c8ae65a
AD		 5061#ifdef IXGBE_FCOE
5062 /* FCoE support exists, always init the FCoE lock */
5063 spin_lock_init(&adapter->fcoe.lock);
5064
5065#endif
1fc5f038
AD		 5066 /* n-tuple support exists, always init our spinlock */
5067 spin_lock_init(&adapter->fdir_perfect_lock);
5068
7a6b6f51 5069#ifdef CONFIG_IXGBE_DCB
4de2a022
JF		 5070 switch (hw->mac.type) {
5071 case ixgbe_mac_X540:
5072 adapter->dcb_cfg.num_tcs.pg_tcs = X540_TRAFFIC_CLASS;
5073 adapter->dcb_cfg.num_tcs.pfc_tcs = X540_TRAFFIC_CLASS;
5074 break;
5075 default:
5076 adapter->dcb_cfg.num_tcs.pg_tcs = MAX_TRAFFIC_CLASS;
5077 adapter->dcb_cfg.num_tcs.pfc_tcs = MAX_TRAFFIC_CLASS;
5078 break;
5079 }
5080
2f90b865
AD		 5081 /* Configure DCB traffic classes */
5082 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
5083 tc = &adapter->dcb_cfg.tc_config[j];
5084 tc->path[DCB_TX_CONFIG].bwg_id = 0;
5085 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
5086 tc->path[DCB_RX_CONFIG].bwg_id = 0;
5087 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
5088 tc->dcb_pfc = pfc_disabled;
5089 }
4de2a022
JF		 5090
5091 /* Initialize default user to priority mapping, UPx->TC0 */
5092 tc = &adapter->dcb_cfg.tc_config[0];
5093 tc->path[DCB_TX_CONFIG].up_to_tc_bitmap = 0xFF;
5094 tc->path[DCB_RX_CONFIG].up_to_tc_bitmap = 0xFF;
5095
2f90b865
AD		 5096 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
5097 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
264857b8 5098 adapter->dcb_cfg.pfc_mode_enable = false;
2f90b865 5099 adapter->dcb_set_bitmap = 0x00;
3032309b 5100 adapter->dcbx_cap = DCB_CAP_DCBX_HOST | DCB_CAP_DCBX_VER_CEE;
f525c6d2
JF		 5101 memcpy(&adapter->temp_dcb_cfg, &adapter->dcb_cfg,
5102 sizeof(adapter->temp_dcb_cfg));
2f90b865
AD		 5103
5104#endif
9a799d71
AK		 5105
5106 /* default flow control settings */
cd7664f6 5107 hw->fc.requested_mode = ixgbe_fc_full;
71fd570b 5108 hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */
9da712d2 5109 ixgbe_pbthresh_setup(adapter);
2b9ade93
JB		 5110 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
5111 hw->fc.send_xon = true;
73d80953 5112 hw->fc.disable_fc_autoneg = ixgbe_device_supports_autoneg_fc(hw);
9a799d71 5113
99d74487 5114#ifdef CONFIG_PCI_IOV
170e8543
JK		 5115 if (max_vfs > 0)
5116 e_dev_warn("Enabling SR-IOV VFs using the max_vfs module parameter is deprecated - please use the pci sysfs interface instead.\n");
5117
99d74487 5118 /* assign number of SR-IOV VFs */
170e8543 5119 if (hw->mac.type != ixgbe_mac_82598EB) {
dcc23e3a 5120 if (max_vfs > IXGBE_MAX_VFS_DRV_LIMIT) {
170e8543
JK		 5121 adapter->num_vfs = 0;
5122 e_dev_warn("max_vfs parameter out of range. Not assigning any SR-IOV VFs\n");
5123 } else {
5124 adapter->num_vfs = max_vfs;
5125 }
5126 }
5127#endif /* CONFIG_PCI_IOV */
99d74487 5128
30efa5a3 5129 /* enable itr by default in dynamic mode */
f7554a2b 5130 adapter->rx_itr_setting = 1;
f7554a2b 5131 adapter->tx_itr_setting = 1;
30efa5a3 5132
30efa5a3
JB		 5133 /* set default ring sizes */
5134 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
5135 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
5136
bd198058 5137 /* set default work limits */
59224555 5138 adapter->tx_work_limit = IXGBE_DEFAULT_TX_WORK;
bd198058 5139
9a799d71 5140 /* initialize eeprom parameters */
c44ade9e 5141 if (ixgbe_init_eeprom_params_generic(hw)) {
849c4542 5142 e_dev_err("EEPROM initialization failed\n");
9a799d71
AK		 5143 return -EIO;
5144 }
5145
2a47fa45
JF		 5146 /* PF holds first pool slot */
5147 set_bit(0, &adapter->fwd_bitmask);
9a799d71
AK		 5148 set_bit(__IXGBE_DOWN, &adapter->state);
5149
5150 return 0;
5151}
5152
5153/**
5154 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
3a581073 5155 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 5156 *
5157 * Return 0 on success, negative on failure
5158 **/
b6ec895e 5159int ixgbe_setup_tx_resources(struct ixgbe_ring *tx_ring)
9a799d71 5160{
b6ec895e 5161 struct device *dev = tx_ring->dev;
de88eeeb
AD		 5162 int orig_node = dev_to_node(dev);
5163 int numa_node = -1;
9a799d71
AK		 5164 int size;
5165
3a581073 5166 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
de88eeeb
AD		 5167
5168 if (tx_ring->q_vector)
5169 numa_node = tx_ring->q_vector->numa_node;
5170
5171 tx_ring->tx_buffer_info = vzalloc_node(size, numa_node);
1a6c14a2 5172 if (!tx_ring->tx_buffer_info)
89bf67f1 5173 tx_ring->tx_buffer_info = vzalloc(size);
e01c31a5
JB		 5174 if (!tx_ring->tx_buffer_info)
5175 goto err;
9a799d71 5176
827da44c
JS		 5177 u64_stats_init(&tx_ring->syncp);
5178
9a799d71 5179 /* round up to nearest 4K */
12207e49 5180 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
3a581073 5181 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 5182
de88eeeb
AD		 5183 set_dev_node(dev, numa_node);
5184 tx_ring->desc = dma_alloc_coherent(dev,
5185 tx_ring->size,
5186 &tx_ring->dma,
5187 GFP_KERNEL);
5188 set_dev_node(dev, orig_node);
5189 if (!tx_ring->desc)
5190 tx_ring->desc = dma_alloc_coherent(dev, tx_ring->size,
5191 &tx_ring->dma, GFP_KERNEL);
e01c31a5
JB		 5192 if (!tx_ring->desc)
5193 goto err;
9a799d71 5194
3a581073
JB		 5195 tx_ring->next_to_use = 0;
5196 tx_ring->next_to_clean = 0;
9a799d71 5197 return 0;
e01c31a5
JB		 5198
5199err:
5200 vfree(tx_ring->tx_buffer_info);
5201 tx_ring->tx_buffer_info = NULL;
b6ec895e 5202 dev_err(dev, "Unable to allocate memory for the Tx descriptor ring\n");
e01c31a5 5203 return -ENOMEM;
9a799d71
AK		 5204}
5205
69888674
AD		 5206/**
5207 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
5208 * @adapter: board private structure
5209 *
5210 * If this function returns with an error, then it's possible one or
5211 * more of the rings is populated (while the rest are not). It is the
5212 * callers duty to clean those orphaned rings.
5213 *
5214 * Return 0 on success, negative on failure
5215 **/
5216static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
5217{
5218 int i, err = 0;
5219
5220 for (i = 0; i < adapter->num_tx_queues; i++) {
b6ec895e 5221 err = ixgbe_setup_tx_resources(adapter->tx_ring[i]);
69888674
AD		 5222 if (!err)
5223 continue;
de3d5b94 5224
396e799c 5225 e_err(probe, "Allocation for Tx Queue %u failed\n", i);
de3d5b94 5226 goto err_setup_tx;
69888674
AD		 5227 }
5228
de3d5b94
AD		 5229 return 0;
5230err_setup_tx:
5231 /* rewind the index freeing the rings as we go */
5232 while (i--)
5233 ixgbe_free_tx_resources(adapter->tx_ring[i]);
69888674
AD		 5234 return err;
5235}
5236
9a799d71
AK		 5237/**
5238 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
3a581073 5239 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 5240 *
5241 * Returns 0 on success, negative on failure
5242 **/
b6ec895e 5243int ixgbe_setup_rx_resources(struct ixgbe_ring *rx_ring)
9a799d71 5244{
b6ec895e 5245 struct device *dev = rx_ring->dev;
de88eeeb
AD		 5246 int orig_node = dev_to_node(dev);
5247 int numa_node = -1;
021230d4 5248 int size;
9a799d71 5249
3a581073 5250 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
de88eeeb
AD		 5251
5252 if (rx_ring->q_vector)
5253 numa_node = rx_ring->q_vector->numa_node;
5254
5255 rx_ring->rx_buffer_info = vzalloc_node(size, numa_node);
1a6c14a2 5256 if (!rx_ring->rx_buffer_info)
89bf67f1 5257 rx_ring->rx_buffer_info = vzalloc(size);
b6ec895e
AD		 5258 if (!rx_ring->rx_buffer_info)
5259 goto err;
9a799d71 5260
827da44c
JS		 5261 u64_stats_init(&rx_ring->syncp);
5262
9a799d71 5263 /* Round up to nearest 4K */
3a581073
JB		 5264 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
5265 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 5266
de88eeeb
AD		 5267 set_dev_node(dev, numa_node);
5268 rx_ring->desc = dma_alloc_coherent(dev,
5269 rx_ring->size,
5270 &rx_ring->dma,
5271 GFP_KERNEL);
5272 set_dev_node(dev, orig_node);
5273 if (!rx_ring->desc)
5274 rx_ring->desc = dma_alloc_coherent(dev, rx_ring->size,
5275 &rx_ring->dma, GFP_KERNEL);
b6ec895e
AD		 5276 if (!rx_ring->desc)
5277 goto err;
9a799d71 5278
3a581073
JB		 5279 rx_ring->next_to_clean = 0;
5280 rx_ring->next_to_use = 0;
9a799d71
AK		 5281
5282 return 0;
b6ec895e
AD		 5283err:
5284 vfree(rx_ring->rx_buffer_info);
5285 rx_ring->rx_buffer_info = NULL;
5286 dev_err(dev, "Unable to allocate memory for the Rx descriptor ring\n");
177db6ff 5287 return -ENOMEM;
9a799d71
AK		 5288}
5289
69888674
AD		 5290/**
5291 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
5292 * @adapter: board private structure
5293 *
5294 * If this function returns with an error, then it's possible one or
5295 * more of the rings is populated (while the rest are not). It is the
5296 * callers duty to clean those orphaned rings.
5297 *
5298 * Return 0 on success, negative on failure
5299 **/
69888674
AD		 5300static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
5301{
5302 int i, err = 0;
5303
5304 for (i = 0; i < adapter->num_rx_queues; i++) {
b6ec895e 5305 err = ixgbe_setup_rx_resources(adapter->rx_ring[i]);
69888674
AD		 5306 if (!err)
5307 continue;
de3d5b94 5308
396e799c 5309 e_err(probe, "Allocation for Rx Queue %u failed\n", i);
de3d5b94 5310 goto err_setup_rx;
69888674
AD		 5311 }
5312
7c8ae65a
AD		 5313#ifdef IXGBE_FCOE
5314 err = ixgbe_setup_fcoe_ddp_resources(adapter);
5315 if (!err)
5316#endif
5317 return 0;
de3d5b94
AD		 5318err_setup_rx:
5319 /* rewind the index freeing the rings as we go */
5320 while (i--)
5321 ixgbe_free_rx_resources(adapter->rx_ring[i]);
69888674
AD		 5322 return err;
5323}
5324
9a799d71
AK		 5325/**
5326 * ixgbe_free_tx_resources - Free Tx Resources per Queue
9a799d71
AK		 5327 * @tx_ring: Tx descriptor ring for a specific queue
5328 *
5329 * Free all transmit software resources
5330 **/
b6ec895e 5331void ixgbe_free_tx_resources(struct ixgbe_ring *tx_ring)
9a799d71 5332{
b6ec895e 5333 ixgbe_clean_tx_ring(tx_ring);
9a799d71
AK		 5334
5335 vfree(tx_ring->tx_buffer_info);
5336 tx_ring->tx_buffer_info = NULL;
5337
b6ec895e
AD		 5338 /* if not set, then don't free */
5339 if (!tx_ring->desc)
5340 return;
5341
5342 dma_free_coherent(tx_ring->dev, tx_ring->size,
5343 tx_ring->desc, tx_ring->dma);
9a799d71
AK		 5344
5345 tx_ring->desc = NULL;
5346}
5347
5348/**
5349 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
5350 * @adapter: board private structure
5351 *
5352 * Free all transmit software resources
5353 **/
5354static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
5355{
5356 int i;
5357
5358 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 5359 if (adapter->tx_ring[i]->desc)
b6ec895e 5360 ixgbe_free_tx_resources(adapter->tx_ring[i]);
9a799d71
AK		 5361}
5362
5363/**
b4617240 5364 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 5365 * @rx_ring: ring to clean the resources from
5366 *
5367 * Free all receive software resources
5368 **/
b6ec895e 5369void ixgbe_free_rx_resources(struct ixgbe_ring *rx_ring)
9a799d71 5370{
b6ec895e 5371 ixgbe_clean_rx_ring(rx_ring);
9a799d71
AK		 5372
5373 vfree(rx_ring->rx_buffer_info);
5374 rx_ring->rx_buffer_info = NULL;
5375
b6ec895e
AD		 5376 /* if not set, then don't free */
5377 if (!rx_ring->desc)
5378 return;
5379
5380 dma_free_coherent(rx_ring->dev, rx_ring->size,
5381 rx_ring->desc, rx_ring->dma);
9a799d71
AK		 5382
5383 rx_ring->desc = NULL;
5384}
5385
5386/**
5387 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
5388 * @adapter: board private structure
5389 *
5390 * Free all receive software resources
5391 **/
5392static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
5393{
5394 int i;
5395
7c8ae65a
AD		 5396#ifdef IXGBE_FCOE
5397 ixgbe_free_fcoe_ddp_resources(adapter);
5398
5399#endif
9a799d71 5400 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 5401 if (adapter->rx_ring[i]->desc)
b6ec895e 5402 ixgbe_free_rx_resources(adapter->rx_ring[i]);
9a799d71
AK		 5403}
5404
9a799d71
AK		 5405/**
5406 * ixgbe_change_mtu - Change the Maximum Transfer Unit
5407 * @netdev: network interface device structure
5408 * @new_mtu: new value for maximum frame size
5409 *
5410 * Returns 0 on success, negative on failure
5411 **/
5412static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
5413{
5414 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5415 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
5416
42c783c5 5417 /* MTU < 68 is an error and causes problems on some kernels */
655309e9
AD		 5418 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
5419 return -EINVAL;
5420
5421 /*
872844dd
AD		 5422 * For 82599EB we cannot allow legacy VFs to enable their receive
5423 * paths when MTU greater than 1500 is configured. So display a
5424 * warning that legacy VFs will be disabled.
655309e9
AD		 5425 */
5426 if ((adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) &&
5427 (adapter->hw.mac.type == ixgbe_mac_82599EB) &&
c560451c 5428 (max_frame > (ETH_FRAME_LEN + ETH_FCS_LEN)))
872844dd 5429 e_warn(probe, "Setting MTU > 1500 will disable legacy VFs\n");
9a799d71 5430
396e799c 5431 e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu);
655309e9 5432
021230d4 5433 /* must set new MTU before calling down or up */
9a799d71
AK		 5434 netdev->mtu = new_mtu;
5435
d4f80882
AV		 5436 if (netif_running(netdev))
5437 ixgbe_reinit_locked(adapter);
9a799d71
AK		 5438
5439 return 0;
5440}
5441
5442/**
5443 * ixgbe_open - Called when a network interface is made active
5444 * @netdev: network interface device structure
5445 *
5446 * Returns 0 on success, negative value on failure
5447 *
5448 * The open entry point is called when a network interface is made
5449 * active by the system (IFF_UP). At this point all resources needed
5450 * for transmit and receive operations are allocated, the interrupt
5451 * handler is registered with the OS, the watchdog timer is started,
5452 * and the stack is notified that the interface is ready.
5453 **/
5454static int ixgbe_open(struct net_device *netdev)
5455{
5456 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2a47fa45 5457 int err, queues;
4bebfaa5
AK		 5458
5459 /* disallow open during test */
5460 if (test_bit(__IXGBE_TESTING, &adapter->state))
5461 return -EBUSY;
9a799d71 5462
54386467
JB		 5463 netif_carrier_off(netdev);
5464
9a799d71
AK		 5465 /* allocate transmit descriptors */
5466 err = ixgbe_setup_all_tx_resources(adapter);
5467 if (err)
5468 goto err_setup_tx;
5469
9a799d71
AK		 5470 /* allocate receive descriptors */
5471 err = ixgbe_setup_all_rx_resources(adapter);
5472 if (err)
5473 goto err_setup_rx;
5474
5475 ixgbe_configure(adapter);
5476
021230d4 5477 err = ixgbe_request_irq(adapter);
9a799d71
AK		 5478 if (err)
5479 goto err_req_irq;
5480
ac802f5d 5481 /* Notify the stack of the actual queue counts. */
2a47fa45
JF		 5482 if (adapter->num_rx_pools > 1)
5483 queues = adapter->num_rx_queues_per_pool;
5484 else
5485 queues = adapter->num_tx_queues;
5486
5487 err = netif_set_real_num_tx_queues(netdev, queues);
ac802f5d
AD		 5488 if (err)
5489 goto err_set_queues;
5490
2a47fa45
JF		 5491 if (adapter->num_rx_pools > 1 &&
5492 adapter->num_rx_queues > IXGBE_MAX_L2A_QUEUES)
5493 queues = IXGBE_MAX_L2A_QUEUES;
5494 else
5495 queues = adapter->num_rx_queues;
5496 err = netif_set_real_num_rx_queues(netdev, queues);
ac802f5d
AD		 5497 if (err)
5498 goto err_set_queues;
5499
1a71ab24 5500 ixgbe_ptp_init(adapter);
1a71ab24 5501
c7ccde0f 5502 ixgbe_up_complete(adapter);
9a799d71
AK		 5503
5504 return 0;
5505
ac802f5d
AD		 5506err_set_queues:
5507 ixgbe_free_irq(adapter);
9a799d71 5508err_req_irq:
a20a1199 5509 ixgbe_free_all_rx_resources(adapter);
de3d5b94 5510err_setup_rx:
a20a1199 5511 ixgbe_free_all_tx_resources(adapter);
de3d5b94 5512err_setup_tx:
9a799d71
AK		 5513 ixgbe_reset(adapter);
5514
5515 return err;
5516}
5517
5518/**
5519 * ixgbe_close - Disables a network interface
5520 * @netdev: network interface device structure
5521 *
5522 * Returns 0, this is not allowed to fail
5523 *
5524 * The close entry point is called when an interface is de-activated
5525 * by the OS. The hardware is still under the drivers control, but
5526 * needs to be disabled. A global MAC reset is issued to stop the
5527 * hardware, and all transmit and receive resources are freed.
5528 **/
5529static int ixgbe_close(struct net_device *netdev)
5530{
5531 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71 5532
1a71ab24 5533 ixgbe_ptp_stop(adapter);
1a71ab24 5534
9a799d71
AK		 5535 ixgbe_down(adapter);
5536 ixgbe_free_irq(adapter);
5537
e4911d57
AD		 5538 ixgbe_fdir_filter_exit(adapter);
5539
9a799d71
AK		 5540 ixgbe_free_all_tx_resources(adapter);
5541 ixgbe_free_all_rx_resources(adapter);
5542
5eba3699 5543 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5544
5545 return 0;
5546}
5547
b3c8b4ba
AD		 5548#ifdef CONFIG_PM
5549static int ixgbe_resume(struct pci_dev *pdev)
5550{
c60fbb00
AD		 5551 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
5552 struct net_device *netdev = adapter->netdev;
b3c8b4ba
AD		 5553 u32 err;
5554
0391bbe3 5555 adapter->hw.hw_addr = adapter->io_addr;
b3c8b4ba
AD		 5556 pci_set_power_state(pdev, PCI_D0);
5557 pci_restore_state(pdev);
656ab817
DS		 5558 /*
5559 * pci_restore_state clears dev->state_saved so call
5560 * pci_save_state to restore it.
5561 */
5562 pci_save_state(pdev);
9ce77666 5563
5564 err = pci_enable_device_mem(pdev);
b3c8b4ba 5565 if (err) {
849c4542 5566 e_dev_err("Cannot enable PCI device from suspend\n");
b3c8b4ba
AD		 5567 return err;
5568 }
5569 pci_set_master(pdev);
5570
dd4d8ca6 5571 pci_wake_from_d3(pdev, false);
b3c8b4ba 5572
b3c8b4ba
AD		 5573 ixgbe_reset(adapter);
5574
495dce12
WJP		 5575 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
5576
ac802f5d
AD		 5577 rtnl_lock();
5578 err = ixgbe_init_interrupt_scheme(adapter);
5579 if (!err && netif_running(netdev))
c60fbb00 5580 err = ixgbe_open(netdev);
ac802f5d
AD		 5581
5582 rtnl_unlock();
5583
5584 if (err)
5585 return err;
b3c8b4ba
AD		 5586
5587 netif_device_attach(netdev);
5588
5589 return 0;
5590}
b3c8b4ba 5591#endif /* CONFIG_PM */
9d8d05ae
RW		 5592
5593static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake)
b3c8b4ba 5594{
c60fbb00
AD		 5595 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
5596 struct net_device *netdev = adapter->netdev;
e8e26350
PW		 5597 struct ixgbe_hw *hw = &adapter->hw;
5598 u32 ctrl, fctrl;
5599 u32 wufc = adapter->wol;
b3c8b4ba
AD		 5600#ifdef CONFIG_PM
5601 int retval = 0;
5602#endif
5603
5604 netif_device_detach(netdev);
5605
499ab5cc 5606 rtnl_lock();
b3c8b4ba
AD		 5607 if (netif_running(netdev)) {
5608 ixgbe_down(adapter);
5609 ixgbe_free_irq(adapter);
5610 ixgbe_free_all_tx_resources(adapter);
5611 ixgbe_free_all_rx_resources(adapter);
5612 }
499ab5cc 5613 rtnl_unlock();
b3c8b4ba 5614
5f5ae6fc
AD		 5615 ixgbe_clear_interrupt_scheme(adapter);
5616
b3c8b4ba
AD		 5617#ifdef CONFIG_PM
5618 retval = pci_save_state(pdev);
5619 if (retval)
5620 return retval;
4df10466 5621
b3c8b4ba 5622#endif
f4f1040a
JK		 5623 if (hw->mac.ops.stop_link_on_d3)
5624 hw->mac.ops.stop_link_on_d3(hw);
5625
e8e26350
PW		 5626 if (wufc) {
5627 ixgbe_set_rx_mode(netdev);
b3c8b4ba 5628
ec74a471
ET		 5629 /* enable the optics for 82599 SFP+ fiber as we can WoL */
5630 if (hw->mac.ops.enable_tx_laser)
c509e754
DS		 5631 hw->mac.ops.enable_tx_laser(hw);
5632
e8e26350
PW		 5633 /* turn on all-multi mode if wake on multicast is enabled */
5634 if (wufc & IXGBE_WUFC_MC) {
5635 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5636 fctrl |= IXGBE_FCTRL_MPE;
5637 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
5638 }
5639
5640 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
5641 ctrl |= IXGBE_CTRL_GIO_DIS;
5642 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
5643
5644 IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc);
5645 } else {
5646 IXGBE_WRITE_REG(hw, IXGBE_WUC, 0);
5647 IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0);
5648 }
5649
bd508178
AD		 5650 switch (hw->mac.type) {
5651 case ixgbe_mac_82598EB:
dd4d8ca6 5652 pci_wake_from_d3(pdev, false);
bd508178
AD		 5653 break;
5654 case ixgbe_mac_82599EB:
b93a2226 5655 case ixgbe_mac_X540:
bd508178
AD		 5656 pci_wake_from_d3(pdev, !!wufc);
5657 break;
5658 default:
5659 break;
5660 }
b3c8b4ba 5661
9d8d05ae
RW		 5662 *enable_wake = !!wufc;
5663
b3c8b4ba
AD		 5664 ixgbe_release_hw_control(adapter);
5665
5666 pci_disable_device(pdev);
5667
9d8d05ae
RW		 5668 return 0;
5669}
5670
5671#ifdef CONFIG_PM
5672static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
5673{
5674 int retval;
5675 bool wake;
5676
5677 retval = __ixgbe_shutdown(pdev, &wake);
5678 if (retval)
5679 return retval;
5680
5681 if (wake) {
5682 pci_prepare_to_sleep(pdev);
5683 } else {
5684 pci_wake_from_d3(pdev, false);
5685 pci_set_power_state(pdev, PCI_D3hot);
5686 }
b3c8b4ba
AD		 5687
5688 return 0;
5689}
9d8d05ae 5690#endif /* CONFIG_PM */
b3c8b4ba
AD		 5691
5692static void ixgbe_shutdown(struct pci_dev *pdev)
5693{
9d8d05ae
RW		 5694 bool wake;
5695
5696 __ixgbe_shutdown(pdev, &wake);
5697
5698 if (system_state == SYSTEM_POWER_OFF) {
5699 pci_wake_from_d3(pdev, wake);
5700 pci_set_power_state(pdev, PCI_D3hot);
5701 }
b3c8b4ba
AD		 5702}
5703
9a799d71
AK		 5704/**
5705 * ixgbe_update_stats - Update the board statistics counters.
5706 * @adapter: board private structure
5707 **/
5708void ixgbe_update_stats(struct ixgbe_adapter *adapter)
5709{
2d86f139 5710 struct net_device *netdev = adapter->netdev;
9a799d71 5711 struct ixgbe_hw *hw = &adapter->hw;
5b7da515 5712 struct ixgbe_hw_stats *hwstats = &adapter->stats;
6f11eef7
AV		 5713 u64 total_mpc = 0;
5714 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
5b7da515
AD		 5715 u64 non_eop_descs = 0, restart_queue = 0, tx_busy = 0;
5716 u64 alloc_rx_page_failed = 0, alloc_rx_buff_failed = 0;
8a0da21b 5717 u64 bytes = 0, packets = 0, hw_csum_rx_error = 0;
9a799d71 5718
d08935c2
DS		 5719 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5720 test_bit(__IXGBE_RESETTING, &adapter->state))
5721 return;
5722
94b982b2 5723 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 5724 u64 rsc_count = 0;
94b982b2 5725 u64 rsc_flush = 0;
94b982b2 5726 for (i = 0; i < adapter->num_rx_queues; i++) {
5b7da515
AD		 5727 rsc_count += adapter->rx_ring[i]->rx_stats.rsc_count;
5728 rsc_flush += adapter->rx_ring[i]->rx_stats.rsc_flush;
94b982b2
MC		 5729 }
5730 adapter->rsc_total_count = rsc_count;
5731 adapter->rsc_total_flush = rsc_flush;
d51019a4
PW		 5732 }
5733
5b7da515
AD		 5734 for (i = 0; i < adapter->num_rx_queues; i++) {
5735 struct ixgbe_ring *rx_ring = adapter->rx_ring[i];
5736 non_eop_descs += rx_ring->rx_stats.non_eop_descs;
5737 alloc_rx_page_failed += rx_ring->rx_stats.alloc_rx_page_failed;
5738 alloc_rx_buff_failed += rx_ring->rx_stats.alloc_rx_buff_failed;
8a0da21b 5739 hw_csum_rx_error += rx_ring->rx_stats.csum_err;
5b7da515
AD		 5740 bytes += rx_ring->stats.bytes;
5741 packets += rx_ring->stats.packets;
5742 }
5743 adapter->non_eop_descs = non_eop_descs;
5744 adapter->alloc_rx_page_failed = alloc_rx_page_failed;
5745 adapter->alloc_rx_buff_failed = alloc_rx_buff_failed;
8a0da21b 5746 adapter->hw_csum_rx_error = hw_csum_rx_error;
5b7da515
AD		 5747 netdev->stats.rx_bytes = bytes;
5748 netdev->stats.rx_packets = packets;
5749
5750 bytes = 0;
5751 packets = 0;
7ca3bc58 5752 /* gather some stats to the adapter struct that are per queue */
5b7da515
AD		 5753 for (i = 0; i < adapter->num_tx_queues; i++) {
5754 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
5755 restart_queue += tx_ring->tx_stats.restart_queue;
5756 tx_busy += tx_ring->tx_stats.tx_busy;
5757 bytes += tx_ring->stats.bytes;
5758 packets += tx_ring->stats.packets;
5759 }
eb985f09 5760 adapter->restart_queue = restart_queue;
5b7da515
AD		 5761 adapter->tx_busy = tx_busy;
5762 netdev->stats.tx_bytes = bytes;
5763 netdev->stats.tx_packets = packets;
7ca3bc58 5764
7ca647bd 5765 hwstats->crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
1a70db4b
ET		 5766
5767 /* 8 register reads */
6f11eef7
AV		 5768 for (i = 0; i < 8; i++) {
5769 /* for packet buffers not used, the register should read 0 */
5770 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
5771 missed_rx += mpc;
7ca647bd
JP		 5772 hwstats->mpc[i] += mpc;
5773 total_mpc += hwstats->mpc[i];
1a70db4b
ET		 5774 hwstats->pxontxc[i] += IXGBE_READ_REG(hw, IXGBE_PXONTXC(i));
5775 hwstats->pxofftxc[i] += IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(i));
bd508178
AD		 5776 switch (hw->mac.type) {
5777 case ixgbe_mac_82598EB:
1a70db4b
ET		 5778 hwstats->rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
5779 hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
5780 hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
7ca647bd
JP		 5781 hwstats->pxonrxc[i] +=
5782 IXGBE_READ_REG(hw, IXGBE_PXONRXC(i));
bd508178
AD		 5783 break;
5784 case ixgbe_mac_82599EB:
b93a2226 5785 case ixgbe_mac_X540:
bd508178
AD		 5786 hwstats->pxonrxc[i] +=
5787 IXGBE_READ_REG(hw, IXGBE_PXONRXCNT(i));
bd508178
AD		 5788 break;
5789 default:
5790 break;
e8e26350 5791 }
6f11eef7 5792 }
1a70db4b
ET		 5793
5794 /*16 register reads */
5795 for (i = 0; i < 16; i++) {
5796 hwstats->qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
5797 hwstats->qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
5798 if ((hw->mac.type == ixgbe_mac_82599EB) ||
5799 (hw->mac.type == ixgbe_mac_X540)) {
5800 hwstats->qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC_L(i));
5801 IXGBE_READ_REG(hw, IXGBE_QBTC_H(i)); /* to clear */
5802 hwstats->qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC_L(i));
5803 IXGBE_READ_REG(hw, IXGBE_QBRC_H(i)); /* to clear */
5804 }
5805 }
5806
7ca647bd 5807 hwstats->gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
6f11eef7 5808 /* work around hardware counting issue */
7ca647bd 5809 hwstats->gprc -= missed_rx;
6f11eef7 5810
c84d324c
JF		 5811 ixgbe_update_xoff_received(adapter);
5812
6f11eef7 5813 /* 82598 hardware only has a 32 bit counter in the high register */
bd508178
AD		 5814 switch (hw->mac.type) {
5815 case ixgbe_mac_82598EB:
5816 hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
bd508178
AD		 5817 hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
5818 hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
5819 hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORH);
5820 break;
b93a2226 5821 case ixgbe_mac_X540:
58f6bcf9
ET		 5822 /* OS2BMC stats are X540 only*/
5823 hwstats->o2bgptc += IXGBE_READ_REG(hw, IXGBE_O2BGPTC);
5824 hwstats->o2bspc += IXGBE_READ_REG(hw, IXGBE_O2BSPC);
5825 hwstats->b2ospc += IXGBE_READ_REG(hw, IXGBE_B2OSPC);
5826 hwstats->b2ogprc += IXGBE_READ_REG(hw, IXGBE_B2OGPRC);
5827 case ixgbe_mac_82599EB:
a4d4f629
AD		 5828 for (i = 0; i < 16; i++)
5829 adapter->hw_rx_no_dma_resources +=
5830 IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
7ca647bd 5831 hwstats->gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
bd508178 5832 IXGBE_READ_REG(hw, IXGBE_GORCH); /* to clear */
7ca647bd 5833 hwstats->gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
bd508178 5834 IXGBE_READ_REG(hw, IXGBE_GOTCH); /* to clear */
7ca647bd 5835 hwstats->tor += IXGBE_READ_REG(hw, IXGBE_TORL);
bd508178 5836 IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */
7ca647bd 5837 hwstats->lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
7ca647bd
JP		 5838 hwstats->fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
5839 hwstats->fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
6d45522c 5840#ifdef IXGBE_FCOE
7ca647bd
JP		 5841 hwstats->fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
5842 hwstats->fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
5843 hwstats->fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
5844 hwstats->fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
5845 hwstats->fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
5846 hwstats->fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
7b859ebc 5847 /* Add up per cpu counters for total ddp aloc fail */
5a1ee270
AD		 5848 if (adapter->fcoe.ddp_pool) {
5849 struct ixgbe_fcoe *fcoe = &adapter->fcoe;
5850 struct ixgbe_fcoe_ddp_pool *ddp_pool;
5851 unsigned int cpu;
5852 u64 noddp = 0, noddp_ext_buff = 0;
7b859ebc 5853 for_each_possible_cpu(cpu) {
5a1ee270
AD		 5854 ddp_pool = per_cpu_ptr(fcoe->ddp_pool, cpu);
5855 noddp += ddp_pool->noddp;
5856 noddp_ext_buff += ddp_pool->noddp_ext_buff;
7b859ebc 5857 }
5a1ee270
AD		 5858 hwstats->fcoe_noddp = noddp;
5859 hwstats->fcoe_noddp_ext_buff = noddp_ext_buff;
7b859ebc 5860 }
6d45522c 5861#endif /* IXGBE_FCOE */
bd508178
AD		 5862 break;
5863 default:
5864 break;
e8e26350 5865 }
9a799d71 5866 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
7ca647bd
JP		 5867 hwstats->bprc += bprc;
5868 hwstats->mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
e8e26350 5869 if (hw->mac.type == ixgbe_mac_82598EB)
7ca647bd
JP		 5870 hwstats->mprc -= bprc;
5871 hwstats->roc += IXGBE_READ_REG(hw, IXGBE_ROC);
5872 hwstats->prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
5873 hwstats->prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
5874 hwstats->prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
5875 hwstats->prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
5876 hwstats->prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
5877 hwstats->prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
5878 hwstats->rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
6f11eef7 5879 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
7ca647bd 5880 hwstats->lxontxc += lxon;
6f11eef7 5881 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
7ca647bd 5882 hwstats->lxofftxc += lxoff;
7ca647bd
JP		 5883 hwstats->gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
5884 hwstats->mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
6f11eef7
AV		 5885 /*
5886 * 82598 errata - tx of flow control packets is included in tx counters
5887 */
5888 xon_off_tot = lxon + lxoff;
7ca647bd
JP		 5889 hwstats->gptc -= xon_off_tot;
5890 hwstats->mptc -= xon_off_tot;
5891 hwstats->gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
5892 hwstats->ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5893 hwstats->rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
5894 hwstats->rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
5895 hwstats->tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
5896 hwstats->ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
5897 hwstats->ptc64 -= xon_off_tot;
5898 hwstats->ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
5899 hwstats->ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
5900 hwstats->ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
5901 hwstats->ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
5902 hwstats->ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
5903 hwstats->bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
9a799d71
AK		 5904
5905 /* Fill out the OS statistics structure */
7ca647bd 5906 netdev->stats.multicast = hwstats->mprc;
9a799d71
AK		 5907
5908 /* Rx Errors */
7ca647bd 5909 netdev->stats.rx_errors = hwstats->crcerrs + hwstats->rlec;
2d86f139 5910 netdev->stats.rx_dropped = 0;
7ca647bd
JP		 5911 netdev->stats.rx_length_errors = hwstats->rlec;
5912 netdev->stats.rx_crc_errors = hwstats->crcerrs;
2d86f139 5913 netdev->stats.rx_missed_errors = total_mpc;
9a799d71
AK		 5914}
5915
5916/**
d034acf1 5917 * ixgbe_fdir_reinit_subtask - worker thread to reinit FDIR filter table
49ce9c2c 5918 * @adapter: pointer to the device adapter structure
9a799d71 5919 **/
d034acf1 5920static void ixgbe_fdir_reinit_subtask(struct ixgbe_adapter *adapter)
9a799d71 5921{
cf8280ee 5922 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a 5923 int i;
cf8280ee 5924
d034acf1
AD		 5925 if (!(adapter->flags2 & IXGBE_FLAG2_FDIR_REQUIRES_REINIT))
5926 return;
5927
5928 adapter->flags2 &= ~IXGBE_FLAG2_FDIR_REQUIRES_REINIT;
22d5a71b 5929
d034acf1 5930 /* if interface is down do nothing */
fe49f04a 5931 if (test_bit(__IXGBE_DOWN, &adapter->state))
d034acf1
AD		 5932 return;
5933
5934 /* do nothing if we are not using signature filters */
5935 if (!(adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE))
5936 return;
5937
5938 adapter->fdir_overflow++;
5939
93c52dd0
AD		 5940 if (ixgbe_reinit_fdir_tables_82599(hw) == 0) {
5941 for (i = 0; i < adapter->num_tx_queues; i++)
5942 set_bit(__IXGBE_TX_FDIR_INIT_DONE,
f0f9778d 5943 &(adapter->tx_ring[i]->state));
d034acf1
AD		 5944 /* re-enable flow director interrupts */
5945 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_FLOW_DIR);
93c52dd0
AD		 5946 } else {
5947 e_err(probe, "failed to finish FDIR re-initialization, "
5948 "ignored adding FDIR ATR filters\n");
5949 }
93c52dd0
AD		 5950}
5951
5952/**
5953 * ixgbe_check_hang_subtask - check for hung queues and dropped interrupts
49ce9c2c 5954 * @adapter: pointer to the device adapter structure
93c52dd0
AD		 5955 *
5956 * This function serves two purposes. First it strobes the interrupt lines
52f33af8 5957 * in order to make certain interrupts are occurring. Secondly it sets the
93c52dd0 5958 * bits needed to check for TX hangs. As a result we should immediately
52f33af8 5959 * determine if a hang has occurred.
93c52dd0
AD		 5960 */
5961static void ixgbe_check_hang_subtask(struct ixgbe_adapter *adapter)
9a799d71 5962{
cf8280ee 5963 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 5964 u64 eics = 0;
5965 int i;
cf8280ee 5966
09f40aed 5967 /* If we're down, removing or resetting, just bail */
93c52dd0 5968 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
09f40aed 5969 test_bit(__IXGBE_REMOVING, &adapter->state) ||
93c52dd0
AD		 5970 test_bit(__IXGBE_RESETTING, &adapter->state))
5971 return;
22d5a71b 5972
93c52dd0
AD		 5973 /* Force detection of hung controller */
5974 if (netif_carrier_ok(adapter->netdev)) {
5975 for (i = 0; i < adapter->num_tx_queues; i++)
5976 set_check_for_tx_hang(adapter->tx_ring[i]);
5977 }
22d5a71b 5978
fe49f04a
AD		 5979 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
5980 /*
5981 * for legacy and MSI interrupts don't set any bits
5982 * that are enabled for EIAM, because this operation
5983 * would set *both* EIMS and EICS for any bit in EIAM
5984 */
5985 IXGBE_WRITE_REG(hw, IXGBE_EICS,
5986 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
93c52dd0
AD		 5987 } else {
5988 /* get one bit for every active tx/rx interrupt vector */
49c7ffbe 5989 for (i = 0; i < adapter->num_q_vectors; i++) {
93c52dd0 5990 struct ixgbe_q_vector *qv = adapter->q_vector[i];
efe3d3c8 5991 if (qv->rx.ring || qv->tx.ring)
93c52dd0
AD		 5992 eics |= ((u64)1 << i);
5993 }
cf8280ee 5994 }
9a799d71 5995
93c52dd0 5996 /* Cause software interrupt to ensure rings are cleaned */
fe49f04a
AD		 5997 ixgbe_irq_rearm_queues(adapter, eics);
5998
cf8280ee
JB		 5999}
6000
e8e26350 6001/**
93c52dd0 6002 * ixgbe_watchdog_update_link - update the link status
49ce9c2c
BH		 6003 * @adapter: pointer to the device adapter structure
6004 * @link_speed: pointer to a u32 to store the link_speed
e8e26350 6005 **/
93c52dd0 6006static void ixgbe_watchdog_update_link(struct ixgbe_adapter *adapter)
e8e26350 6007{
e8e26350 6008 struct ixgbe_hw *hw = &adapter->hw;
93c52dd0
AD		 6009 u32 link_speed = adapter->link_speed;
6010 bool link_up = adapter->link_up;
041441d0 6011 bool pfc_en = adapter->dcb_cfg.pfc_mode_enable;
e8e26350 6012
93c52dd0
AD		 6013 if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE))
6014 return;
6015
6016 if (hw->mac.ops.check_link) {
6017 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
c4cf55e5 6018 } else {
93c52dd0
AD		 6019 /* always assume link is up, if no check link function */
6020 link_speed = IXGBE_LINK_SPEED_10GB_FULL;
6021 link_up = true;
c4cf55e5 6022 }
041441d0
AD		 6023
6024 if (adapter->ixgbe_ieee_pfc)
6025 pfc_en |= !!(adapter->ixgbe_ieee_pfc->pfc_en);
6026
3ebe8fde 6027 if (link_up && !((adapter->flags & IXGBE_FLAG_DCB_ENABLED) && pfc_en)) {
041441d0 6028 hw->mac.ops.fc_enable(hw);
3ebe8fde
AD		 6029 ixgbe_set_rx_drop_en(adapter);
6030 }
93c52dd0
AD		 6031
6032 if (link_up ||
6033 time_after(jiffies, (adapter->link_check_timeout +
6034 IXGBE_TRY_LINK_TIMEOUT))) {
6035 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
6036 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
6037 IXGBE_WRITE_FLUSH(hw);
6038 }
6039
6040 adapter->link_up = link_up;
6041 adapter->link_speed = link_speed;
e8e26350
PW		 6042}
6043
107d3018
AD		 6044static void ixgbe_update_default_up(struct ixgbe_adapter *adapter)
6045{
6046#ifdef CONFIG_IXGBE_DCB
6047 struct net_device *netdev = adapter->netdev;
6048 struct dcb_app app = {
6049 .selector = IEEE_8021QAZ_APP_SEL_ETHERTYPE,
6050 .protocol = 0,
6051 };
6052 u8 up = 0;
6053
6054 if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_IEEE)
6055 up = dcb_ieee_getapp_mask(netdev, &app);
6056
6057 adapter->default_up = (up > 1) ? (ffs(up) - 1) : 0;
6058#endif
6059}
6060
e8e26350 6061/**
93c52dd0
AD		 6062 * ixgbe_watchdog_link_is_up - update netif_carrier status and
6063 * print link up message
49ce9c2c 6064 * @adapter: pointer to the device adapter structure
e8e26350 6065 **/
93c52dd0 6066static void ixgbe_watchdog_link_is_up(struct ixgbe_adapter *adapter)
e8e26350 6067{
93c52dd0 6068 struct net_device *netdev = adapter->netdev;
e8e26350 6069 struct ixgbe_hw *hw = &adapter->hw;
cdc04dcc
ET		 6070 struct net_device *upper;
6071 struct list_head *iter;
93c52dd0
AD		 6072 u32 link_speed = adapter->link_speed;
6073 bool flow_rx, flow_tx;
e8e26350 6074
93c52dd0
AD		 6075 /* only continue if link was previously down */
6076 if (netif_carrier_ok(netdev))
a985b6c3 6077 return;
63d6e1d8 6078
93c52dd0 6079 adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP;
63d6e1d8 6080
93c52dd0
AD		 6081 switch (hw->mac.type) {
6082 case ixgbe_mac_82598EB: {
6083 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
6084 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
6085 flow_rx = !!(frctl & IXGBE_FCTRL_RFCE);
6086 flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X);
6087 }
6088 break;
6089 case ixgbe_mac_X540:
6090 case ixgbe_mac_82599EB: {
6091 u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
6092 u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
6093 flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE);
6094 flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X);
6095 }
6096 break;
6097 default:
6098 flow_tx = false;
6099 flow_rx = false;
6100 break;
e8e26350 6101 }
3a6a4eda 6102
6cb562d6
JK		 6103 adapter->last_rx_ptp_check = jiffies;
6104
8fecf67c 6105 if (test_bit(__IXGBE_PTP_RUNNING, &adapter->state))
1a71ab24 6106 ixgbe_ptp_start_cyclecounter(adapter);
3a6a4eda 6107
93c52dd0
AD		 6108 e_info(drv, "NIC Link is Up %s, Flow Control: %s\n",
6109 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
6110 "10 Gbps" :
6111 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
6112 "1 Gbps" :
6113 (link_speed == IXGBE_LINK_SPEED_100_FULL ?
6114 "100 Mbps" :
6115 "unknown speed"))),
6116 ((flow_rx && flow_tx) ? "RX/TX" :
6117 (flow_rx ? "RX" :
6118 (flow_tx ? "TX" : "None"))));
e8e26350 6119
93c52dd0 6120 netif_carrier_on(netdev);
93c52dd0 6121 ixgbe_check_vf_rate_limit(adapter);
befa2af7 6122
cdc04dcc
ET		 6123 /* enable transmits */
6124 netif_tx_wake_all_queues(adapter->netdev);
6125
6126 /* enable any upper devices */
6127 rtnl_lock();
6128 netdev_for_each_all_upper_dev_rcu(adapter->netdev, upper, iter) {
6129 if (netif_is_macvlan(upper)) {
6130 struct macvlan_dev *vlan = netdev_priv(upper);
6131
6132 if (vlan->fwd_priv)
6133 netif_tx_wake_all_queues(upper);
6134 }
6135 }
6136 rtnl_unlock();
6137
107d3018
AD		 6138 /* update the default user priority for VFs */
6139 ixgbe_update_default_up(adapter);
6140
befa2af7
AD		 6141 /* ping all the active vfs to let them know link has changed */
6142 ixgbe_ping_all_vfs(adapter);
e8e26350
PW		 6143}
6144
c4cf55e5 6145/**
93c52dd0
AD		 6146 * ixgbe_watchdog_link_is_down - update netif_carrier status and
6147 * print link down message
49ce9c2c 6148 * @adapter: pointer to the adapter structure
c4cf55e5 6149 **/
581330ba 6150static void ixgbe_watchdog_link_is_down(struct ixgbe_adapter *adapter)
c4cf55e5 6151{
cf8280ee 6152 struct net_device *netdev = adapter->netdev;
c4cf55e5 6153 struct ixgbe_hw *hw = &adapter->hw;
10eec955 6154
93c52dd0
AD		 6155 adapter->link_up = false;
6156 adapter->link_speed = 0;
cf8280ee 6157
93c52dd0
AD		 6158 /* only continue if link was up previously */
6159 if (!netif_carrier_ok(netdev))
6160 return;
264857b8 6161
93c52dd0
AD		 6162 /* poll for SFP+ cable when link is down */
6163 if (ixgbe_is_sfp(hw) && hw->mac.type == ixgbe_mac_82598EB)
6164 adapter->flags2 |= IXGBE_FLAG2_SEARCH_FOR_SFP;
9a799d71 6165
8fecf67c 6166 if (test_bit(__IXGBE_PTP_RUNNING, &adapter->state))
1a71ab24 6167 ixgbe_ptp_start_cyclecounter(adapter);
3a6a4eda 6168
93c52dd0
AD		 6169 e_info(drv, "NIC Link is Down\n");
6170 netif_carrier_off(netdev);
befa2af7
AD		 6171
6172 /* ping all the active vfs to let them know link has changed */
6173 ixgbe_ping_all_vfs(adapter);
93c52dd0 6174}
e8e26350 6175
93c52dd0
AD		 6176/**
6177 * ixgbe_watchdog_flush_tx - flush queues on link down
49ce9c2c 6178 * @adapter: pointer to the device adapter structure
93c52dd0
AD		 6179 **/
6180static void ixgbe_watchdog_flush_tx(struct ixgbe_adapter *adapter)
6181{
c4cf55e5 6182 int i;
93c52dd0 6183 int some_tx_pending = 0;
c4cf55e5 6184
93c52dd0 6185 if (!netif_carrier_ok(adapter->netdev)) {
bc59fcda 6186 for (i = 0; i < adapter->num_tx_queues; i++) {
93c52dd0 6187 struct ixgbe_ring *tx_ring = adapter->tx_ring[i];
bc59fcda
NS		 6188 if (tx_ring->next_to_use != tx_ring->next_to_clean) {
6189 some_tx_pending = 1;
6190 break;
6191 }
6192 }
6193
6194 if (some_tx_pending) {
6195 /* We've lost link, so the controller stops DMA,
6196 * but we've got queued Tx work that's never going
6197 * to get done, so reset controller to flush Tx.
6198 * (Do the reset outside of interrupt context).
6199 */
12ff3f3b 6200 e_warn(drv, "initiating reset to clear Tx work after link loss\n");
c83c6cbd 6201 adapter->flags2 |= IXGBE_FLAG2_RESET_REQUESTED;
bc59fcda 6202 }
c4cf55e5 6203 }
c4cf55e5
PWJ		 6204}
6205
a985b6c3
GR		 6206static void ixgbe_spoof_check(struct ixgbe_adapter *adapter)
6207{
6208 u32 ssvpc;
6209
0584d999
GR		 6210 /* Do not perform spoof check for 82598 or if not in IOV mode */
6211 if (adapter->hw.mac.type == ixgbe_mac_82598EB ||
6212 adapter->num_vfs == 0)
a985b6c3
GR		 6213 return;
6214
6215 ssvpc = IXGBE_READ_REG(&adapter->hw, IXGBE_SSVPC);
6216
6217 /*
6218 * ssvpc register is cleared on read, if zero then no
6219 * spoofed packets in the last interval.
6220 */
6221 if (!ssvpc)
6222 return;
6223
d6ea0754 6224 e_warn(drv, "%u Spoofed packets detected\n", ssvpc);
a985b6c3
GR		 6225}
6226
93c52dd0
AD		 6227/**
6228 * ixgbe_watchdog_subtask - check and bring link up
49ce9c2c 6229 * @adapter: pointer to the device adapter structure
93c52dd0
AD		 6230 **/
6231static void ixgbe_watchdog_subtask(struct ixgbe_adapter *adapter)
6232{
09f40aed 6233 /* if interface is down, removing or resetting, do nothing */
7edebf9a 6234 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
09f40aed 6235 test_bit(__IXGBE_REMOVING, &adapter->state) ||
7edebf9a 6236 test_bit(__IXGBE_RESETTING, &adapter->state))
93c52dd0
AD		 6237 return;
6238
6239 ixgbe_watchdog_update_link(adapter);
6240
6241 if (adapter->link_up)
6242 ixgbe_watchdog_link_is_up(adapter);
6243 else
6244 ixgbe_watchdog_link_is_down(adapter);
bc59fcda 6245
a985b6c3 6246 ixgbe_spoof_check(adapter);
9a799d71 6247 ixgbe_update_stats(adapter);
93c52dd0
AD		 6248
6249 ixgbe_watchdog_flush_tx(adapter);
9a799d71 6250}
10eec955 6251
cf8280ee 6252/**
7086400d 6253 * ixgbe_sfp_detection_subtask - poll for SFP+ cable
49ce9c2c 6254 * @adapter: the ixgbe adapter structure
cf8280ee 6255 **/
7086400d 6256static void ixgbe_sfp_detection_subtask(struct ixgbe_adapter *adapter)
cf8280ee 6257{
cf8280ee 6258 struct ixgbe_hw *hw = &adapter->hw;
7086400d 6259 s32 err;
cf8280ee 6260
7086400d
AD		 6261 /* not searching for SFP so there is nothing to do here */
6262 if (!(adapter->flags2 & IXGBE_FLAG2_SEARCH_FOR_SFP) &&
6263 !(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET))
6264 return;
10eec955 6265
7086400d
AD		 6266 /* someone else is in init, wait until next service event */
6267 if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
6268 return;
cf8280ee 6269
7086400d
AD		 6270 err = hw->phy.ops.identify_sfp(hw);
6271 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED)
6272 goto sfp_out;
264857b8 6273
7086400d
AD		 6274 if (err == IXGBE_ERR_SFP_NOT_PRESENT) {
6275 /* If no cable is present, then we need to reset
6276 * the next time we find a good cable. */
6277 adapter->flags2 |= IXGBE_FLAG2_SFP_NEEDS_RESET;
cf8280ee 6278 }
9a799d71 6279
7086400d
AD		 6280 /* exit on error */
6281 if (err)
6282 goto sfp_out;
e8e26350 6283
7086400d
AD		 6284 /* exit if reset not needed */
6285 if (!(adapter->flags2 & IXGBE_FLAG2_SFP_NEEDS_RESET))
6286 goto sfp_out;
9a799d71 6287
7086400d 6288 adapter->flags2 &= ~IXGBE_FLAG2_SFP_NEEDS_RESET;
bc59fcda 6289
7086400d
AD		 6290 /*
6291 * A module may be identified correctly, but the EEPROM may not have
6292 * support for that module. setup_sfp() will fail in that case, so
6293 * we should not allow that module to load.
6294 */
6295 if (hw->mac.type == ixgbe_mac_82598EB)
6296 err = hw->phy.ops.reset(hw);
6297 else
6298 err = hw->mac.ops.setup_sfp(hw);
6299
6300 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED)
6301 goto sfp_out;
6302
6303 adapter->flags |= IXGBE_FLAG_NEED_LINK_CONFIG;
6304 e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type);
6305
6306sfp_out:
6307 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
6308
6309 if ((err == IXGBE_ERR_SFP_NOT_SUPPORTED) &&
6310 (adapter->netdev->reg_state == NETREG_REGISTERED)) {
6311 e_dev_err("failed to initialize because an unsupported "
6312 "SFP+ module type was detected.\n");
6313 e_dev_err("Reload the driver after installing a "
6314 "supported module.\n");
6315 unregister_netdev(adapter->netdev);
bc59fcda 6316 }
7086400d 6317}
bc59fcda 6318
7086400d
AD		 6319/**
6320 * ixgbe_sfp_link_config_subtask - set up link SFP after module install
49ce9c2c 6321 * @adapter: the ixgbe adapter structure
7086400d
AD		 6322 **/
6323static void ixgbe_sfp_link_config_subtask(struct ixgbe_adapter *adapter)
6324{
6325 struct ixgbe_hw *hw = &adapter->hw;
3d292265
JH		 6326 u32 speed;
6327 bool autoneg = false;
7086400d
AD		 6328
6329 if (!(adapter->flags & IXGBE_FLAG_NEED_LINK_CONFIG))
6330 return;
6331
6332 /* someone else is in init, wait until next service event */
6333 if (test_and_set_bit(__IXGBE_IN_SFP_INIT, &adapter->state))
6334 return;
6335
6336 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_CONFIG;
6337
3d292265 6338 speed = hw->phy.autoneg_advertised;
ed33ff66 6339 if ((!speed) && (hw->mac.ops.get_link_capabilities)) {
3d292265 6340 hw->mac.ops.get_link_capabilities(hw, &speed, &autoneg);
ed33ff66
ET		 6341
6342 /* setup the highest link when no autoneg */
6343 if (!autoneg) {
6344 if (speed & IXGBE_LINK_SPEED_10GB_FULL)
6345 speed = IXGBE_LINK_SPEED_10GB_FULL;
6346 }
6347 }
6348
7086400d 6349 if (hw->mac.ops.setup_link)
fd0326f2 6350 hw->mac.ops.setup_link(hw, speed, true);
7086400d
AD		 6351
6352 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
6353 adapter->link_check_timeout = jiffies;
6354 clear_bit(__IXGBE_IN_SFP_INIT, &adapter->state);
6355}
6356
83c61fa9
GR		 6357#ifdef CONFIG_PCI_IOV
6358static void ixgbe_check_for_bad_vf(struct ixgbe_adapter *adapter)
6359{
6360 int vf;
6361 struct ixgbe_hw *hw = &adapter->hw;
6362 struct net_device *netdev = adapter->netdev;
6363 u32 gpc;
6364 u32 ciaa, ciad;
6365
6366 gpc = IXGBE_READ_REG(hw, IXGBE_TXDGPC);
6367 if (gpc) /* If incrementing then no need for the check below */
6368 return;
6369 /*
6370 * Check to see if a bad DMA write target from an errant or
6371 * malicious VF has caused a PCIe error. If so then we can
6372 * issue a VFLR to the offending VF(s) and then resume without
6373 * requesting a full slot reset.
6374 */
6375
6376 for (vf = 0; vf < adapter->num_vfs; vf++) {
6377 ciaa = (vf << 16) | 0x80000000;
6378 /* 32 bit read so align, we really want status at offset 6 */
6379 ciaa |= PCI_COMMAND;
6380 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6381 ciad = IXGBE_READ_REG(hw, IXGBE_CIAD_82599);
6382 ciaa &= 0x7FFFFFFF;
6383 /* disable debug mode asap after reading data */
6384 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6385 /* Get the upper 16 bits which will be the PCI status reg */
6386 ciad >>= 16;
6387 if (ciad & PCI_STATUS_REC_MASTER_ABORT) {
6388 netdev_err(netdev, "VF %d Hung DMA\n", vf);
6389 /* Issue VFLR */
6390 ciaa = (vf << 16) | 0x80000000;
6391 ciaa |= 0xA8;
6392 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6393 ciad = 0x00008000; /* VFLR */
6394 IXGBE_WRITE_REG(hw, IXGBE_CIAD_82599, ciad);
6395 ciaa &= 0x7FFFFFFF;
6396 IXGBE_WRITE_REG(hw, IXGBE_CIAA_82599, ciaa);
6397 }
6398 }
6399}
6400
6401#endif
7086400d
AD		 6402/**
6403 * ixgbe_service_timer - Timer Call-back
6404 * @data: pointer to adapter cast into an unsigned long
6405 **/
6406static void ixgbe_service_timer(unsigned long data)
6407{
6408 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
6409 unsigned long next_event_offset;
83c61fa9 6410 bool ready = true;
7086400d 6411
6bb78cfb
AD		 6412 /* poll faster when waiting for link */
6413 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE)
6414 next_event_offset = HZ / 10;
6415 else
6416 next_event_offset = HZ * 2;
83c61fa9 6417
6bb78cfb 6418#ifdef CONFIG_PCI_IOV
83c61fa9
GR		 6419 /*
6420 * don't bother with SR-IOV VF DMA hang check if there are
6421 * no VFs or the link is down
6422 */
6423 if (!adapter->num_vfs ||
6bb78cfb 6424 (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE))
83c61fa9 6425 goto normal_timer_service;
83c61fa9
GR		 6426
6427 /* If we have VFs allocated then we must check for DMA hangs */
6428 ixgbe_check_for_bad_vf(adapter);
6429 next_event_offset = HZ / 50;
6430 adapter->timer_event_accumulator++;
6431
6bb78cfb 6432 if (adapter->timer_event_accumulator >= 100)
83c61fa9 6433 adapter->timer_event_accumulator = 0;
7086400d 6434 else
6bb78cfb 6435 ready = false;
7086400d 6436
6bb78cfb 6437normal_timer_service:
83c61fa9 6438#endif
7086400d
AD		 6439 /* Reset the timer */
6440 mod_timer(&adapter->service_timer, next_event_offset + jiffies);
6441
83c61fa9
GR		 6442 if (ready)
6443 ixgbe_service_event_schedule(adapter);
7086400d
AD		 6444}
6445
c83c6cbd
AD		 6446static void ixgbe_reset_subtask(struct ixgbe_adapter *adapter)
6447{
6448 if (!(adapter->flags2 & IXGBE_FLAG2_RESET_REQUESTED))
6449 return;
6450
6451 adapter->flags2 &= ~IXGBE_FLAG2_RESET_REQUESTED;
6452
09f40aed 6453 /* If we're already down, removing or resetting, just bail */
c83c6cbd 6454 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
09f40aed 6455 test_bit(__IXGBE_REMOVING, &adapter->state) ||
c83c6cbd
AD		 6456 test_bit(__IXGBE_RESETTING, &adapter->state))
6457 return;
6458
6459 ixgbe_dump(adapter);
6460 netdev_err(adapter->netdev, "Reset adapter\n");
6461 adapter->tx_timeout_count++;
6462
8f4c5c9f 6463 rtnl_lock();
c83c6cbd 6464 ixgbe_reinit_locked(adapter);
8f4c5c9f 6465 rtnl_unlock();
c83c6cbd
AD		 6466}
6467
7086400d
AD		 6468/**
6469 * ixgbe_service_task - manages and runs subtasks
6470 * @work: pointer to work_struct containing our data
6471 **/
6472static void ixgbe_service_task(struct work_struct *work)
6473{
6474 struct ixgbe_adapter *adapter = container_of(work,
6475 struct ixgbe_adapter,
6476 service_task);
b0483c8f
MR		 6477 if (ixgbe_removed(adapter->hw.hw_addr)) {
6478 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
6479 rtnl_lock();
6480 ixgbe_down(adapter);
6481 rtnl_unlock();
6482 }
6483 ixgbe_service_event_complete(adapter);
6484 return;
6485 }
c83c6cbd 6486 ixgbe_reset_subtask(adapter);
7086400d
AD		 6487 ixgbe_sfp_detection_subtask(adapter);
6488 ixgbe_sfp_link_config_subtask(adapter);
f0f9778d 6489 ixgbe_check_overtemp_subtask(adapter);
93c52dd0 6490 ixgbe_watchdog_subtask(adapter);
d034acf1 6491 ixgbe_fdir_reinit_subtask(adapter);
93c52dd0 6492 ixgbe_check_hang_subtask(adapter);
891dc082 6493
8fecf67c 6494 if (test_bit(__IXGBE_PTP_RUNNING, &adapter->state)) {
891dc082
JK		 6495 ixgbe_ptp_overflow_check(adapter);
6496 ixgbe_ptp_rx_hang(adapter);
6497 }
7086400d
AD		 6498
6499 ixgbe_service_event_complete(adapter);
9a799d71
AK		 6500}
6501
fd0db0ed
AD		 6502static int ixgbe_tso(struct ixgbe_ring *tx_ring,
6503 struct ixgbe_tx_buffer *first,
244e27ad 6504 u8 *hdr_len)
897ab156 6505{
fd0db0ed 6506 struct sk_buff *skb = first->skb;
897ab156
AD		 6507 u32 vlan_macip_lens, type_tucmd;
6508 u32 mss_l4len_idx, l4len;
9a799d71 6509
8f4fbb9b
AD		 6510 if (skb->ip_summed != CHECKSUM_PARTIAL)
6511 return 0;
6512
897ab156
AD		 6513 if (!skb_is_gso(skb))
6514 return 0;
9a799d71 6515
897ab156 6516 if (skb_header_cloned(skb)) {
244e27ad 6517 int err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
897ab156
AD		 6518 if (err)
6519 return err;
9a799d71 6520 }
9a799d71 6521
897ab156
AD		 6522 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
6523 type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP;
6524
a1108ffd 6525 if (first->protocol == htons(ETH_P_IP)) {
897ab156
AD		 6526 struct iphdr *iph = ip_hdr(skb);
6527 iph->tot_len = 0;
6528 iph->check = 0;
6529 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
6530 iph->daddr, 0,
6531 IPPROTO_TCP,
6532 0);
6533 type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
244e27ad
AD		 6534 first->tx_flags |= IXGBE_TX_FLAGS_TSO |
6535 IXGBE_TX_FLAGS_CSUM |
6536 IXGBE_TX_FLAGS_IPV4;
897ab156
AD		 6537 } else if (skb_is_gso_v6(skb)) {
6538 ipv6_hdr(skb)->payload_len = 0;
6539 tcp_hdr(skb)->check =
6540 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
6541 &ipv6_hdr(skb)->daddr,
6542 0, IPPROTO_TCP, 0);
244e27ad
AD		 6543 first->tx_flags |= IXGBE_TX_FLAGS_TSO |
6544 IXGBE_TX_FLAGS_CSUM;
897ab156
AD		 6545 }
6546
091a6246 6547 /* compute header lengths */
897ab156
AD		 6548 l4len = tcp_hdrlen(skb);
6549 *hdr_len = skb_transport_offset(skb) + l4len;
6550
091a6246
AD		 6551 /* update gso size and bytecount with header size */
6552 first->gso_segs = skb_shinfo(skb)->gso_segs;
6553 first->bytecount += (first->gso_segs - 1) * *hdr_len;
6554
c44f5f51 6555 /* mss_l4len_id: use 0 as index for TSO */
897ab156
AD		 6556 mss_l4len_idx = l4len << IXGBE_ADVTXD_L4LEN_SHIFT;
6557 mss_l4len_idx |= skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT;
897ab156
AD		 6558
6559 /* vlan_macip_lens: HEADLEN, MACLEN, VLAN tag */
6560 vlan_macip_lens = skb_network_header_len(skb);
6561 vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
244e27ad 6562 vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
897ab156
AD		 6563
6564 ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0, type_tucmd,
244e27ad 6565 mss_l4len_idx);
897ab156
AD		 6566
6567 return 1;
6568}
6569
244e27ad
AD		 6570static void ixgbe_tx_csum(struct ixgbe_ring *tx_ring,
6571 struct ixgbe_tx_buffer *first)
7ca647bd 6572{
fd0db0ed 6573 struct sk_buff *skb = first->skb;
897ab156
AD		 6574 u32 vlan_macip_lens = 0;
6575 u32 mss_l4len_idx = 0;
6576 u32 type_tucmd = 0;
7ca647bd 6577
897ab156 6578 if (skb->ip_summed != CHECKSUM_PARTIAL) {
472148c3
AD		 6579 if (!(first->tx_flags & IXGBE_TX_FLAGS_HW_VLAN) &&
6580 !(first->tx_flags & IXGBE_TX_FLAGS_CC))
6581 return;
897ab156
AD		 6582 } else {
6583 u8 l4_hdr = 0;
244e27ad 6584 switch (first->protocol) {
a1108ffd 6585 case htons(ETH_P_IP):
897ab156
AD		 6586 vlan_macip_lens |= skb_network_header_len(skb);
6587 type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
6588 l4_hdr = ip_hdr(skb)->protocol;
7ca647bd 6589 break;
a1108ffd 6590 case htons(ETH_P_IPV6):
897ab156
AD		 6591 vlan_macip_lens |= skb_network_header_len(skb);
6592 l4_hdr = ipv6_hdr(skb)->nexthdr;
6593 break;
6594 default:
6595 if (unlikely(net_ratelimit())) {
6596 dev_warn(tx_ring->dev,
6597 "partial checksum but proto=%x!\n",
244e27ad 6598 first->protocol);
897ab156 6599 }
7ca647bd
JP		 6600 break;
6601 }
897ab156
AD		 6602
6603 switch (l4_hdr) {
7ca647bd 6604 case IPPROTO_TCP:
897ab156
AD		 6605 type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
6606 mss_l4len_idx = tcp_hdrlen(skb) <<
6607 IXGBE_ADVTXD_L4LEN_SHIFT;
7ca647bd
JP		 6608 break;
6609 case IPPROTO_SCTP:
897ab156
AD		 6610 type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_SCTP;
6611 mss_l4len_idx = sizeof(struct sctphdr) <<
6612 IXGBE_ADVTXD_L4LEN_SHIFT;
6613 break;
6614 case IPPROTO_UDP:
6615 mss_l4len_idx = sizeof(struct udphdr) <<
6616 IXGBE_ADVTXD_L4LEN_SHIFT;
6617 break;
6618 default:
6619 if (unlikely(net_ratelimit())) {
6620 dev_warn(tx_ring->dev,
6621 "partial checksum but l4 proto=%x!\n",
244e27ad 6622 l4_hdr);
897ab156 6623 }
7ca647bd
JP		 6624 break;
6625 }
244e27ad
AD		 6626
6627 /* update TX checksum flag */
6628 first->tx_flags |= IXGBE_TX_FLAGS_CSUM;
7ca647bd
JP		 6629 }
6630
244e27ad 6631 /* vlan_macip_lens: MACLEN, VLAN tag */
897ab156 6632 vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
244e27ad 6633 vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
9a799d71 6634
897ab156
AD		 6635 ixgbe_tx_ctxtdesc(tx_ring, vlan_macip_lens, 0,
6636 type_tucmd, mss_l4len_idx);
9a799d71
AK		 6637}
6638
472148c3
AD		 6639#define IXGBE_SET_FLAG(_input, _flag, _result) \
6640 ((_flag <= _result) ? \
6641 ((u32)(_input & _flag) * (_result / _flag)) : \
6642 ((u32)(_input & _flag) / (_flag / _result)))
6643
6644static u32 ixgbe_tx_cmd_type(struct sk_buff *skb, u32 tx_flags)
9a799d71 6645{
d3d00239 6646 /* set type for advanced descriptor with frame checksum insertion */
472148c3
AD		 6647 u32 cmd_type = IXGBE_ADVTXD_DTYP_DATA |
6648 IXGBE_ADVTXD_DCMD_DEXT |
6649 IXGBE_ADVTXD_DCMD_IFCS;
9a799d71 6650
d3d00239 6651 /* set HW vlan bit if vlan is present */
472148c3
AD		 6652 cmd_type |= IXGBE_SET_FLAG(tx_flags, IXGBE_TX_FLAGS_HW_VLAN,
6653 IXGBE_ADVTXD_DCMD_VLE);
3a6a4eda 6654
d3d00239 6655 /* set segmentation enable bits for TSO/FSO */
472148c3
AD		 6656 cmd_type |= IXGBE_SET_FLAG(tx_flags, IXGBE_TX_FLAGS_TSO,
6657 IXGBE_ADVTXD_DCMD_TSE);
6658
6659 /* set timestamp bit if present */
6660 cmd_type |= IXGBE_SET_FLAG(tx_flags, IXGBE_TX_FLAGS_TSTAMP,
6661 IXGBE_ADVTXD_MAC_TSTAMP);
eacd73f7 6662
62748b7b 6663 /* insert frame checksum */
472148c3 6664 cmd_type ^= IXGBE_SET_FLAG(skb->no_fcs, 1, IXGBE_ADVTXD_DCMD_IFCS);
62748b7b 6665
d3d00239
AD		 6666 return cmd_type;
6667}
9a799d71 6668
729739b7
AD		 6669static void ixgbe_tx_olinfo_status(union ixgbe_adv_tx_desc *tx_desc,
6670 u32 tx_flags, unsigned int paylen)
d3d00239 6671{
472148c3 6672 u32 olinfo_status = paylen << IXGBE_ADVTXD_PAYLEN_SHIFT;
9a799d71 6673
d3d00239 6674 /* enable L4 checksum for TSO and TX checksum offload */
472148c3
AD		 6675 olinfo_status |= IXGBE_SET_FLAG(tx_flags,
6676 IXGBE_TX_FLAGS_CSUM,
6677 IXGBE_ADVTXD_POPTS_TXSM);
9a799d71 6678
93f5b3c1 6679 /* enble IPv4 checksum for TSO */
472148c3
AD		 6680 olinfo_status |= IXGBE_SET_FLAG(tx_flags,
6681 IXGBE_TX_FLAGS_IPV4,
6682 IXGBE_ADVTXD_POPTS_IXSM);
9a799d71 6683
7f9643fd
AD		 6684 /*
6685 * Check Context must be set if Tx switch is enabled, which it
6686 * always is for case where virtual functions are running
6687 */
472148c3
AD		 6688 olinfo_status |= IXGBE_SET_FLAG(tx_flags,
6689 IXGBE_TX_FLAGS_CC,
6690 IXGBE_ADVTXD_CC);
7f9643fd 6691
472148c3 6692 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
d3d00239 6693}
44df32c5 6694
d3d00239
AD		 6695#define IXGBE_TXD_CMD (IXGBE_TXD_CMD_EOP | \
6696 IXGBE_TXD_CMD_RS)
6697
6698static void ixgbe_tx_map(struct ixgbe_ring *tx_ring,
d3d00239 6699 struct ixgbe_tx_buffer *first,
d3d00239
AD		 6700 const u8 hdr_len)
6701{
fd0db0ed 6702 struct sk_buff *skb = first->skb;
729739b7 6703 struct ixgbe_tx_buffer *tx_buffer;
d3d00239 6704 union ixgbe_adv_tx_desc *tx_desc;
ec718254
AD		 6705 struct skb_frag_struct *frag;
6706 dma_addr_t dma;
6707 unsigned int data_len, size;
244e27ad 6708 u32 tx_flags = first->tx_flags;
472148c3 6709 u32 cmd_type = ixgbe_tx_cmd_type(skb, tx_flags);
d3d00239 6710 u16 i = tx_ring->next_to_use;
d3d00239 6711
729739b7
AD		 6712 tx_desc = IXGBE_TX_DESC(tx_ring, i);
6713
ec718254
AD		 6714 ixgbe_tx_olinfo_status(tx_desc, tx_flags, skb->len - hdr_len);
6715
6716 size = skb_headlen(skb);
6717 data_len = skb->data_len;
729739b7 6718
d3d00239
AD		 6719#ifdef IXGBE_FCOE
6720 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
729739b7 6721 if (data_len < sizeof(struct fcoe_crc_eof)) {
d3d00239
AD		 6722 size -= sizeof(struct fcoe_crc_eof) - data_len;
6723 data_len = 0;
729739b7
AD		 6724 } else {
6725 data_len -= sizeof(struct fcoe_crc_eof);
9a799d71
AK		 6726 }
6727 }
44df32c5 6728
d3d00239 6729#endif
729739b7 6730 dma = dma_map_single(tx_ring->dev, skb->data, size, DMA_TO_DEVICE);
8ad494b0 6731
ec718254 6732 tx_buffer = first;
9a799d71 6733
ec718254
AD		 6734 for (frag = &skb_shinfo(skb)->frags[0];; frag++) {
6735 if (dma_mapping_error(tx_ring->dev, dma))
6736 goto dma_error;
6737
6738 /* record length, and DMA address */
6739 dma_unmap_len_set(tx_buffer, len, size);
6740 dma_unmap_addr_set(tx_buffer, dma, dma);
6741
6742 tx_desc->read.buffer_addr = cpu_to_le64(dma);
e5a43549 6743
729739b7 6744 while (unlikely(size > IXGBE_MAX_DATA_PER_TXD)) {
d3d00239 6745 tx_desc->read.cmd_type_len =
472148c3 6746 cpu_to_le32(cmd_type ^ IXGBE_MAX_DATA_PER_TXD);
e5a43549 6747
d3d00239 6748 i++;
729739b7 6749 tx_desc++;
d3d00239 6750 if (i == tx_ring->count) {
e4f74028 6751 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
d3d00239
AD		 6752 i = 0;
6753 }
ec718254 6754 tx_desc->read.olinfo_status = 0;
729739b7
AD		 6755
6756 dma += IXGBE_MAX_DATA_PER_TXD;
6757 size -= IXGBE_MAX_DATA_PER_TXD;
6758
6759 tx_desc->read.buffer_addr = cpu_to_le64(dma);
d3d00239 6760 }
e5a43549 6761
729739b7
AD		 6762 if (likely(!data_len))
6763 break;
9a799d71 6764
472148c3 6765 tx_desc->read.cmd_type_len = cpu_to_le32(cmd_type ^ size);
9a799d71 6766
729739b7
AD		 6767 i++;
6768 tx_desc++;
6769 if (i == tx_ring->count) {
6770 tx_desc = IXGBE_TX_DESC(tx_ring, 0);
6771 i = 0;
6772 }
ec718254 6773 tx_desc->read.olinfo_status = 0;
9a799d71 6774
d3d00239 6775#ifdef IXGBE_FCOE
9e903e08 6776 size = min_t(unsigned int, data_len, skb_frag_size(frag));
d3d00239 6777#else
9e903e08 6778 size = skb_frag_size(frag);
d3d00239
AD		 6779#endif
6780 data_len -= size;
9a799d71 6781
729739b7
AD		 6782 dma = skb_frag_dma_map(tx_ring->dev, frag, 0, size,
6783 DMA_TO_DEVICE);
9a799d71 6784
729739b7 6785 tx_buffer = &tx_ring->tx_buffer_info[i];
729739b7 6786 }
9a799d71 6787
729739b7 6788 /* write last descriptor with RS and EOP bits */
472148c3
AD		 6789 cmd_type |= size | IXGBE_TXD_CMD;
6790 tx_desc->read.cmd_type_len = cpu_to_le32(cmd_type);
eacd73f7 6791
091a6246 6792 netdev_tx_sent_queue(txring_txq(tx_ring), first->bytecount);
b2d96e0a 6793
d3d00239
AD		 6794 /* set the timestamp */
6795 first->time_stamp = jiffies;
9a799d71
AK		 6796
6797 /*
729739b7
AD		 6798 * Force memory writes to complete before letting h/w know there
6799 * are new descriptors to fetch. (Only applicable for weak-ordered
6800 * memory model archs, such as IA-64).
6801 *
6802 * We also need this memory barrier to make certain all of the
6803 * status bits have been updated before next_to_watch is written.
9a799d71
AK		 6804 */
6805 wmb();
6806
d3d00239
AD		 6807 /* set next_to_watch value indicating a packet is present */
6808 first->next_to_watch = tx_desc;
6809
729739b7
AD		 6810 i++;
6811 if (i == tx_ring->count)
6812 i = 0;
6813
6814 tx_ring->next_to_use = i;
6815
d3d00239 6816 /* notify HW of packet */
84227bcd 6817 ixgbe_write_tail(tx_ring, i);
d3d00239
AD		 6818
6819 return;
6820dma_error:
729739b7 6821 dev_err(tx_ring->dev, "TX DMA map failed\n");
d3d00239
AD		 6822
6823 /* clear dma mappings for failed tx_buffer_info map */
6824 for (;;) {
729739b7
AD		 6825 tx_buffer = &tx_ring->tx_buffer_info[i];
6826 ixgbe_unmap_and_free_tx_resource(tx_ring, tx_buffer);
6827 if (tx_buffer == first)
d3d00239
AD		 6828 break;
6829 if (i == 0)
6830 i = tx_ring->count;
6831 i--;
6832 }
6833
d3d00239 6834 tx_ring->next_to_use = i;
9a799d71
AK		 6835}
6836
fd0db0ed 6837static void ixgbe_atr(struct ixgbe_ring *ring,
244e27ad 6838 struct ixgbe_tx_buffer *first)
69830529
AD		 6839{
6840 struct ixgbe_q_vector *q_vector = ring->q_vector;
6841 union ixgbe_atr_hash_dword input = { .dword = 0 };
6842 union ixgbe_atr_hash_dword common = { .dword = 0 };
6843 union {
6844 unsigned char *network;
6845 struct iphdr *ipv4;
6846 struct ipv6hdr *ipv6;
6847 } hdr;
ee9e0f0b 6848 struct tcphdr *th;
905e4a41 6849 __be16 vlan_id;
c4cf55e5 6850
69830529
AD		 6851 /* if ring doesn't have a interrupt vector, cannot perform ATR */
6852 if (!q_vector)
6853 return;
6854
6855 /* do nothing if sampling is disabled */
6856 if (!ring->atr_sample_rate)
d3ead241 6857 return;
c4cf55e5 6858
69830529 6859 ring->atr_count++;
c4cf55e5 6860
69830529 6861 /* snag network header to get L4 type and address */
fd0db0ed 6862 hdr.network = skb_network_header(first->skb);
69830529
AD		 6863
6864 /* Currently only IPv4/IPv6 with TCP is supported */
a1108ffd 6865 if ((first->protocol != htons(ETH_P_IPV6) ||
69830529 6866 hdr.ipv6->nexthdr != IPPROTO_TCP) &&
a1108ffd 6867 (first->protocol != htons(ETH_P_IP) ||
69830529
AD		 6868 hdr.ipv4->protocol != IPPROTO_TCP))
6869 return;
ee9e0f0b 6870
fd0db0ed 6871 th = tcp_hdr(first->skb);
c4cf55e5 6872
66f32a8b
AD		 6873 /* skip this packet since it is invalid or the socket is closing */
6874 if (!th || th->fin)
69830529
AD		 6875 return;
6876
6877 /* sample on all syn packets or once every atr sample count */
6878 if (!th->syn && (ring->atr_count < ring->atr_sample_rate))
6879 return;
6880
6881 /* reset sample count */
6882 ring->atr_count = 0;
6883
244e27ad 6884 vlan_id = htons(first->tx_flags >> IXGBE_TX_FLAGS_VLAN_SHIFT);
69830529
AD		 6885
6886 /*
6887 * src and dst are inverted, think how the receiver sees them
6888 *
6889 * The input is broken into two sections, a non-compressed section
6890 * containing vm_pool, vlan_id, and flow_type. The rest of the data
6891 * is XORed together and stored in the compressed dword.
6892 */
6893 input.formatted.vlan_id = vlan_id;
6894
6895 /*
6896 * since src port and flex bytes occupy the same word XOR them together
6897 * and write the value to source port portion of compressed dword
6898 */
244e27ad 6899 if (first->tx_flags & (IXGBE_TX_FLAGS_SW_VLAN | IXGBE_TX_FLAGS_HW_VLAN))
a1108ffd 6900 common.port.src ^= th->dest ^ htons(ETH_P_8021Q);
69830529 6901 else
244e27ad 6902 common.port.src ^= th->dest ^ first->protocol;
69830529
AD		 6903 common.port.dst ^= th->source;
6904
a1108ffd 6905 if (first->protocol == htons(ETH_P_IP)) {
69830529
AD		 6906 input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV4;
6907 common.ip ^= hdr.ipv4->saddr ^ hdr.ipv4->daddr;
6908 } else {
6909 input.formatted.flow_type = IXGBE_ATR_FLOW_TYPE_TCPV6;
6910 common.ip ^= hdr.ipv6->saddr.s6_addr32[0] ^
6911 hdr.ipv6->saddr.s6_addr32[1] ^
6912 hdr.ipv6->saddr.s6_addr32[2] ^
6913 hdr.ipv6->saddr.s6_addr32[3] ^
6914 hdr.ipv6->daddr.s6_addr32[0] ^
6915 hdr.ipv6->daddr.s6_addr32[1] ^
6916 hdr.ipv6->daddr.s6_addr32[2] ^
6917 hdr.ipv6->daddr.s6_addr32[3];
6918 }
c4cf55e5
PWJ		 6919
6920 /* This assumes the Rx queue and Tx queue are bound to the same CPU */
69830529
AD		 6921 ixgbe_fdir_add_signature_filter_82599(&q_vector->adapter->hw,
6922 input, common, ring->queue_index);
c4cf55e5
PWJ		 6923}
6924
63544e9c 6925static int __ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size)
e092be60 6926{
fc77dc3c 6927 netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
e092be60
AV		 6928 /* Herbert's original patch had:
6929 * smp_mb__after_netif_stop_queue();
6930 * but since that doesn't exist yet, just open code it. */
6931 smp_mb();
6932
6933 /* We need to check again in a case another CPU has just
6934 * made room available. */
7d4987de 6935 if (likely(ixgbe_desc_unused(tx_ring) < size))
e092be60
AV		 6936 return -EBUSY;
6937
6938 /* A reprieve! - use start_queue because it doesn't call schedule */
fc77dc3c 6939 netif_start_subqueue(tx_ring->netdev, tx_ring->queue_index);
5b7da515 6940 ++tx_ring->tx_stats.restart_queue;
e092be60
AV		 6941 return 0;
6942}
6943
82d4e46e 6944static inline int ixgbe_maybe_stop_tx(struct ixgbe_ring *tx_ring, u16 size)
e092be60 6945{
7d4987de 6946 if (likely(ixgbe_desc_unused(tx_ring) >= size))
e092be60 6947 return 0;
fc77dc3c 6948 return __ixgbe_maybe_stop_tx(tx_ring, size);
e092be60
AV		 6949}
6950
f663dd9a 6951static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb,
99932d4f 6952 void *accel_priv, select_queue_fallback_t fallback)
09a3b1f8 6953{
f663dd9a
JW		 6954 struct ixgbe_fwd_adapter *fwd_adapter = accel_priv;
6955#ifdef IXGBE_FCOE
97488bd1
AD		 6956 struct ixgbe_adapter *adapter;
6957 struct ixgbe_ring_feature *f;
6958 int txq;
f663dd9a
JW		 6959#endif
6960
6961 if (fwd_adapter)
6962 return skb->queue_mapping + fwd_adapter->tx_base_queue;
6963
6964#ifdef IXGBE_FCOE
5e09a105 6965
97488bd1
AD		 6966 /*
6967 * only execute the code below if protocol is FCoE
6968 * or FIP and we have FCoE enabled on the adapter
6969 */
6970 switch (vlan_get_protocol(skb)) {
a1108ffd
JP		 6971 case htons(ETH_P_FCOE):
6972 case htons(ETH_P_FIP):
97488bd1 6973 adapter = netdev_priv(dev);
c087663e 6974
97488bd1
AD		 6975 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
6976 break;
6977 default:
99932d4f 6978 return fallback(dev, skb);
97488bd1 6979 }
c087663e 6980
97488bd1 6981 f = &adapter->ring_feature[RING_F_FCOE];
c087663e 6982
97488bd1
AD		 6983 txq = skb_rx_queue_recorded(skb) ? skb_get_rx_queue(skb) :
6984 smp_processor_id();
56075a98 6985
97488bd1
AD		 6986 while (txq >= f->indices)
6987 txq -= f->indices;
c4cf55e5 6988
97488bd1 6989 return txq + f->offset;
f663dd9a 6990#else
99932d4f 6991 return fallback(dev, skb);
f663dd9a 6992#endif
09a3b1f8
SH		 6993}
6994
fc77dc3c 6995netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *skb,
84418e3b
AD		 6996 struct ixgbe_adapter *adapter,
6997 struct ixgbe_ring *tx_ring)
9a799d71 6998{
d3d00239 6999 struct ixgbe_tx_buffer *first;
5f715823 7000 int tso;
d3d00239 7001 u32 tx_flags = 0;
a535c30e 7002 unsigned short f;
a535c30e 7003 u16 count = TXD_USE_COUNT(skb_headlen(skb));
66f32a8b 7004 __be16 protocol = skb->protocol;
63544e9c 7005 u8 hdr_len = 0;
5e09a105 7006
a535c30e
AD		 7007 /*
7008 * need: 1 descriptor per page * PAGE_SIZE/IXGBE_MAX_DATA_PER_TXD,
24ddd967 7009 * + 1 desc for skb_headlen/IXGBE_MAX_DATA_PER_TXD,
a535c30e
AD		 7010 * + 2 desc gap to keep tail from touching head,
7011 * + 1 desc for context descriptor,
7012 * otherwise try next time
7013 */
a535c30e
AD		 7014 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
7015 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
7f66162b 7016
a535c30e
AD		 7017 if (ixgbe_maybe_stop_tx(tx_ring, count + 3)) {
7018 tx_ring->tx_stats.tx_busy++;
7019 return NETDEV_TX_BUSY;
7020 }
7021
fd0db0ed
AD		 7022 /* record the location of the first descriptor for this packet */
7023 first = &tx_ring->tx_buffer_info[tx_ring->next_to_use];
7024 first->skb = skb;
091a6246
AD		 7025 first->bytecount = skb->len;
7026 first->gso_segs = 1;
fd0db0ed 7027
66f32a8b 7028 /* if we have a HW VLAN tag being added default to the HW one */
eab6d18d 7029 if (vlan_tx_tag_present(skb)) {
66f32a8b
AD		 7030 tx_flags |= vlan_tx_tag_get(skb) << IXGBE_TX_FLAGS_VLAN_SHIFT;
7031 tx_flags |= IXGBE_TX_FLAGS_HW_VLAN;
7032 /* else if it is a SW VLAN check the next protocol and store the tag */
a1108ffd 7033 } else if (protocol == htons(ETH_P_8021Q)) {
66f32a8b
AD		 7034 struct vlan_hdr *vhdr, _vhdr;
7035 vhdr = skb_header_pointer(skb, ETH_HLEN, sizeof(_vhdr), &_vhdr);
7036 if (!vhdr)
7037 goto out_drop;
7038
7039 protocol = vhdr->h_vlan_encapsulated_proto;
9e0c5648
AD		 7040 tx_flags |= ntohs(vhdr->h_vlan_TCI) <<
7041 IXGBE_TX_FLAGS_VLAN_SHIFT;
66f32a8b
AD		 7042 tx_flags |= IXGBE_TX_FLAGS_SW_VLAN;
7043 }
7044
3a6a4eda
JK		 7045 if (unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP)) {
7046 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
7047 tx_flags |= IXGBE_TX_FLAGS_TSTAMP;
891dc082
JK		 7048
7049 /* schedule check for Tx timestamp */
7050 adapter->ptp_tx_skb = skb_get(skb);
7051 adapter->ptp_tx_start = jiffies;
7052 schedule_work(&adapter->ptp_tx_work);
3a6a4eda 7053 }
3a6a4eda 7054
ff29a86e
JK		 7055 skb_tx_timestamp(skb);
7056
9e0c5648
AD		 7057#ifdef CONFIG_PCI_IOV
7058 /*
7059 * Use the l2switch_enable flag - would be false if the DMA
7060 * Tx switch had been disabled.
7061 */
7062 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
472148c3 7063 tx_flags |= IXGBE_TX_FLAGS_CC;
9e0c5648
AD		 7064
7065#endif
32701dc2 7066 /* DCB maps skb priorities 0-7 onto 3 bit PCP of VLAN tag. */
66f32a8b 7067 if ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) &&
09dca476
AD		 7068 ((tx_flags & (IXGBE_TX_FLAGS_HW_VLAN | IXGBE_TX_FLAGS_SW_VLAN)) ||
7069 (skb->priority != TC_PRIO_CONTROL))) {
66f32a8b 7070 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
32701dc2
JF		 7071 tx_flags |= (skb->priority & 0x7) <<
7072 IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT;
66f32a8b
AD		 7073 if (tx_flags & IXGBE_TX_FLAGS_SW_VLAN) {
7074 struct vlan_ethhdr *vhdr;
7075 if (skb_header_cloned(skb) &&
7076 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))
7077 goto out_drop;
7078 vhdr = (struct vlan_ethhdr *)skb->data;
7079 vhdr->h_vlan_TCI = htons(tx_flags >>
7080 IXGBE_TX_FLAGS_VLAN_SHIFT);
7081 } else {
7082 tx_flags |= IXGBE_TX_FLAGS_HW_VLAN;
2f90b865 7083 }
9a799d71 7084 }
eacd73f7 7085
244e27ad
AD		 7086 /* record initial flags and protocol */
7087 first->tx_flags = tx_flags;
7088 first->protocol = protocol;
7089
eacd73f7 7090#ifdef IXGBE_FCOE
66f32a8b 7091 /* setup tx offload for FCoE */
a1108ffd 7092 if ((protocol == htons(ETH_P_FCOE)) &&
a58915c7 7093 (tx_ring->netdev->features & (NETIF_F_FSO | NETIF_F_FCOE_CRC))) {
244e27ad 7094 tso = ixgbe_fso(tx_ring, first, &hdr_len);
897ab156
AD		 7095 if (tso < 0)
7096 goto out_drop;
9a799d71 7097
66f32a8b 7098 goto xmit_fcoe;
eacd73f7 7099 }
9a799d71 7100
66f32a8b 7101#endif /* IXGBE_FCOE */
244e27ad 7102 tso = ixgbe_tso(tx_ring, first, &hdr_len);
66f32a8b 7103 if (tso < 0)
897ab156 7104 goto out_drop;
244e27ad
AD		 7105 else if (!tso)
7106 ixgbe_tx_csum(tx_ring, first);
66f32a8b
AD		 7107
7108 /* add the ATR filter if ATR is on */
7109 if (test_bit(__IXGBE_TX_FDIR_INIT_DONE, &tx_ring->state))
244e27ad 7110 ixgbe_atr(tx_ring, first);
66f32a8b
AD		 7111
7112#ifdef IXGBE_FCOE
7113xmit_fcoe:
7114#endif /* IXGBE_FCOE */
244e27ad 7115 ixgbe_tx_map(tx_ring, first, hdr_len);
d3d00239
AD		 7116
7117 ixgbe_maybe_stop_tx(tx_ring, DESC_NEEDED);
9a799d71
AK		 7118
7119 return NETDEV_TX_OK;
897ab156
AD		 7120
7121out_drop:
fd0db0ed
AD		 7122 dev_kfree_skb_any(first->skb);
7123 first->skb = NULL;
7124
897ab156 7125 return NETDEV_TX_OK;
9a799d71
AK		 7126}
7127
2a47fa45
JF		 7128static netdev_tx_t __ixgbe_xmit_frame(struct sk_buff *skb,
7129 struct net_device *netdev,
7130 struct ixgbe_ring *ring)
84418e3b
AD		 7131{
7132 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7133 struct ixgbe_ring *tx_ring;
7134
a50c29dd
AD		 7135 /*
7136 * The minimum packet size for olinfo paylen is 17 so pad the skb
7137 * in order to meet this minimum size requirement.
7138 */
f73332fc
SH		 7139 if (unlikely(skb->len < 17)) {
7140 if (skb_pad(skb, 17 - skb->len))
a50c29dd
AD		 7141 return NETDEV_TX_OK;
7142 skb->len = 17;
71a49f77 7143 skb_set_tail_pointer(skb, 17);
a50c29dd
AD		 7144 }
7145
2a47fa45
JF		 7146 tx_ring = ring ? ring : adapter->tx_ring[skb->queue_mapping];
7147
fc77dc3c 7148 return ixgbe_xmit_frame_ring(skb, adapter, tx_ring);
84418e3b
AD		 7149}
7150
2a47fa45
JF		 7151static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb,
7152 struct net_device *netdev)
7153{
7154 return __ixgbe_xmit_frame(skb, netdev, NULL);
7155}
7156
9a799d71
AK		 7157/**
7158 * ixgbe_set_mac - Change the Ethernet Address of the NIC
7159 * @netdev: network interface device structure
7160 * @p: pointer to an address structure
7161 *
7162 * Returns 0 on success, negative on failure
7163 **/
7164static int ixgbe_set_mac(struct net_device *netdev, void *p)
7165{
7166 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 7167 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 7168 struct sockaddr *addr = p;
7169
7170 if (!is_valid_ether_addr(addr->sa_data))
7171 return -EADDRNOTAVAIL;
7172
7173 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 7174 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 7175
1d9c0bfd 7176 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, VMDQ_P(0), IXGBE_RAH_AV);
9a799d71
AK		 7177
7178 return 0;
7179}
7180
6b73e10d
BH		 7181static int
7182ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr)
7183{
7184 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7185 struct ixgbe_hw *hw = &adapter->hw;
7186 u16 value;
7187 int rc;
7188
7189 if (prtad != hw->phy.mdio.prtad)
7190 return -EINVAL;
7191 rc = hw->phy.ops.read_reg(hw, addr, devad, &value);
7192 if (!rc)
7193 rc = value;
7194 return rc;
7195}
7196
7197static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad,
7198 u16 addr, u16 value)
7199{
7200 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7201 struct ixgbe_hw *hw = &adapter->hw;
7202
7203 if (prtad != hw->phy.mdio.prtad)
7204 return -EINVAL;
7205 return hw->phy.ops.write_reg(hw, addr, devad, value);
7206}
7207
7208static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd)
7209{
7210 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7211
3a6a4eda 7212 switch (cmd) {
3a6a4eda 7213 case SIOCSHWTSTAMP:
93501d48
JK		 7214 return ixgbe_ptp_set_ts_config(adapter, req);
7215 case SIOCGHWTSTAMP:
7216 return ixgbe_ptp_get_ts_config(adapter, req);
3a6a4eda
JK		 7217 default:
7218 return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd);
7219 }
6b73e10d
BH		 7220}
7221
0365e6e4
PW		 7222/**
7223 * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding
31278e71 7224 * netdev->dev_addrs
0365e6e4
PW		 7225 * @netdev: network interface device structure
7226 *
7227 * Returns non-zero on failure
7228 **/
7229static int ixgbe_add_sanmac_netdev(struct net_device *dev)
7230{
7231 int err = 0;
7232 struct ixgbe_adapter *adapter = netdev_priv(dev);
7fa7c9dc 7233 struct ixgbe_hw *hw = &adapter->hw;
0365e6e4 7234
7fa7c9dc 7235 if (is_valid_ether_addr(hw->mac.san_addr)) {
0365e6e4 7236 rtnl_lock();
7fa7c9dc 7237 err = dev_addr_add(dev, hw->mac.san_addr, NETDEV_HW_ADDR_T_SAN);
0365e6e4 7238 rtnl_unlock();
7fa7c9dc
AD		 7239
7240 /* update SAN MAC vmdq pool selection */
7241 hw->mac.ops.set_vmdq_san_mac(hw, VMDQ_P(0));
0365e6e4
PW		 7242 }
7243 return err;
7244}
7245
7246/**
7247 * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding
31278e71 7248 * netdev->dev_addrs
0365e6e4
PW		 7249 * @netdev: network interface device structure
7250 *
7251 * Returns non-zero on failure
7252 **/
7253static int ixgbe_del_sanmac_netdev(struct net_device *dev)
7254{
7255 int err = 0;
7256 struct ixgbe_adapter *adapter = netdev_priv(dev);
7257 struct ixgbe_mac_info *mac = &adapter->hw.mac;
7258
7259 if (is_valid_ether_addr(mac->san_addr)) {
7260 rtnl_lock();
7261 err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
7262 rtnl_unlock();
7263 }
7264 return err;
7265}
7266
9a799d71
AK		 7267#ifdef CONFIG_NET_POLL_CONTROLLER
7268/*
7269 * Polling 'interrupt' - used by things like netconsole to send skbs
7270 * without having to re-enable interrupts. It's not called while
7271 * the interrupt routine is executing.
7272 */
7273static void ixgbe_netpoll(struct net_device *netdev)
7274{
7275 struct ixgbe_adapter *adapter = netdev_priv(netdev);
8f9a7167 7276 int i;
9a799d71 7277
1a647bd2
AD		 7278 /* if interface is down do nothing */
7279 if (test_bit(__IXGBE_DOWN, &adapter->state))
7280 return;
7281
9a799d71 7282 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
8f9a7167 7283 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
49c7ffbe
AD		 7284 for (i = 0; i < adapter->num_q_vectors; i++)
7285 ixgbe_msix_clean_rings(0, adapter->q_vector[i]);
8f9a7167
PWJ		 7286 } else {
7287 ixgbe_intr(adapter->pdev->irq, netdev);
7288 }
9a799d71 7289 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
9a799d71 7290}
9a799d71 7291
581330ba 7292#endif
de1036b1
ED		 7293static struct rtnl_link_stats64 *ixgbe_get_stats64(struct net_device *netdev,
7294 struct rtnl_link_stats64 *stats)
7295{
7296 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7297 int i;
7298
1a51502b 7299 rcu_read_lock();
de1036b1 7300 for (i = 0; i < adapter->num_rx_queues; i++) {
1a51502b 7301 struct ixgbe_ring *ring = ACCESS_ONCE(adapter->rx_ring[i]);
de1036b1
ED		 7302 u64 bytes, packets;
7303 unsigned int start;
7304
1a51502b
ED		 7305 if (ring) {
7306 do {
57a7744e 7307 start = u64_stats_fetch_begin_irq(&ring->syncp);
1a51502b
ED		 7308 packets = ring->stats.packets;
7309 bytes = ring->stats.bytes;
57a7744e 7310 } while (u64_stats_fetch_retry_irq(&ring->syncp, start));
1a51502b
ED		 7311 stats->rx_packets += packets;
7312 stats->rx_bytes += bytes;
7313 }
de1036b1 7314 }
1ac9ad13
ED		 7315
7316 for (i = 0; i < adapter->num_tx_queues; i++) {
7317 struct ixgbe_ring *ring = ACCESS_ONCE(adapter->tx_ring[i]);
7318 u64 bytes, packets;
7319 unsigned int start;
7320
7321 if (ring) {
7322 do {
57a7744e 7323 start = u64_stats_fetch_begin_irq(&ring->syncp);
1ac9ad13
ED		 7324 packets = ring->stats.packets;
7325 bytes = ring->stats.bytes;
57a7744e 7326 } while (u64_stats_fetch_retry_irq(&ring->syncp, start));
1ac9ad13
ED		 7327 stats->tx_packets += packets;
7328 stats->tx_bytes += bytes;
7329 }
7330 }
1a51502b 7331 rcu_read_unlock();
de1036b1
ED		 7332 /* following stats updated by ixgbe_watchdog_task() */
7333 stats->multicast = netdev->stats.multicast;
7334 stats->rx_errors = netdev->stats.rx_errors;
7335 stats->rx_length_errors = netdev->stats.rx_length_errors;
7336 stats->rx_crc_errors = netdev->stats.rx_crc_errors;
7337 stats->rx_missed_errors = netdev->stats.rx_missed_errors;
7338 return stats;
7339}
7340
8af3c33f 7341#ifdef CONFIG_IXGBE_DCB
49ce9c2c
BH		 7342/**
7343 * ixgbe_validate_rtr - verify 802.1Qp to Rx packet buffer mapping is valid.
7344 * @adapter: pointer to ixgbe_adapter
8b1c0b24
JF		 7345 * @tc: number of traffic classes currently enabled
7346 *
7347 * Configure a valid 802.1Qp to Rx packet buffer mapping ie confirm
7348 * 802.1Q priority maps to a packet buffer that exists.
7349 */
7350static void ixgbe_validate_rtr(struct ixgbe_adapter *adapter, u8 tc)
7351{
7352 struct ixgbe_hw *hw = &adapter->hw;
7353 u32 reg, rsave;
7354 int i;
7355
7356 /* 82598 have a static priority to TC mapping that can not
7357 * be changed so no validation is needed.
7358 */
7359 if (hw->mac.type == ixgbe_mac_82598EB)
7360 return;
7361
7362 reg = IXGBE_READ_REG(hw, IXGBE_RTRUP2TC);
7363 rsave = reg;
7364
7365 for (i = 0; i < MAX_TRAFFIC_CLASS; i++) {
7366 u8 up2tc = reg >> (i * IXGBE_RTRUP2TC_UP_SHIFT);
7367
7368 /* If up2tc is out of bounds default to zero */
7369 if (up2tc > tc)
7370 reg &= ~(0x7 << IXGBE_RTRUP2TC_UP_SHIFT);
7371 }
7372
7373 if (reg != rsave)
7374 IXGBE_WRITE_REG(hw, IXGBE_RTRUP2TC, reg);
7375
7376 return;
7377}
7378
02debdc9
AD		 7379/**
7380 * ixgbe_set_prio_tc_map - Configure netdev prio tc map
7381 * @adapter: Pointer to adapter struct
7382 *
7383 * Populate the netdev user priority to tc map
7384 */
7385static void ixgbe_set_prio_tc_map(struct ixgbe_adapter *adapter)
7386{
7387 struct net_device *dev = adapter->netdev;
7388 struct ixgbe_dcb_config *dcb_cfg = &adapter->dcb_cfg;
7389 struct ieee_ets *ets = adapter->ixgbe_ieee_ets;
7390 u8 prio;
7391
7392 for (prio = 0; prio < MAX_USER_PRIORITY; prio++) {
7393 u8 tc = 0;
7394
7395 if (adapter->dcbx_cap & DCB_CAP_DCBX_VER_CEE)
7396 tc = ixgbe_dcb_get_tc_from_up(dcb_cfg, 0, prio);
7397 else if (ets)
7398 tc = ets->prio_tc[prio];
7399
7400 netdev_set_prio_tc_map(dev, prio, tc);
7401 }
7402}
7403
cca73c59 7404#endif /* CONFIG_IXGBE_DCB */
49ce9c2c
BH		 7405/**
7406 * ixgbe_setup_tc - configure net_device for multiple traffic classes
8b1c0b24
JF		 7407 *
7408 * @netdev: net device to configure
7409 * @tc: number of traffic classes to enable
7410 */
7411int ixgbe_setup_tc(struct net_device *dev, u8 tc)
7412{
8b1c0b24
JF		 7413 struct ixgbe_adapter *adapter = netdev_priv(dev);
7414 struct ixgbe_hw *hw = &adapter->hw;
2a47fa45 7415 bool pools;
8b1c0b24 7416
8b1c0b24 7417 /* Hardware supports up to 8 traffic classes */
4de2a022 7418 if (tc > adapter->dcb_cfg.num_tcs.pg_tcs ||
581330ba
AD		 7419 (hw->mac.type == ixgbe_mac_82598EB &&
7420 tc < MAX_TRAFFIC_CLASS))
8b1c0b24
JF		 7421 return -EINVAL;
7422
2a47fa45
JF		 7423 pools = (find_first_zero_bit(&adapter->fwd_bitmask, 32) > 1);
7424 if (tc && pools && adapter->num_rx_pools > IXGBE_MAX_DCBMACVLANS)
7425 return -EBUSY;
7426
8b1c0b24 7427 /* Hardware has to reinitialize queues and interrupts to
52f33af8 7428 * match packet buffer alignment. Unfortunately, the
8b1c0b24
JF		 7429 * hardware is not flexible enough to do this dynamically.
7430 */
7431 if (netif_running(dev))
7432 ixgbe_close(dev);
7433 ixgbe_clear_interrupt_scheme(adapter);
7434
cca73c59 7435#ifdef CONFIG_IXGBE_DCB
e7589eab 7436 if (tc) {
8b1c0b24 7437 netdev_set_num_tc(dev, tc);
02debdc9
AD		 7438 ixgbe_set_prio_tc_map(adapter);
7439
e7589eab 7440 adapter->flags |= IXGBE_FLAG_DCB_ENABLED;
e7589eab 7441
943561d3
AD		 7442 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
7443 adapter->last_lfc_mode = adapter->hw.fc.requested_mode;
e7589eab 7444 adapter->hw.fc.requested_mode = ixgbe_fc_none;
943561d3 7445 }
e7589eab 7446 } else {
8b1c0b24 7447 netdev_reset_tc(dev);
02debdc9 7448
943561d3
AD		 7449 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
7450 adapter->hw.fc.requested_mode = adapter->last_lfc_mode;
e7589eab
JF		 7451
7452 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
e7589eab
JF		 7453
7454 adapter->temp_dcb_cfg.pfc_mode_enable = false;
7455 adapter->dcb_cfg.pfc_mode_enable = false;
7456 }
7457
8b1c0b24 7458 ixgbe_validate_rtr(adapter, tc);
cca73c59
AD		 7459
7460#endif /* CONFIG_IXGBE_DCB */
7461 ixgbe_init_interrupt_scheme(adapter);
7462
8b1c0b24 7463 if (netif_running(dev))
cca73c59 7464 return ixgbe_open(dev);
8b1c0b24
JF		 7465
7466 return 0;
7467}
de1036b1 7468
da36b647
GR		 7469#ifdef CONFIG_PCI_IOV
7470void ixgbe_sriov_reinit(struct ixgbe_adapter *adapter)
7471{
7472 struct net_device *netdev = adapter->netdev;
7473
7474 rtnl_lock();
da36b647 7475 ixgbe_setup_tc(netdev, netdev_get_num_tc(netdev));
da36b647
GR		 7476 rtnl_unlock();
7477}
7478
7479#endif
082757af
DS		 7480void ixgbe_do_reset(struct net_device *netdev)
7481{
7482 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7483
7484 if (netif_running(netdev))
7485 ixgbe_reinit_locked(adapter);
7486 else
7487 ixgbe_reset(adapter);
7488}
7489
c8f44aff 7490static netdev_features_t ixgbe_fix_features(struct net_device *netdev,
567d2de2 7491 netdev_features_t features)
082757af
DS		 7492{
7493 struct ixgbe_adapter *adapter = netdev_priv(netdev);
7494
082757af 7495 /* If Rx checksum is disabled, then RSC/LRO should also be disabled */
567d2de2
AD		 7496 if (!(features & NETIF_F_RXCSUM))
7497 features &= ~NETIF_F_LRO;
082757af 7498
567d2de2
AD		 7499 /* Turn off LRO if not RSC capable */
7500 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE))
7501 features &= ~NETIF_F_LRO;
8e2813f5 7502
567d2de2 7503 return features;
082757af
DS		 7504}
7505
c8f44aff 7506static int ixgbe_set_features(struct net_device *netdev,
567d2de2 7507 netdev_features_t features)
082757af
DS		 7508{
7509 struct ixgbe_adapter *adapter = netdev_priv(netdev);
567d2de2 7510 netdev_features_t changed = netdev->features ^ features;
082757af
DS		 7511 bool need_reset = false;
7512
082757af 7513 /* Make sure RSC matches LRO, reset if change */
567d2de2
AD		 7514 if (!(features & NETIF_F_LRO)) {
7515 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
082757af 7516 need_reset = true;
567d2de2
AD		 7517 adapter->flags2 &= ~IXGBE_FLAG2_RSC_ENABLED;
7518 } else if ((adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE) &&
7519 !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)) {
7520 if (adapter->rx_itr_setting == 1 ||
7521 adapter->rx_itr_setting > IXGBE_MIN_RSC_ITR) {
7522 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
7523 need_reset = true;
7524 } else if ((changed ^ features) & NETIF_F_LRO) {
7525 e_info(probe, "rx-usecs set too low, "
7526 "disabling RSC\n");
082757af
DS		 7527 }
7528 }
7529
7530 /*
7531 * Check if Flow Director n-tuple support was enabled or disabled. If
7532 * the state changed, we need to reset.
7533 */
39cb681b
AD		 7534 switch (features & NETIF_F_NTUPLE) {
7535 case NETIF_F_NTUPLE:
567d2de2 7536 /* turn off ATR, enable perfect filters and reset */
39cb681b
AD		 7537 if (!(adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
7538 need_reset = true;
7539
567d2de2
AD		 7540 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
7541 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
39cb681b
AD		 7542 break;
7543 default:
7544 /* turn off perfect filters, enable ATR and reset */
7545 if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
7546 need_reset = true;
7547
7548 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
7549
7550 /* We cannot enable ATR if SR-IOV is enabled */
7551 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
7552 break;
7553
7554 /* We cannot enable ATR if we have 2 or more traffic classes */
7555 if (netdev_get_num_tc(netdev) > 1)
7556 break;
7557
7558 /* We cannot enable ATR if RSS is disabled */
7559 if (adapter->ring_feature[RING_F_RSS].limit <= 1)
7560 break;
7561
7562 /* A sample rate of 0 indicates ATR disabled */
7563 if (!adapter->atr_sample_rate)
7564 break;
7565
7566 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
7567 break;
082757af
DS		 7568 }
7569
f646968f 7570 if (features & NETIF_F_HW_VLAN_CTAG_RX)
146d4cc9
JF		 7571 ixgbe_vlan_strip_enable(adapter);
7572 else
7573 ixgbe_vlan_strip_disable(adapter);
7574
3f2d1c0f
BG		 7575 if (changed & NETIF_F_RXALL)
7576 need_reset = true;
7577
567d2de2 7578 netdev->features = features;
082757af
DS		 7579 if (need_reset)
7580 ixgbe_do_reset(netdev);
7581
7582 return 0;
082757af
DS		 7583}
7584
edc7d573 7585static int ixgbe_ndo_fdb_add(struct ndmsg *ndm, struct nlattr *tb[],
0f4b0add 7586 struct net_device *dev,
6b6e2725 7587 const unsigned char *addr,
0f4b0add
JF		 7588 u16 flags)
7589{
7590 struct ixgbe_adapter *adapter = netdev_priv(dev);
95447461
JF		 7591 int err;
7592
7593 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
faaf02d2 7594 return ndo_dflt_fdb_add(ndm, tb, dev, addr, flags);
0f4b0add 7595
b1ac1ef7
JF		 7596 /* Hardware does not support aging addresses so if a
7597 * ndm_state is given only allow permanent addresses
7598 */
7599 if (ndm->ndm_state && !(ndm->ndm_state & NUD_PERMANENT)) {
0f4b0add
JF		 7600 pr_info("%s: FDB only supports static addresses\n",
7601 ixgbe_driver_name);
7602 return -EINVAL;
7603 }
7604
46acc460 7605 if (is_unicast_ether_addr(addr) || is_link_local_ether_addr(addr)) {
95447461
JF		 7606 u32 rar_uc_entries = IXGBE_MAX_PF_MACVLANS;
7607
7608 if (netdev_uc_count(dev) < rar_uc_entries)
0f4b0add 7609 err = dev_uc_add_excl(dev, addr);
0f4b0add 7610 else
95447461
JF		 7611 err = -ENOMEM;
7612 } else if (is_multicast_ether_addr(addr)) {
7613 err = dev_mc_add_excl(dev, addr);
7614 } else {
7615 err = -EINVAL;
0f4b0add
JF		 7616 }
7617
7618 /* Only return duplicate errors if NLM_F_EXCL is set */
7619 if (err == -EEXIST && !(flags & NLM_F_EXCL))
7620 err = 0;
7621
7622 return err;
7623}
7624
815cccbf
JF		 7625static int ixgbe_ndo_bridge_setlink(struct net_device *dev,
7626 struct nlmsghdr *nlh)
7627{
7628 struct ixgbe_adapter *adapter = netdev_priv(dev);
7629 struct nlattr *attr, *br_spec;
7630 int rem;
7631
7632 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
7633 return -EOPNOTSUPP;
7634
7635 br_spec = nlmsg_find_attr(nlh, sizeof(struct ifinfomsg), IFLA_AF_SPEC);
7636
7637 nla_for_each_nested(attr, br_spec, rem) {
7638 __u16 mode;
7639 u32 reg = 0;
7640
7641 if (nla_type(attr) != IFLA_BRIDGE_MODE)
7642 continue;
7643
7644 mode = nla_get_u16(attr);
9b735984 7645 if (mode == BRIDGE_MODE_VEPA) {
815cccbf 7646 reg = 0;
9b735984
GR		 7647 adapter->flags2 &= ~IXGBE_FLAG2_BRIDGE_MODE_VEB;
7648 } else if (mode == BRIDGE_MODE_VEB) {
815cccbf 7649 reg = IXGBE_PFDTXGSWC_VT_LBEN;
9b735984
GR		 7650 adapter->flags2 |= IXGBE_FLAG2_BRIDGE_MODE_VEB;
7651 } else
815cccbf
JF		 7652 return -EINVAL;
7653
7654 IXGBE_WRITE_REG(&adapter->hw, IXGBE_PFDTXGSWC, reg);
7655
7656 e_info(drv, "enabling bridge mode: %s\n",
7657 mode == BRIDGE_MODE_VEPA ? "VEPA" : "VEB");
7658 }
7659
7660 return 0;
7661}
7662
7663static int ixgbe_ndo_bridge_getlink(struct sk_buff *skb, u32 pid, u32 seq,
6cbdceeb
VY		 7664 struct net_device *dev,
7665 u32 filter_mask)
815cccbf
JF		 7666{
7667 struct ixgbe_adapter *adapter = netdev_priv(dev);
7668 u16 mode;
7669
7670 if (!(adapter->flags & IXGBE_FLAG_SRIOV_ENABLED))
7671 return 0;
7672
9b735984 7673 if (adapter->flags2 & IXGBE_FLAG2_BRIDGE_MODE_VEB)
815cccbf
JF		 7674 mode = BRIDGE_MODE_VEB;
7675 else
7676 mode = BRIDGE_MODE_VEPA;
7677
7678 return ndo_dflt_bridge_getlink(skb, pid, seq, dev, mode);
7679}
7680
2a47fa45
JF		 7681static void *ixgbe_fwd_add(struct net_device *pdev, struct net_device *vdev)
7682{
7683 struct ixgbe_fwd_adapter *fwd_adapter = NULL;
7684 struct ixgbe_adapter *adapter = netdev_priv(pdev);
51f3773b 7685 unsigned int limit;
2a47fa45
JF		 7686 int pool, err;
7687
219354d4
JF		 7688#ifdef CONFIG_RPS
7689 if (vdev->num_rx_queues != vdev->num_tx_queues) {
7690 netdev_info(pdev, "%s: Only supports a single queue count for TX and RX\n",
7691 vdev->name);
7692 return ERR_PTR(-EINVAL);
7693 }
7694#endif
2a47fa45 7695 /* Check for hardware restriction on number of rx/tx queues */
219354d4 7696 if (vdev->num_tx_queues > IXGBE_MAX_L2A_QUEUES ||
2a47fa45
JF		 7697 vdev->num_tx_queues == IXGBE_BAD_L2A_QUEUE) {
7698 netdev_info(pdev,
7699 "%s: Supports RX/TX Queue counts 1,2, and 4\n",
7700 pdev->name);
7701 return ERR_PTR(-EINVAL);
7702 }
7703
7704 if (((adapter->flags & IXGBE_FLAG_DCB_ENABLED) &&
7705 adapter->num_rx_pools > IXGBE_MAX_DCBMACVLANS - 1) ||
7706 (adapter->num_rx_pools > IXGBE_MAX_MACVLANS))
7707 return ERR_PTR(-EBUSY);
7708
7709 fwd_adapter = kcalloc(1, sizeof(struct ixgbe_fwd_adapter), GFP_KERNEL);
7710 if (!fwd_adapter)
7711 return ERR_PTR(-ENOMEM);
7712
7713 pool = find_first_zero_bit(&adapter->fwd_bitmask, 32);
7714 adapter->num_rx_pools++;
7715 set_bit(pool, &adapter->fwd_bitmask);
51f3773b 7716 limit = find_last_bit(&adapter->fwd_bitmask, 32);
2a47fa45
JF		 7717
7718 /* Enable VMDq flag so device will be set in VM mode */
7719 adapter->flags |= IXGBE_FLAG_VMDQ_ENABLED | IXGBE_FLAG_SRIOV_ENABLED;
51f3773b 7720 adapter->ring_feature[RING_F_VMDQ].limit = limit + 1;
219354d4 7721 adapter->ring_feature[RING_F_RSS].limit = vdev->num_tx_queues;
2a47fa45
JF		 7722
7723 /* Force reinit of ring allocation with VMDQ enabled */
7724 err = ixgbe_setup_tc(pdev, netdev_get_num_tc(pdev));
7725 if (err)
7726 goto fwd_add_err;
7727 fwd_adapter->pool = pool;
7728 fwd_adapter->real_adapter = adapter;
7729 err = ixgbe_fwd_ring_up(vdev, fwd_adapter);
7730 if (err)
7731 goto fwd_add_err;
7732 netif_tx_start_all_queues(vdev);
7733 return fwd_adapter;
7734fwd_add_err:
7735 /* unwind counter and free adapter struct */
7736 netdev_info(pdev,
7737 "%s: dfwd hardware acceleration failed\n", vdev->name);
7738 clear_bit(pool, &adapter->fwd_bitmask);
7739 adapter->num_rx_pools--;
7740 kfree(fwd_adapter);
7741 return ERR_PTR(err);
7742}
7743
7744static void ixgbe_fwd_del(struct net_device *pdev, void *priv)
7745{
7746 struct ixgbe_fwd_adapter *fwd_adapter = priv;
7747 struct ixgbe_adapter *adapter = fwd_adapter->real_adapter;
51f3773b 7748 unsigned int limit;
2a47fa45
JF		 7749
7750 clear_bit(fwd_adapter->pool, &adapter->fwd_bitmask);
7751 adapter->num_rx_pools--;
7752
51f3773b
JF		 7753 limit = find_last_bit(&adapter->fwd_bitmask, 32);
7754 adapter->ring_feature[RING_F_VMDQ].limit = limit + 1;
2a47fa45
JF		 7755 ixgbe_fwd_ring_down(fwd_adapter->netdev, fwd_adapter);
7756 ixgbe_setup_tc(pdev, netdev_get_num_tc(pdev));
7757 netdev_dbg(pdev, "pool %i:%i queues %i:%i VSI bitmask %lx\n",
7758 fwd_adapter->pool, adapter->num_rx_pools,
7759 fwd_adapter->rx_base_queue,
7760 fwd_adapter->rx_base_queue + adapter->num_rx_queues_per_pool,
7761 adapter->fwd_bitmask);
7762 kfree(fwd_adapter);
7763}
7764
0edc3527 7765static const struct net_device_ops ixgbe_netdev_ops = {
e8e9f696 7766 .ndo_open = ixgbe_open,
0edc3527 7767 .ndo_stop = ixgbe_close,
00829823 7768 .ndo_start_xmit = ixgbe_xmit_frame,
09a3b1f8 7769 .ndo_select_queue = ixgbe_select_queue,
581330ba 7770 .ndo_set_rx_mode = ixgbe_set_rx_mode,
0edc3527
SH		 7771 .ndo_validate_addr = eth_validate_addr,
7772 .ndo_set_mac_address = ixgbe_set_mac,
7773 .ndo_change_mtu = ixgbe_change_mtu,
7774 .ndo_tx_timeout = ixgbe_tx_timeout,
0edc3527
SH		 7775 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
7776 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
6b73e10d 7777 .ndo_do_ioctl = ixgbe_ioctl,
7f01648a
GR		 7778 .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac,
7779 .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan,
7780 .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw,
581330ba 7781 .ndo_set_vf_spoofchk = ixgbe_ndo_set_vf_spoofchk,
7f01648a 7782 .ndo_get_vf_config = ixgbe_ndo_get_vf_config,
de1036b1 7783 .ndo_get_stats64 = ixgbe_get_stats64,
8af3c33f 7784#ifdef CONFIG_IXGBE_DCB
24095aa3 7785 .ndo_setup_tc = ixgbe_setup_tc,
8af3c33f 7786#endif
0edc3527
SH		 7787#ifdef CONFIG_NET_POLL_CONTROLLER
7788 .ndo_poll_controller = ixgbe_netpoll,
7789#endif
e0d1095a 7790#ifdef CONFIG_NET_RX_BUSY_POLL
8b80cda5 7791 .ndo_busy_poll = ixgbe_low_latency_recv,
5a85e737 7792#endif
332d4a7d
YZ		 7793#ifdef IXGBE_FCOE
7794 .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get,
68a683cf 7795 .ndo_fcoe_ddp_target = ixgbe_fcoe_ddp_target,
332d4a7d 7796 .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put,
8450ff8c
YZ		 7797 .ndo_fcoe_enable = ixgbe_fcoe_enable,
7798 .ndo_fcoe_disable = ixgbe_fcoe_disable,
61a1fa10 7799 .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn,
ea81875a 7800 .ndo_fcoe_get_hbainfo = ixgbe_fcoe_get_hbainfo,
332d4a7d 7801#endif /* IXGBE_FCOE */
082757af
DS		 7802 .ndo_set_features = ixgbe_set_features,
7803 .ndo_fix_features = ixgbe_fix_features,
0f4b0add 7804 .ndo_fdb_add = ixgbe_ndo_fdb_add,
815cccbf
JF		 7805 .ndo_bridge_setlink = ixgbe_ndo_bridge_setlink,
7806 .ndo_bridge_getlink = ixgbe_ndo_bridge_getlink,
2a47fa45
JF		 7807 .ndo_dfwd_add_station = ixgbe_fwd_add,
7808 .ndo_dfwd_del_station = ixgbe_fwd_del,
0edc3527
SH		 7809};
7810
e027d1ae
JK		 7811/**
7812 * ixgbe_enumerate_functions - Get the number of ports this device has
7813 * @adapter: adapter structure
7814 *
7815 * This function enumerates the phsyical functions co-located on a single slot,
7816 * in order to determine how many ports a device has. This is most useful in
7817 * determining the required GT/s of PCIe bandwidth necessary for optimal
7818 * performance.
7819 **/
7820static inline int ixgbe_enumerate_functions(struct ixgbe_adapter *adapter)
7821{
e027d1ae
JK		 7822 struct list_head *entry;
7823 int physfns = 0;
7824
f1f96579
JK		 7825 /* Some cards can not use the generic count PCIe functions method,
7826 * because they are behind a parent switch, so we hardcode these with
7827 * the correct number of functions.
e027d1ae 7828 */
f1f96579 7829 if (ixgbe_pcie_from_parent(&adapter->hw)) {
e027d1ae 7830 physfns = 4;
f1f96579 7831 } else {
e027d1ae
JK		 7832 list_for_each(entry, &adapter->pdev->bus_list) {
7833 struct pci_dev *pdev =
7834 list_entry(entry, struct pci_dev, bus_list);
7835 /* don't count virtual functions */
7836 if (!pdev->is_virtfn)
7837 physfns++;
7838 }
7839 }
7840
7841 return physfns;
7842}
7843
8e2813f5
JK		 7844/**
7845 * ixgbe_wol_supported - Check whether device supports WoL
7846 * @hw: hw specific details
7847 * @device_id: the device ID
7848 * @subdev_id: the subsystem device ID
7849 *
7850 * This function is used by probe and ethtool to determine
7851 * which devices have WoL support
7852 *
7853 **/
7854int ixgbe_wol_supported(struct ixgbe_adapter *adapter, u16 device_id,
7855 u16 subdevice_id)
7856{
7857 struct ixgbe_hw *hw = &adapter->hw;
7858 u16 wol_cap = adapter->eeprom_cap & IXGBE_DEVICE_CAPS_WOL_MASK;
7859 int is_wol_supported = 0;
7860
7861 switch (device_id) {
7862 case IXGBE_DEV_ID_82599_SFP:
7863 /* Only these subdevices could supports WOL */
7864 switch (subdevice_id) {
87557440 7865 case IXGBE_SUBDEV_ID_82599_SFP_WOL0:
8e2813f5
JK		 7866 case IXGBE_SUBDEV_ID_82599_560FLR:
7867 /* only support first port */
7868 if (hw->bus.func != 0)
7869 break;
5700ff26 7870 case IXGBE_SUBDEV_ID_82599_SP_560FLR:
8e2813f5 7871 case IXGBE_SUBDEV_ID_82599_SFP:
b6dfd939 7872 case IXGBE_SUBDEV_ID_82599_RNDC:
f8a06c2c 7873 case IXGBE_SUBDEV_ID_82599_ECNA_DP:
979fe5f7 7874 case IXGBE_SUBDEV_ID_82599_LOM_SFP:
8e2813f5
JK		 7875 is_wol_supported = 1;
7876 break;
7877 }
7878 break;
5daebbb0
DS		 7879 case IXGBE_DEV_ID_82599EN_SFP:
7880 /* Only this subdevice supports WOL */
7881 switch (subdevice_id) {
7882 case IXGBE_SUBDEV_ID_82599EN_SFP_OCP1:
7883 is_wol_supported = 1;
7884 break;
7885 }
7886 break;
8e2813f5
JK		 7887 case IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
7888 /* All except this subdevice support WOL */
7889 if (subdevice_id != IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ)
7890 is_wol_supported = 1;
7891 break;
7892 case IXGBE_DEV_ID_82599_KX4:
7893 is_wol_supported = 1;
7894 break;
7895 case IXGBE_DEV_ID_X540T:
df376f0d 7896 case IXGBE_DEV_ID_X540T1:
8e2813f5
JK		 7897 /* check eeprom to see if enabled wol */
7898 if ((wol_cap == IXGBE_DEVICE_CAPS_WOL_PORT0_1) ||
7899 ((wol_cap == IXGBE_DEVICE_CAPS_WOL_PORT0) &&
7900 (hw->bus.func == 0))) {
7901 is_wol_supported = 1;
7902 }
7903 break;
7904 }
7905
7906 return is_wol_supported;
7907}
7908
9a799d71
AK		 7909/**
7910 * ixgbe_probe - Device Initialization Routine
7911 * @pdev: PCI device information struct
7912 * @ent: entry in ixgbe_pci_tbl
7913 *
7914 * Returns 0 on success, negative on failure
7915 *
7916 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
7917 * The OS initialization, configuring of the adapter private structure,
7918 * and a hardware reset occur.
7919 **/
1dd06ae8 7920static int ixgbe_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
9a799d71
AK		 7921{
7922 struct net_device *netdev;
7923 struct ixgbe_adapter *adapter = NULL;
7924 struct ixgbe_hw *hw;
7925 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71 7926 static int cards_found;
e027d1ae 7927 int i, err, pci_using_dac, expected_gts;
d3cb9869 7928 unsigned int indices = MAX_TX_QUEUES;
289700db 7929 u8 part_str[IXGBE_PBANUM_LENGTH];
eacd73f7
YZ		 7930#ifdef IXGBE_FCOE
7931 u16 device_caps;
7932#endif
289700db 7933 u32 eec;
9a799d71 7934
bded64a7
AG		 7935 /* Catch broken hardware that put the wrong VF device ID in
7936 * the PCIe SR-IOV capability.
7937 */
7938 if (pdev->is_virtfn) {
7939 WARN(1, KERN_ERR "%s (%hx:%hx) should not be a VF!\n",
7940 pci_name(pdev), pdev->vendor, pdev->device);
7941 return -EINVAL;
7942 }
7943
9ce77666 7944 err = pci_enable_device_mem(pdev);
9a799d71
AK		 7945 if (err)
7946 return err;
7947
f5f2eda8 7948 if (!dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64))) {
9a799d71
AK		 7949 pci_using_dac = 1;
7950 } else {
f5f2eda8 7951 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
9a799d71 7952 if (err) {
f5f2eda8
RK		 7953 dev_err(&pdev->dev,
7954 "No usable DMA configuration, aborting\n");
7955 goto err_dma;
9a799d71
AK		 7956 }
7957 pci_using_dac = 0;
7958 }
7959
9ce77666 7960 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 7961 IORESOURCE_MEM), ixgbe_driver_name);
9a799d71 7962 if (err) {
b8bc0421
DC		 7963 dev_err(&pdev->dev,
7964 "pci_request_selected_regions failed 0x%x\n", err);
9a799d71
AK		 7965 goto err_pci_reg;
7966 }
7967
19d5afd4 7968 pci_enable_pcie_error_reporting(pdev);
6fabd715 7969
9a799d71 7970 pci_set_master(pdev);
fb3b27bc 7971 pci_save_state(pdev);
9a799d71 7972
d3cb9869 7973 if (ii->mac == ixgbe_mac_82598EB) {
e901acd6 7974#ifdef CONFIG_IXGBE_DCB
d3cb9869
AD		 7975 /* 8 TC w/ 4 queues per TC */
7976 indices = 4 * MAX_TRAFFIC_CLASS;
7977#else
7978 indices = IXGBE_MAX_RSS_INDICES;
e901acd6 7979#endif
d3cb9869 7980 }
e901acd6 7981
c85a2618 7982 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices);
9a799d71
AK		 7983 if (!netdev) {
7984 err = -ENOMEM;
7985 goto err_alloc_etherdev;
7986 }
7987
9a799d71
AK		 7988 SET_NETDEV_DEV(netdev, &pdev->dev);
7989
9a799d71 7990 adapter = netdev_priv(netdev);
c60fbb00 7991 pci_set_drvdata(pdev, adapter);
9a799d71
AK		 7992
7993 adapter->netdev = netdev;
7994 adapter->pdev = pdev;
7995 hw = &adapter->hw;
7996 hw->back = adapter;
b3f4d599 7997 adapter->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
9a799d71 7998
05857980 7999 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
e8e9f696 8000 pci_resource_len(pdev, 0));
2a1a091c 8001 adapter->io_addr = hw->hw_addr;
9a799d71
AK		 8002 if (!hw->hw_addr) {
8003 err = -EIO;
8004 goto err_ioremap;
8005 }
8006
0edc3527 8007 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 8008 ixgbe_set_ethtool_ops(netdev);
9a799d71 8009 netdev->watchdog_timeo = 5 * HZ;
9fe93afd 8010 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
9a799d71 8011
9a799d71
AK		 8012 adapter->bd_number = cards_found;
8013
9a799d71
AK		 8014 /* Setup hw api */
8015 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 8016 hw->mac.type = ii->mac;
9a799d71 8017
c44ade9e
JB		 8018 /* EEPROM */
8019 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
8020 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
8021 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
8022 if (!(eec & (1 << 8)))
8023 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
8024
8025 /* PHY */
8026 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0 8027 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
6b73e10d
BH		 8028 /* ixgbe_identify_phy_generic will set prtad and mmds properly */
8029 hw->phy.mdio.prtad = MDIO_PRTAD_NONE;
8030 hw->phy.mdio.mmds = 0;
8031 hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22;
8032 hw->phy.mdio.dev = netdev;
8033 hw->phy.mdio.mdio_read = ixgbe_mdio_read;
8034 hw->phy.mdio.mdio_write = ixgbe_mdio_write;
c4900be0 8035
8ca783ab 8036 ii->get_invariants(hw);
9a799d71
AK		 8037
8038 /* setup the private structure */
8039 err = ixgbe_sw_init(adapter);
8040 if (err)
8041 goto err_sw_init;
8042
e86bff0e 8043 /* Make it possible the adapter to be woken up via WOL */
b93a2226
DS		 8044 switch (adapter->hw.mac.type) {
8045 case ixgbe_mac_82599EB:
8046 case ixgbe_mac_X540:
e86bff0e 8047 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
b93a2226
DS		 8048 break;
8049 default:
8050 break;
8051 }
e86bff0e 8052
bf069c97
DS		 8053 /*
8054 * If there is a fan on this device and it has failed log the
8055 * failure.
8056 */
8057 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
8058 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
8059 if (esdp & IXGBE_ESDP_SDP1)
396e799c 8060 e_crit(probe, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 8061 }
8062
8ef78adc
PWJ		 8063 if (allow_unsupported_sfp)
8064 hw->allow_unsupported_sfp = allow_unsupported_sfp;
8065
c44ade9e 8066 /* reset_hw fills in the perm_addr as well */
119fc60a 8067 hw->phy.reset_if_overtemp = true;
c44ade9e 8068 err = hw->mac.ops.reset_hw(hw);
119fc60a 8069 hw->phy.reset_if_overtemp = false;
8ca783ab
DS		 8070 if (err == IXGBE_ERR_SFP_NOT_PRESENT &&
8071 hw->mac.type == ixgbe_mac_82598EB) {
8ca783ab
DS		 8072 err = 0;
8073 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
1b1bf31a
DS		 8074 e_dev_err("failed to load because an unsupported SFP+ or QSFP module type was detected.\n");
8075 e_dev_err("Reload the driver after installing a supported module.\n");
04f165ef
PW		 8076 goto err_sw_init;
8077 } else if (err) {
849c4542 8078 e_dev_err("HW Init failed: %d\n", err);
c44ade9e
JB		 8079 goto err_sw_init;
8080 }
8081
99d74487 8082#ifdef CONFIG_PCI_IOV
60a1a680
GR		 8083 /* SR-IOV not supported on the 82598 */
8084 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
8085 goto skip_sriov;
8086 /* Mailbox */
8087 ixgbe_init_mbx_params_pf(hw);
8088 memcpy(&hw->mbx.ops, ii->mbx_ops, sizeof(hw->mbx.ops));
dcc23e3a 8089 pci_sriov_set_totalvfs(pdev, IXGBE_MAX_VFS_DRV_LIMIT);
31ac910e 8090 ixgbe_enable_sriov(adapter);
60a1a680 8091skip_sriov:
1cdd1ec8 8092
99d74487 8093#endif
396e799c 8094 netdev->features = NETIF_F_SG |
e8e9f696 8095 NETIF_F_IP_CSUM |
082757af 8096 NETIF_F_IPV6_CSUM |
f646968f
PM		 8097 NETIF_F_HW_VLAN_CTAG_TX |
8098 NETIF_F_HW_VLAN_CTAG_RX |
8099 NETIF_F_HW_VLAN_CTAG_FILTER |
082757af
DS		 8100 NETIF_F_TSO |
8101 NETIF_F_TSO6 |
082757af 8102 NETIF_F_RXHASH |
8bf1264d 8103 NETIF_F_RXCSUM;
9a799d71 8104
8bf1264d 8105 netdev->hw_features = netdev->features | NETIF_F_HW_L2FW_DOFFLOAD;
ad31c402 8106
58be7666
DS		 8107 switch (adapter->hw.mac.type) {
8108 case ixgbe_mac_82599EB:
8109 case ixgbe_mac_X540:
45a5ead0 8110 netdev->features |= NETIF_F_SCTP_CSUM;
082757af
DS		 8111 netdev->hw_features |= NETIF_F_SCTP_CSUM |
8112 NETIF_F_NTUPLE;
58be7666
DS		 8113 break;
8114 default:
8115 break;
8116 }
45a5ead0 8117
3f2d1c0f
BG		 8118 netdev->hw_features |= NETIF_F_RXALL;
8119
ad31c402
JK		 8120 netdev->vlan_features |= NETIF_F_TSO;
8121 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 8122 netdev->vlan_features |= NETIF_F_IP_CSUM;
cd1da503 8123 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
ad31c402
JK		 8124 netdev->vlan_features |= NETIF_F_SG;
8125
01789349 8126 netdev->priv_flags |= IFF_UNICAST_FLT;
f43f313e 8127 netdev->priv_flags |= IFF_SUPP_NOFCS;
01789349 8128
7a6b6f51 8129#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 8130 netdev->dcbnl_ops = &dcbnl_ops;
8131#endif
8132
eacd73f7 8133#ifdef IXGBE_FCOE
0d551589 8134 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
d3cb9869
AD		 8135 unsigned int fcoe_l;
8136
eacd73f7
YZ		 8137 if (hw->mac.ops.get_device_caps) {
8138 hw->mac.ops.get_device_caps(hw, &device_caps);
0d551589
YZ		 8139 if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS)
8140 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
eacd73f7 8141 }
7c8ae65a 8142
d3cb9869
AD		 8143
8144 fcoe_l = min_t(int, IXGBE_FCRETA_SIZE, num_online_cpus());
8145 adapter->ring_feature[RING_F_FCOE].limit = fcoe_l;
7c8ae65a 8146
a58915c7
AD		 8147 netdev->features |= NETIF_F_FSO |
8148 NETIF_F_FCOE_CRC;
8149
7c8ae65a
AD		 8150 netdev->vlan_features |= NETIF_F_FSO |
8151 NETIF_F_FCOE_CRC |
8152 NETIF_F_FCOE_MTU;
5e09d7f6 8153 }
eacd73f7 8154#endif /* IXGBE_FCOE */
7b872a55 8155 if (pci_using_dac) {
9a799d71 8156 netdev->features |= NETIF_F_HIGHDMA;
7b872a55
YZ		 8157 netdev->vlan_features |= NETIF_F_HIGHDMA;
8158 }
9a799d71 8159
082757af
DS		 8160 if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)
8161 netdev->hw_features |= NETIF_F_LRO;
0c19d6af 8162 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
f8212f97
AD		 8163 netdev->features |= NETIF_F_LRO;
8164
9a799d71 8165 /* make sure the EEPROM is good */
c44ade9e 8166 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
849c4542 8167 e_dev_err("The EEPROM Checksum Is Not Valid\n");
9a799d71 8168 err = -EIO;
35937c05 8169 goto err_sw_init;
9a799d71
AK		 8170 }
8171
8172 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
9a799d71 8173
aaeb6cdf 8174 if (!is_valid_ether_addr(netdev->dev_addr)) {
849c4542 8175 e_dev_err("invalid MAC address\n");
9a799d71 8176 err = -EIO;
35937c05 8177 goto err_sw_init;
9a799d71
AK		 8178 }
8179
7086400d 8180 setup_timer(&adapter->service_timer, &ixgbe_service_timer,
581330ba 8181 (unsigned long) adapter);
9a799d71 8182
7086400d
AD		 8183 INIT_WORK(&adapter->service_task, ixgbe_service_task);
8184 clear_bit(__IXGBE_SERVICE_SCHED, &adapter->state);
9a799d71 8185
021230d4
AV		 8186 err = ixgbe_init_interrupt_scheme(adapter);
8187 if (err)
8188 goto err_sw_init;
9a799d71 8189
8e2813f5 8190 /* WOL not supported for all devices */
c23f5b6b 8191 adapter->wol = 0;
8e2813f5 8192 hw->eeprom.ops.read(hw, 0x2c, &adapter->eeprom_cap);
6b92b0ba 8193 hw->wol_enabled = ixgbe_wol_supported(adapter, pdev->device,
b8f83638 8194 pdev->subsystem_device);
6b92b0ba 8195 if (hw->wol_enabled)
9417c464 8196 adapter->wol = IXGBE_WUFC_MAG;
c23f5b6b 8197
e8e26350
PW		 8198 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
8199
15e5209f
ET		 8200 /* save off EEPROM version number */
8201 hw->eeprom.ops.read(hw, 0x2e, &adapter->eeprom_verh);
8202 hw->eeprom.ops.read(hw, 0x2d, &adapter->eeprom_verl);
8203
04f165ef
PW		 8204 /* pick up the PCI bus settings for reporting later */
8205 hw->mac.ops.get_bus_info(hw);
e027d1ae 8206 if (ixgbe_pcie_from_parent(hw))
b8e82001 8207 ixgbe_get_parent_bus_info(adapter);
04f165ef 8208
e027d1ae
JK		 8209 /* calculate the expected PCIe bandwidth required for optimal
8210 * performance. Note that some older parts will never have enough
8211 * bandwidth due to being older generation PCIe parts. We clamp these
8212 * parts to ensure no warning is displayed if it can't be fixed.
8213 */
8214 switch (hw->mac.type) {
8215 case ixgbe_mac_82598EB:
8216 expected_gts = min(ixgbe_enumerate_functions(adapter) * 10, 16);
8217 break;
8218 default:
8219 expected_gts = ixgbe_enumerate_functions(adapter) * 10;
8220 break;
0c254d86 8221 }
e027d1ae 8222 ixgbe_check_minimum_link(adapter, expected_gts);
0c254d86 8223
6a2aae5a
JK		 8224 err = ixgbe_read_pba_string_generic(hw, part_str, IXGBE_PBANUM_LENGTH);
8225 if (err)
8226 strncpy(part_str, "Unknown", IXGBE_PBANUM_LENGTH);
8227 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
8228 e_dev_info("MAC: %d, PHY: %d, SFP+: %d, PBA No: %s\n",
8229 hw->mac.type, hw->phy.type, hw->phy.sfp_type,
8230 part_str);
8231 else
8232 e_dev_info("MAC: %d, PHY: %d, PBA No: %s\n",
8233 hw->mac.type, hw->phy.type, part_str);
8234
8235 e_dev_info("%pM\n", netdev->dev_addr);
8236
9a799d71 8237 /* reset the hardware with the new settings */
794caeb2 8238 err = hw->mac.ops.start_hw(hw);
794caeb2
PWJ		 8239 if (err == IXGBE_ERR_EEPROM_VERSION) {
8240 /* We are running on a pre-production device, log a warning */
849c4542
ET		 8241 e_dev_warn("This device is a pre-production adapter/LOM. "
8242 "Please be aware there may be issues associated "
8243 "with your hardware. If you are experiencing "
8244 "problems please contact your Intel or hardware "
8245 "representative who provided you with this "
8246 "hardware.\n");
794caeb2 8247 }
9a799d71
AK		 8248 strcpy(netdev->name, "eth%d");
8249 err = register_netdev(netdev);
8250 if (err)
8251 goto err_register;
8252
ec74a471
ET		 8253 /* power down the optics for 82599 SFP+ fiber */
8254 if (hw->mac.ops.disable_tx_laser)
93d3ce8f
ET		 8255 hw->mac.ops.disable_tx_laser(hw);
8256
54386467
JB		 8257 /* carrier off reporting is important to ethtool even BEFORE open */
8258 netif_carrier_off(netdev);
8259
5dd2d332 8260#ifdef CONFIG_IXGBE_DCA
652f093f 8261 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd 8262 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 8263 ixgbe_setup_dca(adapter);
8264 }
8265#endif
1cdd1ec8 8266 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
396e799c 8267 e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs);
1cdd1ec8
GR		 8268 for (i = 0; i < adapter->num_vfs; i++)
8269 ixgbe_vf_configuration(pdev, (i | 0x10000000));
8270 }
8271
2466dd9c
JK		 8272 /* firmware requires driver version to be 0xFFFFFFFF
8273 * since os does not support feature
8274 */
9612de92 8275 if (hw->mac.ops.set_fw_drv_ver)
2466dd9c
JK		 8276 hw->mac.ops.set_fw_drv_ver(hw, 0xFF, 0xFF, 0xFF,
8277 0xFF);
9612de92 8278
0365e6e4
PW		 8279 /* add san mac addr to netdev */
8280 ixgbe_add_sanmac_netdev(netdev);
9a799d71 8281
ea81875a 8282 e_dev_info("%s\n", ixgbe_default_device_descr);
9a799d71 8283 cards_found++;
3ca8bc6d 8284
1210982b 8285#ifdef CONFIG_IXGBE_HWMON
3ca8bc6d
DS		 8286 if (ixgbe_sysfs_init(adapter))
8287 e_err(probe, "failed to allocate sysfs resources\n");
1210982b 8288#endif /* CONFIG_IXGBE_HWMON */
3ca8bc6d 8289
00949167 8290 ixgbe_dbg_adapter_init(adapter);
00949167 8291
0b2679d6 8292 /* Need link setup for MNG FW, else wait for IXGBE_UP */
7155d051 8293 if (ixgbe_mng_enabled(hw) && hw->mac.ops.setup_link)
0b2679d6
DS		 8294 hw->mac.ops.setup_link(hw,
8295 IXGBE_LINK_SPEED_10GB_FULL | IXGBE_LINK_SPEED_1GB_FULL,
8296 true);
8297
9a799d71
AK		 8298 return 0;
8299
8300err_register:
5eba3699 8301 ixgbe_release_hw_control(adapter);
7a921c93 8302 ixgbe_clear_interrupt_scheme(adapter);
9a799d71 8303err_sw_init:
99d74487 8304 ixgbe_disable_sriov(adapter);
7086400d 8305 adapter->flags2 &= ~IXGBE_FLAG2_SEARCH_FOR_SFP;
2a1a091c 8306 iounmap(adapter->io_addr);
9a799d71
AK		 8307err_ioremap:
8308 free_netdev(netdev);
8309err_alloc_etherdev:
e8e9f696
JP		 8310 pci_release_selected_regions(pdev,
8311 pci_select_bars(pdev, IORESOURCE_MEM));
9a799d71
AK		 8312err_pci_reg:
8313err_dma:
8314 pci_disable_device(pdev);
8315 return err;
8316}
8317
8318/**
8319 * ixgbe_remove - Device Removal Routine
8320 * @pdev: PCI device information struct
8321 *
8322 * ixgbe_remove is called by the PCI subsystem to alert the driver
8323 * that it should release a PCI device. The could be caused by a
8324 * Hot-Plug event, or because the driver is going to be removed from
8325 * memory.
8326 **/
9f9a12f8 8327static void ixgbe_remove(struct pci_dev *pdev)
9a799d71 8328{
c60fbb00
AD		 8329 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
8330 struct net_device *netdev = adapter->netdev;
9a799d71 8331
00949167 8332 ixgbe_dbg_adapter_exit(adapter);
00949167 8333
09f40aed 8334 set_bit(__IXGBE_REMOVING, &adapter->state);
7086400d 8335 cancel_work_sync(&adapter->service_task);
9a799d71 8336
3a6a4eda 8337
5dd2d332 8338#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 8339 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
8340 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
8341 dca_remove_requester(&pdev->dev);
8342 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
8343 }
8344
8345#endif
1210982b 8346#ifdef CONFIG_IXGBE_HWMON
3ca8bc6d 8347 ixgbe_sysfs_exit(adapter);
1210982b 8348#endif /* CONFIG_IXGBE_HWMON */
3ca8bc6d 8349
0365e6e4
PW		 8350 /* remove the added san mac */
8351 ixgbe_del_sanmac_netdev(netdev);
8352
c4900be0
DS		 8353 if (netdev->reg_state == NETREG_REGISTERED)
8354 unregister_netdev(netdev);
9a799d71 8355
da36b647
GR		 8356#ifdef CONFIG_PCI_IOV
8357 /*
8358 * Only disable SR-IOV on unload if the user specified the now
8359 * deprecated max_vfs module parameter.
8360 */
8361 if (max_vfs)
8362 ixgbe_disable_sriov(adapter);
8363#endif
7a921c93 8364 ixgbe_clear_interrupt_scheme(adapter);
5eba3699 8365
021230d4 8366 ixgbe_release_hw_control(adapter);
9a799d71 8367
2b1588c3
AD		 8368#ifdef CONFIG_DCB
8369 kfree(adapter->ixgbe_ieee_pfc);
8370 kfree(adapter->ixgbe_ieee_ets);
8371
8372#endif
2a1a091c 8373 iounmap(adapter->io_addr);
9ce77666 8374 pci_release_selected_regions(pdev, pci_select_bars(pdev,
e8e9f696 8375 IORESOURCE_MEM));
9a799d71 8376
849c4542 8377 e_dev_info("complete\n");
021230d4 8378
9a799d71
AK		 8379 free_netdev(netdev);
8380
19d5afd4 8381 pci_disable_pcie_error_reporting(pdev);
6fabd715 8382
9a799d71
AK		 8383 pci_disable_device(pdev);
8384}
8385
8386/**
8387 * ixgbe_io_error_detected - called when PCI error is detected
8388 * @pdev: Pointer to PCI device
8389 * @state: The current pci connection state
8390 *
8391 * This function is called after a PCI bus error affecting
8392 * this device has been detected.
8393 */
8394static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
e8e9f696 8395 pci_channel_state_t state)
9a799d71 8396{
c60fbb00
AD		 8397 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
8398 struct net_device *netdev = adapter->netdev;
9a799d71 8399
83c61fa9 8400#ifdef CONFIG_PCI_IOV
14438464 8401 struct ixgbe_hw *hw = &adapter->hw;
83c61fa9
GR		 8402 struct pci_dev *bdev, *vfdev;
8403 u32 dw0, dw1, dw2, dw3;
8404 int vf, pos;
8405 u16 req_id, pf_func;
8406
8407 if (adapter->hw.mac.type == ixgbe_mac_82598EB ||
8408 adapter->num_vfs == 0)
8409 goto skip_bad_vf_detection;
8410
8411 bdev = pdev->bus->self;
62f87c0e 8412 while (bdev && (pci_pcie_type(bdev) != PCI_EXP_TYPE_ROOT_PORT))
83c61fa9
GR		 8413 bdev = bdev->bus->self;
8414
8415 if (!bdev)
8416 goto skip_bad_vf_detection;
8417
8418 pos = pci_find_ext_capability(bdev, PCI_EXT_CAP_ID_ERR);
8419 if (!pos)
8420 goto skip_bad_vf_detection;
8421
14438464
MR		 8422 dw0 = ixgbe_read_pci_cfg_dword(hw, pos + PCI_ERR_HEADER_LOG);
8423 dw1 = ixgbe_read_pci_cfg_dword(hw, pos + PCI_ERR_HEADER_LOG + 4);
8424 dw2 = ixgbe_read_pci_cfg_dword(hw, pos + PCI_ERR_HEADER_LOG + 8);
8425 dw3 = ixgbe_read_pci_cfg_dword(hw, pos + PCI_ERR_HEADER_LOG + 12);
8426 if (ixgbe_removed(hw->hw_addr))
8427 goto skip_bad_vf_detection;
83c61fa9
GR		 8428
8429 req_id = dw1 >> 16;
8430 /* On the 82599 if bit 7 of the requestor ID is set then it's a VF */
8431 if (!(req_id & 0x0080))
8432 goto skip_bad_vf_detection;
8433
8434 pf_func = req_id & 0x01;
8435 if ((pf_func & 1) == (pdev->devfn & 1)) {
8436 unsigned int device_id;
8437
8438 vf = (req_id & 0x7F) >> 1;
8439 e_dev_err("VF %d has caused a PCIe error\n", vf);
8440 e_dev_err("TLP: dw0: %8.8x\tdw1: %8.8x\tdw2: "
8441 "%8.8x\tdw3: %8.8x\n",
8442 dw0, dw1, dw2, dw3);
8443 switch (adapter->hw.mac.type) {
8444 case ixgbe_mac_82599EB:
8445 device_id = IXGBE_82599_VF_DEVICE_ID;
8446 break;
8447 case ixgbe_mac_X540:
8448 device_id = IXGBE_X540_VF_DEVICE_ID;
8449 break;
8450 default:
8451 device_id = 0;
8452 break;
8453 }
8454
8455 /* Find the pci device of the offending VF */
36e90319 8456 vfdev = pci_get_device(PCI_VENDOR_ID_INTEL, device_id, NULL);
83c61fa9
GR		 8457 while (vfdev) {
8458 if (vfdev->devfn == (req_id & 0xFF))
8459 break;
36e90319 8460 vfdev = pci_get_device(PCI_VENDOR_ID_INTEL,
83c61fa9
GR		 8461 device_id, vfdev);
8462 }
8463 /*
8464 * There's a slim chance the VF could have been hot plugged,
8465 * so if it is no longer present we don't need to issue the
8466 * VFLR. Just clean up the AER in that case.
8467 */
8468 if (vfdev) {
8469 e_dev_err("Issuing VFLR to VF %d\n", vf);
8470 pci_write_config_dword(vfdev, 0xA8, 0x00008000);
b4fafbe9
GR		 8471 /* Free device reference count */
8472 pci_dev_put(vfdev);
83c61fa9
GR		 8473 }
8474
8475 pci_cleanup_aer_uncorrect_error_status(pdev);
8476 }
8477
8478 /*
8479 * Even though the error may have occurred on the other port
8480 * we still need to increment the vf error reference count for
8481 * both ports because the I/O resume function will be called
8482 * for both of them.
8483 */
8484 adapter->vferr_refcount++;
8485
8486 return PCI_ERS_RESULT_RECOVERED;
8487
8488skip_bad_vf_detection:
8489#endif /* CONFIG_PCI_IOV */
9a799d71
AK		 8490 netif_device_detach(netdev);
8491
3044b8d1
BL		 8492 if (state == pci_channel_io_perm_failure)
8493 return PCI_ERS_RESULT_DISCONNECT;
8494
9a799d71
AK		 8495 if (netif_running(netdev))
8496 ixgbe_down(adapter);
8497 pci_disable_device(pdev);
8498
b4617240 8499 /* Request a slot reset. */
9a799d71
AK		 8500 return PCI_ERS_RESULT_NEED_RESET;
8501}
8502
8503/**
8504 * ixgbe_io_slot_reset - called after the pci bus has been reset.
8505 * @pdev: Pointer to PCI device
8506 *
8507 * Restart the card from scratch, as if from a cold-boot.
8508 */
8509static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
8510{
c60fbb00 8511 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
6fabd715
PWJ		 8512 pci_ers_result_t result;
8513 int err;
9a799d71 8514
9ce77666 8515 if (pci_enable_device_mem(pdev)) {
396e799c 8516 e_err(probe, "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 8517 result = PCI_ERS_RESULT_DISCONNECT;
8518 } else {
0391bbe3 8519 adapter->hw.hw_addr = adapter->io_addr;
6fabd715
PWJ		 8520 pci_set_master(pdev);
8521 pci_restore_state(pdev);
c0e1f68b 8522 pci_save_state(pdev);
9a799d71 8523
dd4d8ca6 8524 pci_wake_from_d3(pdev, false);
9a799d71 8525
6fabd715 8526 ixgbe_reset(adapter);
88512539 8527 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6fabd715
PWJ		 8528 result = PCI_ERS_RESULT_RECOVERED;
8529 }
8530
8531 err = pci_cleanup_aer_uncorrect_error_status(pdev);
8532 if (err) {
849c4542
ET		 8533 e_dev_err("pci_cleanup_aer_uncorrect_error_status "
8534 "failed 0x%0x\n", err);
6fabd715
PWJ		 8535 /* non-fatal, continue */
8536 }
9a799d71 8537
6fabd715 8538 return result;
9a799d71
AK		 8539}
8540
8541/**
8542 * ixgbe_io_resume - called when traffic can start flowing again.
8543 * @pdev: Pointer to PCI device
8544 *
8545 * This callback is called when the error recovery driver tells us that
8546 * its OK to resume normal operation.
8547 */
8548static void ixgbe_io_resume(struct pci_dev *pdev)
8549{
c60fbb00
AD		 8550 struct ixgbe_adapter *adapter = pci_get_drvdata(pdev);
8551 struct net_device *netdev = adapter->netdev;
9a799d71 8552
83c61fa9
GR		 8553#ifdef CONFIG_PCI_IOV
8554 if (adapter->vferr_refcount) {
8555 e_info(drv, "Resuming after VF err\n");
8556 adapter->vferr_refcount--;
8557 return;
8558 }
8559
8560#endif
c7ccde0f
AD		 8561 if (netif_running(netdev))
8562 ixgbe_up(adapter);
9a799d71
AK		 8563
8564 netif_device_attach(netdev);
9a799d71
AK		 8565}
8566
3646f0e5 8567static const struct pci_error_handlers ixgbe_err_handler = {
9a799d71
AK		 8568 .error_detected = ixgbe_io_error_detected,
8569 .slot_reset = ixgbe_io_slot_reset,
8570 .resume = ixgbe_io_resume,
8571};
8572
8573static struct pci_driver ixgbe_driver = {
8574 .name = ixgbe_driver_name,
8575 .id_table = ixgbe_pci_tbl,
8576 .probe = ixgbe_probe,
9f9a12f8 8577 .remove = ixgbe_remove,
9a799d71
AK		 8578#ifdef CONFIG_PM
8579 .suspend = ixgbe_suspend,
8580 .resume = ixgbe_resume,
8581#endif
8582 .shutdown = ixgbe_shutdown,
da36b647 8583 .sriov_configure = ixgbe_pci_sriov_configure,
9a799d71
AK		 8584 .err_handler = &ixgbe_err_handler
8585};
8586
8587/**
8588 * ixgbe_init_module - Driver Registration Routine
8589 *
8590 * ixgbe_init_module is the first routine called when the driver is
8591 * loaded. All it does is register with the PCI subsystem.
8592 **/
8593static int __init ixgbe_init_module(void)
8594{
8595 int ret;
c7689578 8596 pr_info("%s - version %s\n", ixgbe_driver_string, ixgbe_driver_version);
849c4542 8597 pr_info("%s\n", ixgbe_copyright);
9a799d71 8598
00949167 8599 ixgbe_dbg_init();
00949167 8600
f01fc1a8
JK		 8601 ret = pci_register_driver(&ixgbe_driver);
8602 if (ret) {
f01fc1a8 8603 ixgbe_dbg_exit();
f01fc1a8
JK		 8604 return ret;
8605 }
8606
5dd2d332 8607#ifdef CONFIG_IXGBE_DCA
bd0362dd 8608 dca_register_notify(&dca_notifier);
bd0362dd 8609#endif
5dd2d332 8610
f01fc1a8 8611 return 0;
9a799d71 8612}
b4617240 8613
9a799d71
AK		 8614module_init(ixgbe_init_module);
8615
8616/**
8617 * ixgbe_exit_module - Driver Exit Cleanup Routine
8618 *
8619 * ixgbe_exit_module is called just before the driver is removed
8620 * from memory.
8621 **/
8622static void __exit ixgbe_exit_module(void)
8623{
5dd2d332 8624#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 8625 dca_unregister_notify(&dca_notifier);
8626#endif
9a799d71 8627 pci_unregister_driver(&ixgbe_driver);
00949167 8628
00949167 8629 ixgbe_dbg_exit();
00949167 8630
1a51502b 8631 rcu_barrier(); /* Wait for completion of call_rcu()'s */
9a799d71 8632}
bd0362dd 8633
5dd2d332 8634#ifdef CONFIG_IXGBE_DCA
bd0362dd 8635static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
e8e9f696 8636 void *p)
bd0362dd
JC		 8637{
8638 int ret_val;
8639
8640 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
e8e9f696 8641 __ixgbe_notify_dca);
bd0362dd
JC		 8642
8643 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
8644}
b453368d 8645
5dd2d332 8646#endif /* CONFIG_IXGBE_DCA */
849c4542 8647
9a799d71
AK		 8648module_exit(ixgbe_exit_module);
8649
8650/* ixgbe_main.c */
ubuntu-zesty-kernel mirror