]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/ethernet/marvell/mv643xx_eth.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: introduce and use netdev_features_t for device features sets
[mirror_ubuntu-artful-kernel.git] / drivers / net / ethernet / marvell / mv643xx_eth.c
CommitLineData
1da177e4 1/*
9c1bbdfe 2 * Driver for Marvell Discovery (MV643XX) and Marvell Orion ethernet ports
1da177e4
LT		 3 * Copyright (C) 2002 Matthew Dharm <mdharm@momenco.com>
4 *
5 * Based on the 64360 driver from:
4547fa61
LB		 6 * Copyright (C) 2002 Rabeeh Khoury <rabeeh@galileo.co.il>
7 * Rabeeh Khoury <rabeeh@marvell.com>
1da177e4
LT		 8 *
9 * Copyright (C) 2003 PMC-Sierra, Inc.,
3bb8a18a 10 * written by Manish Lachwani
1da177e4
LT		 11 *
12 * Copyright (C) 2003 Ralf Baechle <ralf@linux-mips.org>
13 *
c8aaea25 14 * Copyright (C) 2004-2006 MontaVista Software, Inc.
1da177e4
LT		 15 * Dale Farnsworth <dale@farnsworth.org>
16 *
17 * Copyright (C) 2004 Steven J. Hill <sjhill1@rockwellcollins.com>
18 * <sjhill@realitydiluted.com>
19 *
4547fa61
LB		 20 * Copyright (C) 2007-2008 Marvell Semiconductor
21 * Lennert Buytenhek <buytenh@marvell.com>
22 *
1da177e4
LT		 23 * This program is free software; you can redistribute it and/or
24 * modify it under the terms of the GNU General Public License
25 * as published by the Free Software Foundation; either version 2
26 * of the License, or (at your option) any later version.
27 *
28 * This program is distributed in the hope that it will be useful,
29 * but WITHOUT ANY WARRANTY; without even the implied warranty of
30 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
31 * GNU General Public License for more details.
32 *
33 * You should have received a copy of the GNU General Public License
34 * along with this program; if not, write to the Free Software
35 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
36 */
a779d38c 37
7542db8b
JP		 38#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
39
1da177e4
LT		 40#include <linux/init.h>
41#include <linux/dma-mapping.h>
b6298c22 42#include <linux/in.h>
c3efab8e 43#include <linux/ip.h>
1da177e4
LT		 44#include <linux/tcp.h>
45#include <linux/udp.h>
46#include <linux/etherdevice.h>
1da177e4
LT		 47#include <linux/delay.h>
48#include <linux/ethtool.h>
d052d1be 49#include <linux/platform_device.h>
fbd6a754
LB		 50#include <linux/module.h>
51#include <linux/kernel.h>
52#include <linux/spinlock.h>
53#include <linux/workqueue.h>
ed94493f 54#include <linux/phy.h>
fbd6a754 55#include <linux/mv643xx_eth.h>
10a9948d
LB		 56#include <linux/io.h>
57#include <linux/types.h>
eaf5d590 58#include <linux/inet_lro.h>
5a0e3ad6 59#include <linux/slab.h>
1da177e4 60#include <asm/system.h>
fbd6a754 61
e5371493 62static char mv643xx_eth_driver_name[] = "mv643xx_eth";
042af53c 63static char mv643xx_eth_driver_version[] = "1.4";
c9df406f 64
fbd6a754 65
fbd6a754
LB		 66/*
67 * Registers shared between all ports.
68 */
3cb4667c
LB		 69#define PHY_ADDR 0x0000
70#define SMI_REG 0x0004
45c5d3bc
LB		 71#define SMI_BUSY 0x10000000
72#define SMI_READ_VALID 0x08000000
73#define SMI_OPCODE_READ 0x04000000
74#define SMI_OPCODE_WRITE 0x00000000
75#define ERR_INT_CAUSE 0x0080
76#define ERR_INT_SMI_DONE 0x00000010
77#define ERR_INT_MASK 0x0084
3cb4667c
LB		 78#define WINDOW_BASE(w) (0x0200 + ((w) << 3))
79#define WINDOW_SIZE(w) (0x0204 + ((w) << 3))
80#define WINDOW_REMAP_HIGH(w) (0x0280 + ((w) << 2))
81#define WINDOW_BAR_ENABLE 0x0290
82#define WINDOW_PROTECT(w) (0x0294 + ((w) << 4))
fbd6a754
LB		 83
84/*
37a6084f
LB		 85 * Main per-port registers. These live at offset 0x0400 for
86 * port #0, 0x0800 for port #1, and 0x0c00 for port #2.
fbd6a754 87 */
37a6084f 88#define PORT_CONFIG 0x0000
d9a073ea 89#define UNICAST_PROMISCUOUS_MODE 0x00000001
37a6084f
LB		 90#define PORT_CONFIG_EXT 0x0004
91#define MAC_ADDR_LOW 0x0014
92#define MAC_ADDR_HIGH 0x0018
93#define SDMA_CONFIG 0x001c
becfad97
LB		 94#define TX_BURST_SIZE_16_64BIT 0x01000000
95#define TX_BURST_SIZE_4_64BIT 0x00800000
96#define BLM_TX_NO_SWAP 0x00000020
97#define BLM_RX_NO_SWAP 0x00000010
98#define RX_BURST_SIZE_16_64BIT 0x00000008
99#define RX_BURST_SIZE_4_64BIT 0x00000004
37a6084f 100#define PORT_SERIAL_CONTROL 0x003c
becfad97
LB		 101#define SET_MII_SPEED_TO_100 0x01000000
102#define SET_GMII_SPEED_TO_1000 0x00800000
103#define SET_FULL_DUPLEX_MODE 0x00200000
104#define MAX_RX_PACKET_9700BYTE 0x000a0000
105#define DISABLE_AUTO_NEG_SPEED_GMII 0x00002000
106#define DO_NOT_FORCE_LINK_FAIL 0x00000400
107#define SERIAL_PORT_CONTROL_RESERVED 0x00000200
108#define DISABLE_AUTO_NEG_FOR_FLOW_CTRL 0x00000008
109#define DISABLE_AUTO_NEG_FOR_DUPLEX 0x00000004
110#define FORCE_LINK_PASS 0x00000002
111#define SERIAL_PORT_ENABLE 0x00000001
37a6084f 112#define PORT_STATUS 0x0044
a2a41689 113#define TX_FIFO_EMPTY 0x00000400
ae9ae064 114#define TX_IN_PROGRESS 0x00000080
2f7eb47a
LB		 115#define PORT_SPEED_MASK 0x00000030
116#define PORT_SPEED_1000 0x00000010
117#define PORT_SPEED_100 0x00000020
118#define PORT_SPEED_10 0x00000000
119#define FLOW_CONTROL_ENABLED 0x00000008
120#define FULL_DUPLEX 0x00000004
81600eea 121#define LINK_UP 0x00000002
37a6084f
LB		 122#define TXQ_COMMAND 0x0048
123#define TXQ_FIX_PRIO_CONF 0x004c
124#define TX_BW_RATE 0x0050
125#define TX_BW_MTU 0x0058
126#define TX_BW_BURST 0x005c
127#define INT_CAUSE 0x0060
226bb6b7 128#define INT_TX_END 0x07f80000
e0ca8410 129#define INT_TX_END_0 0x00080000
befefe21 130#define INT_RX 0x000003fc
e0ca8410 131#define INT_RX_0 0x00000004
073a345c 132#define INT_EXT 0x00000002
37a6084f 133#define INT_CAUSE_EXT 0x0064
befefe21
LB		 134#define INT_EXT_LINK_PHY 0x00110000
135#define INT_EXT_TX 0x000000ff
37a6084f
LB		 136#define INT_MASK 0x0068
137#define INT_MASK_EXT 0x006c
138#define TX_FIFO_URGENT_THRESHOLD 0x0074
139#define TXQ_FIX_PRIO_CONF_MOVED 0x00dc
140#define TX_BW_RATE_MOVED 0x00e0
141#define TX_BW_MTU_MOVED 0x00e8
142#define TX_BW_BURST_MOVED 0x00ec
143#define RXQ_CURRENT_DESC_PTR(q) (0x020c + ((q) << 4))
144#define RXQ_COMMAND 0x0280
145#define TXQ_CURRENT_DESC_PTR(q) (0x02c0 + ((q) << 2))
146#define TXQ_BW_TOKENS(q) (0x0300 + ((q) << 4))
147#define TXQ_BW_CONF(q) (0x0304 + ((q) << 4))
148#define TXQ_BW_WRR_CONF(q) (0x0308 + ((q) << 4))
149
150/*
151 * Misc per-port registers.
152 */
3cb4667c
LB		 153#define MIB_COUNTERS(p) (0x1000 + ((p) << 7))
154#define SPECIAL_MCAST_TABLE(p) (0x1400 + ((p) << 10))
155#define OTHER_MCAST_TABLE(p) (0x1500 + ((p) << 10))
156#define UNICAST_TABLE(p) (0x1600 + ((p) << 10))
fbd6a754 157
2679a550
LB		 158
159/*
becfad97 160 * SDMA configuration register default value.
2679a550 161 */
fbd6a754
LB		 162#if defined(__BIG_ENDIAN)
163#define PORT_SDMA_CONFIG_DEFAULT_VALUE \
e0c6ef93
LB		 164 (RX_BURST_SIZE_4_64BIT | \
165 TX_BURST_SIZE_4_64BIT)
fbd6a754
LB		 166#elif defined(__LITTLE_ENDIAN)
167#define PORT_SDMA_CONFIG_DEFAULT_VALUE \
e0c6ef93
LB		 168 (RX_BURST_SIZE_4_64BIT | \
169 BLM_RX_NO_SWAP | \
170 BLM_TX_NO_SWAP | \
171 TX_BURST_SIZE_4_64BIT)
fbd6a754
LB		 172#else
173#error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
174#endif
175
2beff77b
LB		 176
177/*
becfad97 178 * Misc definitions.
2beff77b 179 */
becfad97
LB		 180#define DEFAULT_RX_QUEUE_SIZE 128
181#define DEFAULT_TX_QUEUE_SIZE 256
7fd96ce4 182#define SKB_DMA_REALIGN ((PAGE_SIZE - NET_SKB_PAD) % SMP_CACHE_BYTES)
fbd6a754 183
fbd6a754 184
7ca72a3b
LB		 185/*
186 * RX/TX descriptors.
fbd6a754
LB		 187 */
188#if defined(__BIG_ENDIAN)
cc9754b3 189struct rx_desc {
fbd6a754
LB		 190 u16 byte_cnt; /* Descriptor buffer byte count */
191 u16 buf_size; /* Buffer size */
192 u32 cmd_sts; /* Descriptor command status */
193 u32 next_desc_ptr; /* Next descriptor pointer */
194 u32 buf_ptr; /* Descriptor buffer pointer */
195};
196
cc9754b3 197struct tx_desc {
fbd6a754
LB		 198 u16 byte_cnt; /* buffer byte count */
199 u16 l4i_chk; /* CPU provided TCP checksum */
200 u32 cmd_sts; /* Command/status field */
201 u32 next_desc_ptr; /* Pointer to next descriptor */
202 u32 buf_ptr; /* pointer to buffer for this descriptor*/
203};
204#elif defined(__LITTLE_ENDIAN)
cc9754b3 205struct rx_desc {
fbd6a754
LB		 206 u32 cmd_sts; /* Descriptor command status */
207 u16 buf_size; /* Buffer size */
208 u16 byte_cnt; /* Descriptor buffer byte count */
209 u32 buf_ptr; /* Descriptor buffer pointer */
210 u32 next_desc_ptr; /* Next descriptor pointer */
211};
212
cc9754b3 213struct tx_desc {
fbd6a754
LB		 214 u32 cmd_sts; /* Command/status field */
215 u16 l4i_chk; /* CPU provided TCP checksum */
216 u16 byte_cnt; /* buffer byte count */
217 u32 buf_ptr; /* pointer to buffer for this descriptor*/
218 u32 next_desc_ptr; /* Pointer to next descriptor */
219};
220#else
221#error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
222#endif
223
7ca72a3b 224/* RX & TX descriptor command */
cc9754b3 225#define BUFFER_OWNED_BY_DMA 0x80000000
7ca72a3b
LB		 226
227/* RX & TX descriptor status */
cc9754b3 228#define ERROR_SUMMARY 0x00000001
7ca72a3b
LB		 229
230/* RX descriptor status */
cc9754b3
LB		 231#define LAYER_4_CHECKSUM_OK 0x40000000
232#define RX_ENABLE_INTERRUPT 0x20000000
233#define RX_FIRST_DESC 0x08000000
234#define RX_LAST_DESC 0x04000000
eaf5d590
LB		 235#define RX_IP_HDR_OK 0x02000000
236#define RX_PKT_IS_IPV4 0x01000000
237#define RX_PKT_IS_ETHERNETV2 0x00800000
238#define RX_PKT_LAYER4_TYPE_MASK 0x00600000
239#define RX_PKT_LAYER4_TYPE_TCP_IPV4 0x00000000
240#define RX_PKT_IS_VLAN_TAGGED 0x00080000
7ca72a3b
LB		 241
242/* TX descriptor command */
cc9754b3
LB		 243#define TX_ENABLE_INTERRUPT 0x00800000
244#define GEN_CRC 0x00400000
245#define TX_FIRST_DESC 0x00200000
246#define TX_LAST_DESC 0x00100000
247#define ZERO_PADDING 0x00080000
248#define GEN_IP_V4_CHECKSUM 0x00040000
249#define GEN_TCP_UDP_CHECKSUM 0x00020000
250#define UDP_FRAME 0x00010000
e32b6617
LB		 251#define MAC_HDR_EXTRA_4_BYTES 0x00008000
252#define MAC_HDR_EXTRA_8_BYTES 0x00000200
7ca72a3b 253
cc9754b3 254#define TX_IHL_SHIFT 11
7ca72a3b
LB		 255
256
c9df406f 257/* global *******************************************************************/
e5371493 258struct mv643xx_eth_shared_private {
fc32b0e2
LB		 259 /*
260 * Ethernet controller base address.
261 */
cc9754b3 262 void __iomem *base;
c9df406f 263
fc0eb9f2
LB		 264 /*
265 * Points at the right SMI instance to use.
266 */
267 struct mv643xx_eth_shared_private *smi;
268
fc32b0e2 269 /*
ed94493f 270 * Provides access to local SMI interface.
fc32b0e2 271 */
298cf9be 272 struct mii_bus *smi_bus;
c9df406f 273
45c5d3bc
LB		 274 /*
275 * If we have access to the error interrupt pin (which is
276 * somewhat misnamed as it not only reflects internal errors
277 * but also reflects SMI completion), use that to wait for
278 * SMI access completion instead of polling the SMI busy bit.
279 */
280 int err_interrupt;
281 wait_queue_head_t smi_busy_wait;
282
fc32b0e2
LB		 283 /*
284 * Per-port MBUS window access register value.
285 */
c9df406f
LB		 286 u32 win_protect;
287
fc32b0e2
LB		 288 /*
289 * Hardware-specific parameters.
290 */
c9df406f 291 unsigned int t_clk;
773fc3ee 292 int extended_rx_coal_limit;
457b1d5a 293 int tx_bw_control;
9b2c2ff7 294 int tx_csum_limit;
c9df406f
LB		 295};
296
457b1d5a
LB		 297#define TX_BW_CONTROL_ABSENT 0
298#define TX_BW_CONTROL_OLD_LAYOUT 1
299#define TX_BW_CONTROL_NEW_LAYOUT 2
300
e7d2f4db
LB		 301static int mv643xx_eth_open(struct net_device *dev);
302static int mv643xx_eth_stop(struct net_device *dev);
303
c9df406f
LB		 304
305/* per-port *****************************************************************/
e5371493 306struct mib_counters {
fbd6a754
LB		 307 u64 good_octets_received;
308 u32 bad_octets_received;
309 u32 internal_mac_transmit_err;
310 u32 good_frames_received;
311 u32 bad_frames_received;
312 u32 broadcast_frames_received;
313 u32 multicast_frames_received;
314 u32 frames_64_octets;
315 u32 frames_65_to_127_octets;
316 u32 frames_128_to_255_octets;
317 u32 frames_256_to_511_octets;
318 u32 frames_512_to_1023_octets;
319 u32 frames_1024_to_max_octets;
320 u64 good_octets_sent;
321 u32 good_frames_sent;
322 u32 excessive_collision;
323 u32 multicast_frames_sent;
324 u32 broadcast_frames_sent;
325 u32 unrec_mac_control_received;
326 u32 fc_sent;
327 u32 good_fc_received;
328 u32 bad_fc_received;
329 u32 undersize_received;
330 u32 fragments_received;
331 u32 oversize_received;
332 u32 jabber_received;
333 u32 mac_receive_error;
334 u32 bad_crc_event;
335 u32 collision;
336 u32 late_collision;
337};
338
eaf5d590
LB		 339struct lro_counters {
340 u32 lro_aggregated;
341 u32 lro_flushed;
342 u32 lro_no_desc;
343};
344
8a578111 345struct rx_queue {
64da80a2
LB		 346 int index;
347
8a578111
LB		 348 int rx_ring_size;
349
350 int rx_desc_count;
351 int rx_curr_desc;
352 int rx_used_desc;
353
354 struct rx_desc *rx_desc_area;
355 dma_addr_t rx_desc_dma;
356 int rx_desc_area_size;
357 struct sk_buff **rx_skb;
eaf5d590 358
eaf5d590
LB		 359 struct net_lro_mgr lro_mgr;
360 struct net_lro_desc lro_arr[8];
8a578111
LB		 361};
362
13d64285 363struct tx_queue {
3d6b35bc
LB		 364 int index;
365
13d64285 366 int tx_ring_size;
fbd6a754 367
13d64285
LB		 368 int tx_desc_count;
369 int tx_curr_desc;
370 int tx_used_desc;
fbd6a754 371
5daffe94 372 struct tx_desc *tx_desc_area;
fbd6a754
LB		 373 dma_addr_t tx_desc_dma;
374 int tx_desc_area_size;
99ab08e0
LB		 375
376 struct sk_buff_head tx_skb;
8fd89211
LB		 377
378 unsigned long tx_packets;
379 unsigned long tx_bytes;
380 unsigned long tx_dropped;
13d64285
LB		 381};
382
383struct mv643xx_eth_private {
384 struct mv643xx_eth_shared_private *shared;
37a6084f 385 void __iomem *base;
fc32b0e2 386 int port_num;
13d64285 387
fc32b0e2 388 struct net_device *dev;
fbd6a754 389
ed94493f 390 struct phy_device *phy;
fbd6a754 391
4ff3495a
LB		 392 struct timer_list mib_counters_timer;
393 spinlock_t mib_counters_lock;
fc32b0e2 394 struct mib_counters mib_counters;
4ff3495a 395
eaf5d590
LB		 396 struct lro_counters lro_counters;
397
fc32b0e2 398 struct work_struct tx_timeout_task;
8a578111 399
1fa38c58 400 struct napi_struct napi;
e0ca8410 401 u32 int_mask;
1319ebad 402 u8 oom;
1fa38c58
LB		 403 u8 work_link;
404 u8 work_tx;
405 u8 work_tx_end;
406 u8 work_rx;
407 u8 work_rx_refill;
1fa38c58 408
2bcb4b0f
LB		 409 int skb_size;
410 struct sk_buff_head rx_recycle;
411
8a578111
LB		 412 /*
413 * RX state.
414 */
e7d2f4db 415 int rx_ring_size;
8a578111
LB		 416 unsigned long rx_desc_sram_addr;
417 int rx_desc_sram_size;
f7981c1c 418 int rxq_count;
2257e05c 419 struct timer_list rx_oom;
64da80a2 420 struct rx_queue rxq[8];
13d64285
LB		 421
422 /*
423 * TX state.
424 */
e7d2f4db 425 int tx_ring_size;
13d64285
LB		 426 unsigned long tx_desc_sram_addr;
427 int tx_desc_sram_size;
f7981c1c 428 int txq_count;
3d6b35bc 429 struct tx_queue txq[8];
fbd6a754 430};
1da177e4 431
fbd6a754 432
c9df406f 433/* port register accessors **************************************************/
e5371493 434static inline u32 rdl(struct mv643xx_eth_private *mp, int offset)
c9df406f 435{
cc9754b3 436 return readl(mp->shared->base + offset);
c9df406f 437}
fbd6a754 438
37a6084f
LB		 439static inline u32 rdlp(struct mv643xx_eth_private *mp, int offset)
440{
441 return readl(mp->base + offset);
442}
443
e5371493 444static inline void wrl(struct mv643xx_eth_private *mp, int offset, u32 data)
c9df406f 445{
cc9754b3 446 writel(data, mp->shared->base + offset);
c9df406f 447}
fbd6a754 448
37a6084f
LB		 449static inline void wrlp(struct mv643xx_eth_private *mp, int offset, u32 data)
450{
451 writel(data, mp->base + offset);
452}
453
fbd6a754 454
c9df406f 455/* rxq/txq helper functions *************************************************/
8a578111 456static struct mv643xx_eth_private *rxq_to_mp(struct rx_queue *rxq)
c9df406f 457{
64da80a2 458 return container_of(rxq, struct mv643xx_eth_private, rxq[rxq->index]);
c9df406f 459}
fbd6a754 460
13d64285
LB		 461static struct mv643xx_eth_private *txq_to_mp(struct tx_queue *txq)
462{
3d6b35bc 463 return container_of(txq, struct mv643xx_eth_private, txq[txq->index]);
13d64285
LB		 464}
465
8a578111 466static void rxq_enable(struct rx_queue *rxq)
c9df406f 467{
8a578111 468 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
37a6084f 469 wrlp(mp, RXQ_COMMAND, 1 << rxq->index);
8a578111 470}
1da177e4 471
8a578111
LB		 472static void rxq_disable(struct rx_queue *rxq)
473{
474 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
64da80a2 475 u8 mask = 1 << rxq->index;
1da177e4 476
37a6084f
LB		 477 wrlp(mp, RXQ_COMMAND, mask << 8);
478 while (rdlp(mp, RXQ_COMMAND) & mask)
8a578111 479 udelay(10);
c9df406f
LB		 480}
481
6b368f68
LB		 482static void txq_reset_hw_ptr(struct tx_queue *txq)
483{
484 struct mv643xx_eth_private *mp = txq_to_mp(txq);
6b368f68
LB		 485 u32 addr;
486
487 addr = (u32)txq->tx_desc_dma;
488 addr += txq->tx_curr_desc * sizeof(struct tx_desc);
37a6084f 489 wrlp(mp, TXQ_CURRENT_DESC_PTR(txq->index), addr);
6b368f68
LB		 490}
491
13d64285 492static void txq_enable(struct tx_queue *txq)
1da177e4 493{
13d64285 494 struct mv643xx_eth_private *mp = txq_to_mp(txq);
37a6084f 495 wrlp(mp, TXQ_COMMAND, 1 << txq->index);
1da177e4
LT		 496}
497
13d64285 498static void txq_disable(struct tx_queue *txq)
1da177e4 499{
13d64285 500 struct mv643xx_eth_private *mp = txq_to_mp(txq);
3d6b35bc 501 u8 mask = 1 << txq->index;
c9df406f 502
37a6084f
LB		 503 wrlp(mp, TXQ_COMMAND, mask << 8);
504 while (rdlp(mp, TXQ_COMMAND) & mask)
13d64285
LB		 505 udelay(10);
506}
507
1fa38c58 508static void txq_maybe_wake(struct tx_queue *txq)
13d64285
LB		 509{
510 struct mv643xx_eth_private *mp = txq_to_mp(txq);
e5ef1de1 511 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
3d6b35bc 512
8fd89211
LB		 513 if (netif_tx_queue_stopped(nq)) {
514 __netif_tx_lock(nq, smp_processor_id());
515 if (txq->tx_ring_size - txq->tx_desc_count >= MAX_SKB_FRAGS + 1)
516 netif_tx_wake_queue(nq);
517 __netif_tx_unlock(nq);
518 }
1da177e4
LT		 519}
520
c9df406f 521
1fa38c58 522/* rx napi ******************************************************************/
eaf5d590
LB		 523static int
524mv643xx_get_skb_header(struct sk_buff *skb, void **iphdr, void **tcph,
525 u64 *hdr_flags, void *priv)
526{
527 unsigned long cmd_sts = (unsigned long)priv;
528
529 /*
530 * Make sure that this packet is Ethernet II, is not VLAN
531 * tagged, is IPv4, has a valid IP header, and is TCP.
532 */
533 if ((cmd_sts & (RX_IP_HDR_OK | RX_PKT_IS_IPV4 |
534 RX_PKT_IS_ETHERNETV2 | RX_PKT_LAYER4_TYPE_MASK |
535 RX_PKT_IS_VLAN_TAGGED)) !=
536 (RX_IP_HDR_OK | RX_PKT_IS_IPV4 |
537 RX_PKT_IS_ETHERNETV2 | RX_PKT_LAYER4_TYPE_TCP_IPV4))
538 return -1;
539
540 skb_reset_network_header(skb);
541 skb_set_transport_header(skb, ip_hdrlen(skb));
542 *iphdr = ip_hdr(skb);
543 *tcph = tcp_hdr(skb);
544 *hdr_flags = LRO_IPV4 | LRO_TCP;
545
546 return 0;
547}
eaf5d590 548
8a578111 549static int rxq_process(struct rx_queue *rxq, int budget)
1da177e4 550{
8a578111
LB		 551 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
552 struct net_device_stats *stats = &mp->dev->stats;
eaf5d590 553 int lro_flush_needed;
8a578111 554 int rx;
1da177e4 555
eaf5d590 556 lro_flush_needed = 0;
8a578111 557 rx = 0;
9e1f3772 558 while (rx < budget && rxq->rx_desc_count) {
fc32b0e2 559 struct rx_desc *rx_desc;
96587661 560 unsigned int cmd_sts;
fc32b0e2 561 struct sk_buff *skb;
6b8f90c2 562 u16 byte_cnt;
ff561eef 563
8a578111 564 rx_desc = &rxq->rx_desc_area[rxq->rx_curr_desc];
1da177e4 565
96587661 566 cmd_sts = rx_desc->cmd_sts;
2257e05c 567 if (cmd_sts & BUFFER_OWNED_BY_DMA)
96587661 568 break;
96587661 569 rmb();
1da177e4 570
8a578111
LB		 571 skb = rxq->rx_skb[rxq->rx_curr_desc];
572 rxq->rx_skb[rxq->rx_curr_desc] = NULL;
ff561eef 573
9da78745
LB		 574 rxq->rx_curr_desc++;
575 if (rxq->rx_curr_desc == rxq->rx_ring_size)
576 rxq->rx_curr_desc = 0;
ff561eef 577
eb0519b5 578 dma_unmap_single(mp->dev->dev.parent, rx_desc->buf_ptr,
abe78717 579 rx_desc->buf_size, DMA_FROM_DEVICE);
8a578111
LB		 580 rxq->rx_desc_count--;
581 rx++;
b1dd9ca1 582
1fa38c58
LB		 583 mp->work_rx_refill |= 1 << rxq->index;
584
6b8f90c2
LB		 585 byte_cnt = rx_desc->byte_cnt;
586
468d09f8
DF		 587 /*
588 * Update statistics.
fc32b0e2
LB		 589 *
590 * Note that the descriptor byte count includes 2 dummy
591 * bytes automatically inserted by the hardware at the
592 * start of the packet (which we don't count), and a 4
593 * byte CRC at the end of the packet (which we do count).
468d09f8 594 */
1da177e4 595 stats->rx_packets++;
6b8f90c2 596 stats->rx_bytes += byte_cnt - 2;
96587661 597
1da177e4 598 /*
fc32b0e2
LB		 599 * In case we received a packet without first / last bits
600 * on, or the error summary bit is set, the packet needs
601 * to be dropped.
1da177e4 602 */
f61e5547
LB		 603 if ((cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC | ERROR_SUMMARY))
604 != (RX_FIRST_DESC | RX_LAST_DESC))
605 goto err;
606
607 /*
608 * The -4 is for the CRC in the trailer of the
609 * received packet
610 */
611 skb_put(skb, byte_cnt - 2 - 4);
612
613 if (cmd_sts & LAYER_4_CHECKSUM_OK)
614 skb->ip_summed = CHECKSUM_UNNECESSARY;
615 skb->protocol = eth_type_trans(skb, mp->dev);
eaf5d590 616
eaf5d590
LB		 617 if (skb->dev->features & NETIF_F_LRO &&
618 skb->ip_summed == CHECKSUM_UNNECESSARY) {
619 lro_receive_skb(&rxq->lro_mgr, skb, (void *)cmd_sts);
620 lro_flush_needed = 1;
621 } else
eaf5d590 622 netif_receive_skb(skb);
f61e5547
LB		 623
624 continue;
625
626err:
627 stats->rx_dropped++;
628
629 if ((cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC)) !=
630 (RX_FIRST_DESC | RX_LAST_DESC)) {
631 if (net_ratelimit())
7542db8b
JP		 632 netdev_err(mp->dev,
633 "received packet spanning multiple descriptors\n");
1da177e4 634 }
f61e5547
LB		 635
636 if (cmd_sts & ERROR_SUMMARY)
637 stats->rx_errors++;
638
639 dev_kfree_skb(skb);
1da177e4 640 }
fc32b0e2 641
eaf5d590
LB		 642 if (lro_flush_needed)
643 lro_flush_all(&rxq->lro_mgr);
eaf5d590 644
1fa38c58
LB		 645 if (rx < budget)
646 mp->work_rx &= ~(1 << rxq->index);
647
8a578111 648 return rx;
1da177e4
LT		 649}
650
1fa38c58 651static int rxq_refill(struct rx_queue *rxq, int budget)
d0412d96 652{
1fa38c58 653 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
1fa38c58 654 int refilled;
8a578111 655
1fa38c58
LB		 656 refilled = 0;
657 while (refilled < budget && rxq->rx_desc_count < rxq->rx_ring_size) {
658 struct sk_buff *skb;
1fa38c58 659 int rx;
53771522 660 struct rx_desc *rx_desc;
530e557a 661 int size;
d0412d96 662
2bcb4b0f
LB		 663 skb = __skb_dequeue(&mp->rx_recycle);
664 if (skb == NULL)
7fd96ce4 665 skb = dev_alloc_skb(mp->skb_size);
2bcb4b0f 666
1fa38c58 667 if (skb == NULL) {
1319ebad 668 mp->oom = 1;
1fa38c58
LB		 669 goto oom;
670 }
d0412d96 671
7fd96ce4
LB		 672 if (SKB_DMA_REALIGN)
673 skb_reserve(skb, SKB_DMA_REALIGN);
2257e05c 674
1fa38c58
LB		 675 refilled++;
676 rxq->rx_desc_count++;
c9df406f 677
1fa38c58
LB		 678 rx = rxq->rx_used_desc++;
679 if (rxq->rx_used_desc == rxq->rx_ring_size)
680 rxq->rx_used_desc = 0;
2257e05c 681
53771522
LB		 682 rx_desc = rxq->rx_desc_area + rx;
683
530e557a 684 size = skb->end - skb->data;
eb0519b5 685 rx_desc->buf_ptr = dma_map_single(mp->dev->dev.parent,
530e557a 686 skb->data, size,
eb0519b5 687 DMA_FROM_DEVICE);
530e557a 688 rx_desc->buf_size = size;
1fa38c58
LB		 689 rxq->rx_skb[rx] = skb;
690 wmb();
53771522 691 rx_desc->cmd_sts = BUFFER_OWNED_BY_DMA | RX_ENABLE_INTERRUPT;
1fa38c58 692 wmb();
2257e05c 693
1fa38c58
LB		 694 /*
695 * The hardware automatically prepends 2 bytes of
696 * dummy data to each received packet, so that the
697 * IP header ends up 16-byte aligned.
698 */
699 skb_reserve(skb, 2);
700 }
701
702 if (refilled < budget)
703 mp->work_rx_refill &= ~(1 << rxq->index);
704
705oom:
706 return refilled;
d0412d96
JC		 707}
708
c9df406f
LB		 709
710/* tx ***********************************************************************/
c9df406f 711static inline unsigned int has_tiny_unaligned_frags(struct sk_buff *skb)
1da177e4 712{
13d64285 713 int frag;
1da177e4 714
c9df406f 715 for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
9e903e08
ED		 716 const skb_frag_t *fragp = &skb_shinfo(skb)->frags[frag];
717
718 if (skb_frag_size(fragp) <= 8 && fragp->page_offset & 7)
c9df406f 719 return 1;
1da177e4 720 }
13d64285 721
c9df406f
LB		 722 return 0;
723}
7303fde8 724
13d64285 725static void txq_submit_frag_skb(struct tx_queue *txq, struct sk_buff *skb)
c9df406f 726{
eb0519b5 727 struct mv643xx_eth_private *mp = txq_to_mp(txq);
13d64285 728 int nr_frags = skb_shinfo(skb)->nr_frags;
c9df406f 729 int frag;
1da177e4 730
13d64285
LB		 731 for (frag = 0; frag < nr_frags; frag++) {
732 skb_frag_t *this_frag;
733 int tx_index;
734 struct tx_desc *desc;
735
736 this_frag = &skb_shinfo(skb)->frags[frag];
66823b92
LB		 737 tx_index = txq->tx_curr_desc++;
738 if (txq->tx_curr_desc == txq->tx_ring_size)
739 txq->tx_curr_desc = 0;
13d64285
LB		 740 desc = &txq->tx_desc_area[tx_index];
741
742 /*
743 * The last fragment will generate an interrupt
744 * which will free the skb on TX completion.
745 */
746 if (frag == nr_frags - 1) {
747 desc->cmd_sts = BUFFER_OWNED_BY_DMA |
748 ZERO_PADDING | TX_LAST_DESC |
749 TX_ENABLE_INTERRUPT;
13d64285
LB		 750 } else {
751 desc->cmd_sts = BUFFER_OWNED_BY_DMA;
13d64285
LB		 752 }
753
c9df406f 754 desc->l4i_chk = 0;
9e903e08 755 desc->byte_cnt = skb_frag_size(this_frag);
f106358b
IC		 756 desc->buf_ptr = skb_frag_dma_map(mp->dev->dev.parent,
757 this_frag, 0,
9e903e08 758 skb_frag_size(this_frag),
f106358b 759 DMA_TO_DEVICE);
c9df406f 760 }
1da177e4
LT		 761}
762
c9df406f
LB		 763static inline __be16 sum16_as_be(__sum16 sum)
764{
765 return (__force __be16)sum;
766}
1da177e4 767
4df89bd5 768static int txq_submit_skb(struct tx_queue *txq, struct sk_buff *skb)
1da177e4 769{
8fa89bf5 770 struct mv643xx_eth_private *mp = txq_to_mp(txq);
13d64285 771 int nr_frags = skb_shinfo(skb)->nr_frags;
c9df406f 772 int tx_index;
cc9754b3 773 struct tx_desc *desc;
c9df406f 774 u32 cmd_sts;
4df89bd5 775 u16 l4i_chk;
c9df406f 776 int length;
1da177e4 777
cc9754b3 778 cmd_sts = TX_FIRST_DESC | GEN_CRC | BUFFER_OWNED_BY_DMA;
4df89bd5 779 l4i_chk = 0;
c9df406f
LB		 780
781 if (skb->ip_summed == CHECKSUM_PARTIAL) {
9b2c2ff7 782 int hdr_len;
4df89bd5 783 int tag_bytes;
e32b6617
LB		 784
785 BUG_ON(skb->protocol != htons(ETH_P_IP) &&
786 skb->protocol != htons(ETH_P_8021Q));
c9df406f 787
9b2c2ff7
SB		 788 hdr_len = (void *)ip_hdr(skb) - (void *)skb->data;
789 tag_bytes = hdr_len - ETH_HLEN;
790 if (skb->len - hdr_len > mp->shared->tx_csum_limit ||
791 unlikely(tag_bytes & ~12)) {
4df89bd5
LB		 792 if (skb_checksum_help(skb) == 0)
793 goto no_csum;
794 kfree_skb(skb);
795 return 1;
796 }
c9df406f 797
4df89bd5 798 if (tag_bytes & 4)
e32b6617 799 cmd_sts |= MAC_HDR_EXTRA_4_BYTES;
4df89bd5 800 if (tag_bytes & 8)
e32b6617 801 cmd_sts |= MAC_HDR_EXTRA_8_BYTES;
4df89bd5
LB		 802
803 cmd_sts |= GEN_TCP_UDP_CHECKSUM |
804 GEN_IP_V4_CHECKSUM |
805 ip_hdr(skb)->ihl << TX_IHL_SHIFT;
e32b6617 806
c9df406f
LB		 807 switch (ip_hdr(skb)->protocol) {
808 case IPPROTO_UDP:
cc9754b3 809 cmd_sts |= UDP_FRAME;
4df89bd5 810 l4i_chk = ntohs(sum16_as_be(udp_hdr(skb)->check));
c9df406f
LB		 811 break;
812 case IPPROTO_TCP:
4df89bd5 813 l4i_chk = ntohs(sum16_as_be(tcp_hdr(skb)->check));
c9df406f
LB		 814 break;
815 default:
816 BUG();
817 }
818 } else {
4df89bd5 819no_csum:
c9df406f 820 /* Errata BTS #50, IHL must be 5 if no HW checksum */
cc9754b3 821 cmd_sts |= 5 << TX_IHL_SHIFT;
c9df406f
LB		 822 }
823
66823b92
LB		 824 tx_index = txq->tx_curr_desc++;
825 if (txq->tx_curr_desc == txq->tx_ring_size)
826 txq->tx_curr_desc = 0;
4df89bd5
LB		 827 desc = &txq->tx_desc_area[tx_index];
828
829 if (nr_frags) {
830 txq_submit_frag_skb(txq, skb);
831 length = skb_headlen(skb);
832 } else {
833 cmd_sts |= ZERO_PADDING | TX_LAST_DESC | TX_ENABLE_INTERRUPT;
834 length = skb->len;
835 }
836
837 desc->l4i_chk = l4i_chk;
838 desc->byte_cnt = length;
eb0519b5
GP		 839 desc->buf_ptr = dma_map_single(mp->dev->dev.parent, skb->data,
840 length, DMA_TO_DEVICE);
4df89bd5 841
99ab08e0
LB		 842 __skb_queue_tail(&txq->tx_skb, skb);
843
3b182d7d
RC		 844 skb_tx_timestamp(skb);
845
c9df406f
LB		 846 /* ensure all other descriptors are written before first cmd_sts */
847 wmb();
848 desc->cmd_sts = cmd_sts;
849
1fa38c58
LB		 850 /* clear TX_END status */
851 mp->work_tx_end &= ~(1 << txq->index);
8fa89bf5 852
c9df406f
LB		 853 /* ensure all descriptors are written before poking hardware */
854 wmb();
13d64285 855 txq_enable(txq);
c9df406f 856
13d64285 857 txq->tx_desc_count += nr_frags + 1;
4df89bd5
LB		 858
859 return 0;
1da177e4 860}
1da177e4 861
0ccfe64d 862static netdev_tx_t mv643xx_eth_xmit(struct sk_buff *skb, struct net_device *dev)
1da177e4 863{
e5371493 864 struct mv643xx_eth_private *mp = netdev_priv(dev);
73151ce3 865 int length, queue;
13d64285 866 struct tx_queue *txq;
e5ef1de1 867 struct netdev_queue *nq;
afdb57a2 868
8fd89211
LB		 869 queue = skb_get_queue_mapping(skb);
870 txq = mp->txq + queue;
871 nq = netdev_get_tx_queue(dev, queue);
872
c9df406f 873 if (has_tiny_unaligned_frags(skb) && __skb_linearize(skb)) {
8fd89211 874 txq->tx_dropped++;
7542db8b
JP		 875 netdev_printk(KERN_DEBUG, dev,
876 "failed to linearize skb with tiny unaligned fragment\n");
c9df406f
LB		 877 return NETDEV_TX_BUSY;
878 }
879
17cd0a59 880 if (txq->tx_ring_size - txq->tx_desc_count < MAX_SKB_FRAGS + 1) {
e5ef1de1 881 if (net_ratelimit())
7542db8b 882 netdev_err(dev, "tx queue full?!\n");
3d6b35bc
LB		 883 kfree_skb(skb);
884 return NETDEV_TX_OK;
c9df406f
LB		 885 }
886
73151ce3
RC		 887 length = skb->len;
888
4df89bd5
LB		 889 if (!txq_submit_skb(txq, skb)) {
890 int entries_left;
891
73151ce3 892 txq->tx_bytes += length;
4df89bd5 893 txq->tx_packets++;
c9df406f 894
4df89bd5
LB		 895 entries_left = txq->tx_ring_size - txq->tx_desc_count;
896 if (entries_left < MAX_SKB_FRAGS + 1)
897 netif_tx_stop_queue(nq);
898 }
c9df406f 899
c9df406f 900 return NETDEV_TX_OK;
1da177e4
LT		 901}
902
c9df406f 903
1fa38c58
LB		 904/* tx napi ******************************************************************/
905static void txq_kick(struct tx_queue *txq)
906{
907 struct mv643xx_eth_private *mp = txq_to_mp(txq);
8fd89211 908 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
1fa38c58
LB		 909 u32 hw_desc_ptr;
910 u32 expected_ptr;
911
8fd89211 912 __netif_tx_lock(nq, smp_processor_id());
1fa38c58 913
37a6084f 914 if (rdlp(mp, TXQ_COMMAND) & (1 << txq->index))
1fa38c58
LB		 915 goto out;
916
37a6084f 917 hw_desc_ptr = rdlp(mp, TXQ_CURRENT_DESC_PTR(txq->index));
1fa38c58
LB		 918 expected_ptr = (u32)txq->tx_desc_dma +
919 txq->tx_curr_desc * sizeof(struct tx_desc);
920
921 if (hw_desc_ptr != expected_ptr)
922 txq_enable(txq);
923
924out:
8fd89211 925 __netif_tx_unlock(nq);
1fa38c58
LB		 926
927 mp->work_tx_end &= ~(1 << txq->index);
928}
929
930static int txq_reclaim(struct tx_queue *txq, int budget, int force)
931{
932 struct mv643xx_eth_private *mp = txq_to_mp(txq);
8fd89211 933 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
1fa38c58
LB		 934 int reclaimed;
935
8fd89211 936 __netif_tx_lock(nq, smp_processor_id());
1fa38c58
LB		 937
938 reclaimed = 0;
939 while (reclaimed < budget && txq->tx_desc_count > 0) {
940 int tx_index;
941 struct tx_desc *desc;
942 u32 cmd_sts;
943 struct sk_buff *skb;
1fa38c58
LB		 944
945 tx_index = txq->tx_used_desc;
946 desc = &txq->tx_desc_area[tx_index];
947 cmd_sts = desc->cmd_sts;
948
949 if (cmd_sts & BUFFER_OWNED_BY_DMA) {
950 if (!force)
951 break;
952 desc->cmd_sts = cmd_sts & ~BUFFER_OWNED_BY_DMA;
953 }
954
955 txq->tx_used_desc = tx_index + 1;
956 if (txq->tx_used_desc == txq->tx_ring_size)
957 txq->tx_used_desc = 0;
958
959 reclaimed++;
960 txq->tx_desc_count--;
961
99ab08e0
LB		 962 skb = NULL;
963 if (cmd_sts & TX_LAST_DESC)
964 skb = __skb_dequeue(&txq->tx_skb);
1fa38c58
LB		 965
966 if (cmd_sts & ERROR_SUMMARY) {
7542db8b 967 netdev_info(mp->dev, "tx error\n");
1fa38c58
LB		 968 mp->dev->stats.tx_errors++;
969 }
970
a418950c 971 if (cmd_sts & TX_FIRST_DESC) {
eb0519b5 972 dma_unmap_single(mp->dev->dev.parent, desc->buf_ptr,
a418950c
LB		 973 desc->byte_cnt, DMA_TO_DEVICE);
974 } else {
eb0519b5 975 dma_unmap_page(mp->dev->dev.parent, desc->buf_ptr,
a418950c
LB		 976 desc->byte_cnt, DMA_TO_DEVICE);
977 }
1fa38c58 978
2bcb4b0f
LB		 979 if (skb != NULL) {
980 if (skb_queue_len(&mp->rx_recycle) <
e7d2f4db 981 mp->rx_ring_size &&
7fd96ce4 982 skb_recycle_check(skb, mp->skb_size))
2bcb4b0f
LB		 983 __skb_queue_head(&mp->rx_recycle, skb);
984 else
985 dev_kfree_skb(skb);
986 }
1fa38c58
LB		 987 }
988
8fd89211
LB		 989 __netif_tx_unlock(nq);
990
1fa38c58
LB		 991 if (reclaimed < budget)
992 mp->work_tx &= ~(1 << txq->index);
993
1fa38c58
LB		 994 return reclaimed;
995}
996
997
89df5fdc
LB		 998/* tx rate control **********************************************************/
999/*
1000 * Set total maximum TX rate (shared by all TX queues for this port)
1001 * to 'rate' bits per second, with a maximum burst of 'burst' bytes.
1002 */
1003static void tx_set_rate(struct mv643xx_eth_private *mp, int rate, int burst)
1004{
1005 int token_rate;
1006 int mtu;
1007 int bucket_size;
1008
1009 token_rate = ((rate / 1000) * 64) / (mp->shared->t_clk / 1000);
1010 if (token_rate > 1023)
1011 token_rate = 1023;
1012
1013 mtu = (mp->dev->mtu + 255) >> 8;
1014 if (mtu > 63)
1015 mtu = 63;
1016
1017 bucket_size = (burst + 255) >> 8;
1018 if (bucket_size > 65535)
1019 bucket_size = 65535;
1020
457b1d5a
LB		 1021 switch (mp->shared->tx_bw_control) {
1022 case TX_BW_CONTROL_OLD_LAYOUT:
37a6084f
LB		 1023 wrlp(mp, TX_BW_RATE, token_rate);
1024 wrlp(mp, TX_BW_MTU, mtu);
1025 wrlp(mp, TX_BW_BURST, bucket_size);
457b1d5a
LB		 1026 break;
1027 case TX_BW_CONTROL_NEW_LAYOUT:
37a6084f
LB		 1028 wrlp(mp, TX_BW_RATE_MOVED, token_rate);
1029 wrlp(mp, TX_BW_MTU_MOVED, mtu);
1030 wrlp(mp, TX_BW_BURST_MOVED, bucket_size);
457b1d5a 1031 break;
1e881592 1032 }
89df5fdc
LB		 1033}
1034
1035static void txq_set_rate(struct tx_queue *txq, int rate, int burst)
1036{
1037 struct mv643xx_eth_private *mp = txq_to_mp(txq);
1038 int token_rate;
1039 int bucket_size;
1040
1041 token_rate = ((rate / 1000) * 64) / (mp->shared->t_clk / 1000);
1042 if (token_rate > 1023)
1043 token_rate = 1023;
1044
1045 bucket_size = (burst + 255) >> 8;
1046 if (bucket_size > 65535)
1047 bucket_size = 65535;
1048
37a6084f
LB		 1049 wrlp(mp, TXQ_BW_TOKENS(txq->index), token_rate << 14);
1050 wrlp(mp, TXQ_BW_CONF(txq->index), (bucket_size << 10) | token_rate);
89df5fdc
LB		 1051}
1052
1053static void txq_set_fixed_prio_mode(struct tx_queue *txq)
1054{
1055 struct mv643xx_eth_private *mp = txq_to_mp(txq);
1056 int off;
1057 u32 val;
1058
1059 /*
1060 * Turn on fixed priority mode.
1061 */
457b1d5a
LB		 1062 off = 0;
1063 switch (mp->shared->tx_bw_control) {
1064 case TX_BW_CONTROL_OLD_LAYOUT:
37a6084f 1065 off = TXQ_FIX_PRIO_CONF;
457b1d5a
LB		 1066 break;
1067 case TX_BW_CONTROL_NEW_LAYOUT:
37a6084f 1068 off = TXQ_FIX_PRIO_CONF_MOVED;
457b1d5a
LB		 1069 break;
1070 }
89df5fdc 1071
457b1d5a 1072 if (off) {
37a6084f 1073 val = rdlp(mp, off);
457b1d5a 1074 val |= 1 << txq->index;
37a6084f 1075 wrlp(mp, off, val);
457b1d5a 1076 }
89df5fdc
LB		 1077}
1078
89df5fdc 1079
c9df406f 1080/* mii management interface *************************************************/
45c5d3bc
LB		 1081static irqreturn_t mv643xx_eth_err_irq(int irq, void *dev_id)
1082{
1083 struct mv643xx_eth_shared_private *msp = dev_id;
1084
1085 if (readl(msp->base + ERR_INT_CAUSE) & ERR_INT_SMI_DONE) {
1086 writel(~ERR_INT_SMI_DONE, msp->base + ERR_INT_CAUSE);
1087 wake_up(&msp->smi_busy_wait);
1088 return IRQ_HANDLED;
1089 }
1090
1091 return IRQ_NONE;
1092}
c9df406f 1093
45c5d3bc 1094static int smi_is_done(struct mv643xx_eth_shared_private *msp)
1da177e4 1095{
45c5d3bc
LB		 1096 return !(readl(msp->base + SMI_REG) & SMI_BUSY);
1097}
1da177e4 1098
45c5d3bc
LB		 1099static int smi_wait_ready(struct mv643xx_eth_shared_private *msp)
1100{
1101 if (msp->err_interrupt == NO_IRQ) {
1102 int i;
c9df406f 1103
45c5d3bc
LB		 1104 for (i = 0; !smi_is_done(msp); i++) {
1105 if (i == 10)
1106 return -ETIMEDOUT;
1107 msleep(10);
c9df406f 1108 }
45c5d3bc
LB		 1109
1110 return 0;
1111 }
1112
ee04448d
LB		 1113 if (!smi_is_done(msp)) {
1114 wait_event_timeout(msp->smi_busy_wait, smi_is_done(msp),
1115 msecs_to_jiffies(100));
1116 if (!smi_is_done(msp))
1117 return -ETIMEDOUT;
1118 }
45c5d3bc
LB		 1119
1120 return 0;
1121}
1122
ed94493f 1123static int smi_bus_read(struct mii_bus *bus, int addr, int reg)
45c5d3bc 1124{
ed94493f 1125 struct mv643xx_eth_shared_private *msp = bus->priv;
45c5d3bc
LB		 1126 void __iomem *smi_reg = msp->base + SMI_REG;
1127 int ret;
1128
45c5d3bc 1129 if (smi_wait_ready(msp)) {
7542db8b 1130 pr_warn("SMI bus busy timeout\n");
ed94493f 1131 return -ETIMEDOUT;
1da177e4
LT		 1132 }
1133
fc32b0e2 1134 writel(SMI_OPCODE_READ | (reg << 21) | (addr << 16), smi_reg);
1da177e4 1135
45c5d3bc 1136 if (smi_wait_ready(msp)) {
7542db8b 1137 pr_warn("SMI bus busy timeout\n");
ed94493f 1138 return -ETIMEDOUT;
45c5d3bc
LB		 1139 }
1140
1141 ret = readl(smi_reg);
1142 if (!(ret & SMI_READ_VALID)) {
7542db8b 1143 pr_warn("SMI bus read not valid\n");
ed94493f 1144 return -ENODEV;
c9df406f
LB		 1145 }
1146
ed94493f 1147 return ret & 0xffff;
1da177e4
LT		 1148}
1149
ed94493f 1150static int smi_bus_write(struct mii_bus *bus, int addr, int reg, u16 val)
1da177e4 1151{
ed94493f 1152 struct mv643xx_eth_shared_private *msp = bus->priv;
45c5d3bc 1153 void __iomem *smi_reg = msp->base + SMI_REG;
1da177e4 1154
45c5d3bc 1155 if (smi_wait_ready(msp)) {
7542db8b 1156 pr_warn("SMI bus busy timeout\n");
45c5d3bc 1157 return -ETIMEDOUT;
1da177e4
LT		 1158 }
1159
fc32b0e2 1160 writel(SMI_OPCODE_WRITE | (reg << 21) |
ed94493f 1161 (addr << 16) | (val & 0xffff), smi_reg);
45c5d3bc 1162
ed94493f 1163 if (smi_wait_ready(msp)) {
7542db8b 1164 pr_warn("SMI bus busy timeout\n");
ed94493f
LB		 1165 return -ETIMEDOUT;
1166 }
45c5d3bc
LB		 1167
1168 return 0;
c9df406f 1169}
1da177e4 1170
c9df406f 1171
8fd89211
LB		 1172/* statistics ***************************************************************/
1173static struct net_device_stats *mv643xx_eth_get_stats(struct net_device *dev)
1174{
1175 struct mv643xx_eth_private *mp = netdev_priv(dev);
1176 struct net_device_stats *stats = &dev->stats;
1177 unsigned long tx_packets = 0;
1178 unsigned long tx_bytes = 0;
1179 unsigned long tx_dropped = 0;
1180 int i;
1181
1182 for (i = 0; i < mp->txq_count; i++) {
1183 struct tx_queue *txq = mp->txq + i;
1184
1185 tx_packets += txq->tx_packets;
1186 tx_bytes += txq->tx_bytes;
1187 tx_dropped += txq->tx_dropped;
1188 }
1189
1190 stats->tx_packets = tx_packets;
1191 stats->tx_bytes = tx_bytes;
1192 stats->tx_dropped = tx_dropped;
1193
1194 return stats;
1195}
1196
eaf5d590
LB		 1197static void mv643xx_eth_grab_lro_stats(struct mv643xx_eth_private *mp)
1198{
1199 u32 lro_aggregated = 0;
1200 u32 lro_flushed = 0;
1201 u32 lro_no_desc = 0;
1202 int i;
1203
eaf5d590
LB		 1204 for (i = 0; i < mp->rxq_count; i++) {
1205 struct rx_queue *rxq = mp->rxq + i;
1206
1207 lro_aggregated += rxq->lro_mgr.stats.aggregated;
1208 lro_flushed += rxq->lro_mgr.stats.flushed;
1209 lro_no_desc += rxq->lro_mgr.stats.no_desc;
1210 }
eaf5d590
LB		 1211
1212 mp->lro_counters.lro_aggregated = lro_aggregated;
1213 mp->lro_counters.lro_flushed = lro_flushed;
1214 mp->lro_counters.lro_no_desc = lro_no_desc;
1215}
1216
fc32b0e2 1217static inline u32 mib_read(struct mv643xx_eth_private *mp, int offset)
c9df406f 1218{
fc32b0e2 1219 return rdl(mp, MIB_COUNTERS(mp->port_num) + offset);
1da177e4
LT		 1220}
1221
fc32b0e2 1222static void mib_counters_clear(struct mv643xx_eth_private *mp)
d0412d96 1223{
fc32b0e2
LB		 1224 int i;
1225
1226 for (i = 0; i < 0x80; i += 4)
1227 mib_read(mp, i);
c9df406f 1228}
d0412d96 1229
fc32b0e2 1230static void mib_counters_update(struct mv643xx_eth_private *mp)
c9df406f 1231{
e5371493 1232 struct mib_counters *p = &mp->mib_counters;
4b8e3655 1233
57e8f26a 1234 spin_lock_bh(&mp->mib_counters_lock);
fc32b0e2 1235 p->good_octets_received += mib_read(mp, 0x00);
fc32b0e2
LB		 1236 p->bad_octets_received += mib_read(mp, 0x08);
1237 p->internal_mac_transmit_err += mib_read(mp, 0x0c);
1238 p->good_frames_received += mib_read(mp, 0x10);
1239 p->bad_frames_received += mib_read(mp, 0x14);
1240 p->broadcast_frames_received += mib_read(mp, 0x18);
1241 p->multicast_frames_received += mib_read(mp, 0x1c);
1242 p->frames_64_octets += mib_read(mp, 0x20);
1243 p->frames_65_to_127_octets += mib_read(mp, 0x24);
1244 p->frames_128_to_255_octets += mib_read(mp, 0x28);
1245 p->frames_256_to_511_octets += mib_read(mp, 0x2c);
1246 p->frames_512_to_1023_octets += mib_read(mp, 0x30);
1247 p->frames_1024_to_max_octets += mib_read(mp, 0x34);
1248 p->good_octets_sent += mib_read(mp, 0x38);
fc32b0e2
LB		 1249 p->good_frames_sent += mib_read(mp, 0x40);
1250 p->excessive_collision += mib_read(mp, 0x44);
1251 p->multicast_frames_sent += mib_read(mp, 0x48);
1252 p->broadcast_frames_sent += mib_read(mp, 0x4c);
1253 p->unrec_mac_control_received += mib_read(mp, 0x50);
1254 p->fc_sent += mib_read(mp, 0x54);
1255 p->good_fc_received += mib_read(mp, 0x58);
1256 p->bad_fc_received += mib_read(mp, 0x5c);
1257 p->undersize_received += mib_read(mp, 0x60);
1258 p->fragments_received += mib_read(mp, 0x64);
1259 p->oversize_received += mib_read(mp, 0x68);
1260 p->jabber_received += mib_read(mp, 0x6c);
1261 p->mac_receive_error += mib_read(mp, 0x70);
1262 p->bad_crc_event += mib_read(mp, 0x74);
1263 p->collision += mib_read(mp, 0x78);
1264 p->late_collision += mib_read(mp, 0x7c);
57e8f26a 1265 spin_unlock_bh(&mp->mib_counters_lock);
4ff3495a
LB		 1266
1267 mod_timer(&mp->mib_counters_timer, jiffies + 30 * HZ);
1268}
1269
1270static void mib_counters_timer_wrapper(unsigned long _mp)
1271{
1272 struct mv643xx_eth_private *mp = (void *)_mp;
1273
1274 mib_counters_update(mp);
d0412d96
JC		 1275}
1276
c9df406f 1277
3e508034
LB		 1278/* interrupt coalescing *****************************************************/
1279/*
1280 * Hardware coalescing parameters are set in units of 64 t_clk
1281 * cycles. I.e.:
1282 *
1283 * coal_delay_in_usec = 64000000 * register_value / t_clk_rate
1284 *
1285 * register_value = coal_delay_in_usec * t_clk_rate / 64000000
1286 *
1287 * In the ->set*() methods, we round the computed register value
1288 * to the nearest integer.
1289 */
1290static unsigned int get_rx_coal(struct mv643xx_eth_private *mp)
1291{
1292 u32 val = rdlp(mp, SDMA_CONFIG);
1293 u64 temp;
1294
1295 if (mp->shared->extended_rx_coal_limit)
1296 temp = ((val & 0x02000000) >> 10) | ((val & 0x003fff80) >> 7);
1297 else
1298 temp = (val & 0x003fff00) >> 8;
1299
1300 temp *= 64000000;
1301 do_div(temp, mp->shared->t_clk);
1302
1303 return (unsigned int)temp;
1304}
1305
1306static void set_rx_coal(struct mv643xx_eth_private *mp, unsigned int usec)
1307{
1308 u64 temp;
1309 u32 val;
1310
1311 temp = (u64)usec * mp->shared->t_clk;
1312 temp += 31999999;
1313 do_div(temp, 64000000);
1314
1315 val = rdlp(mp, SDMA_CONFIG);
1316 if (mp->shared->extended_rx_coal_limit) {
1317 if (temp > 0xffff)
1318 temp = 0xffff;
1319 val &= ~0x023fff80;
1320 val |= (temp & 0x8000) << 10;
1321 val |= (temp & 0x7fff) << 7;
1322 } else {
1323 if (temp > 0x3fff)
1324 temp = 0x3fff;
1325 val &= ~0x003fff00;
1326 val |= (temp & 0x3fff) << 8;
1327 }
1328 wrlp(mp, SDMA_CONFIG, val);
1329}
1330
1331static unsigned int get_tx_coal(struct mv643xx_eth_private *mp)
1332{
1333 u64 temp;
1334
1335 temp = (rdlp(mp, TX_FIFO_URGENT_THRESHOLD) & 0x3fff0) >> 4;
1336 temp *= 64000000;
1337 do_div(temp, mp->shared->t_clk);
1338
1339 return (unsigned int)temp;
1340}
1341
1342static void set_tx_coal(struct mv643xx_eth_private *mp, unsigned int usec)
1343{
1344 u64 temp;
1345
1346 temp = (u64)usec * mp->shared->t_clk;
1347 temp += 31999999;
1348 do_div(temp, 64000000);
1349
1350 if (temp > 0x3fff)
1351 temp = 0x3fff;
1352
1353 wrlp(mp, TX_FIFO_URGENT_THRESHOLD, temp << 4);
1354}
1355
1356
c9df406f 1357/* ethtool ******************************************************************/
e5371493 1358struct mv643xx_eth_stats {
c9df406f
LB		 1359 char stat_string[ETH_GSTRING_LEN];
1360 int sizeof_stat;
16820054
LB		 1361 int netdev_off;
1362 int mp_off;
c9df406f
LB		 1363};
1364
16820054
LB		 1365#define SSTAT(m) \
1366 { #m, FIELD_SIZEOF(struct net_device_stats, m), \
1367 offsetof(struct net_device, stats.m), -1 }
1368
1369#define MIBSTAT(m) \
1370 { #m, FIELD_SIZEOF(struct mib_counters, m), \
1371 -1, offsetof(struct mv643xx_eth_private, mib_counters.m) }
1372
eaf5d590
LB		 1373#define LROSTAT(m) \
1374 { #m, FIELD_SIZEOF(struct lro_counters, m), \
1375 -1, offsetof(struct mv643xx_eth_private, lro_counters.m) }
1376
16820054
LB		 1377static const struct mv643xx_eth_stats mv643xx_eth_stats[] = {
1378 SSTAT(rx_packets),
1379 SSTAT(tx_packets),
1380 SSTAT(rx_bytes),
1381 SSTAT(tx_bytes),
1382 SSTAT(rx_errors),
1383 SSTAT(tx_errors),
1384 SSTAT(rx_dropped),
1385 SSTAT(tx_dropped),
1386 MIBSTAT(good_octets_received),
1387 MIBSTAT(bad_octets_received),
1388 MIBSTAT(internal_mac_transmit_err),
1389 MIBSTAT(good_frames_received),
1390 MIBSTAT(bad_frames_received),
1391 MIBSTAT(broadcast_frames_received),
1392 MIBSTAT(multicast_frames_received),
1393 MIBSTAT(frames_64_octets),
1394 MIBSTAT(frames_65_to_127_octets),
1395 MIBSTAT(frames_128_to_255_octets),
1396 MIBSTAT(frames_256_to_511_octets),
1397 MIBSTAT(frames_512_to_1023_octets),
1398 MIBSTAT(frames_1024_to_max_octets),
1399 MIBSTAT(good_octets_sent),
1400 MIBSTAT(good_frames_sent),
1401 MIBSTAT(excessive_collision),
1402 MIBSTAT(multicast_frames_sent),
1403 MIBSTAT(broadcast_frames_sent),
1404 MIBSTAT(unrec_mac_control_received),
1405 MIBSTAT(fc_sent),
1406 MIBSTAT(good_fc_received),
1407 MIBSTAT(bad_fc_received),
1408 MIBSTAT(undersize_received),
1409 MIBSTAT(fragments_received),
1410 MIBSTAT(oversize_received),
1411 MIBSTAT(jabber_received),
1412 MIBSTAT(mac_receive_error),
1413 MIBSTAT(bad_crc_event),
1414 MIBSTAT(collision),
1415 MIBSTAT(late_collision),
eaf5d590
LB		 1416 LROSTAT(lro_aggregated),
1417 LROSTAT(lro_flushed),
1418 LROSTAT(lro_no_desc),
c9df406f
LB		 1419};
1420
10a9948d 1421static int
6bdf576e
LB		 1422mv643xx_eth_get_settings_phy(struct mv643xx_eth_private *mp,
1423 struct ethtool_cmd *cmd)
d0412d96 1424{
d0412d96
JC		 1425 int err;
1426
ed94493f
LB		 1427 err = phy_read_status(mp->phy);
1428 if (err == 0)
1429 err = phy_ethtool_gset(mp->phy, cmd);
d0412d96 1430
fc32b0e2
LB		 1431 /*
1432 * The MAC does not support 1000baseT_Half.
1433 */
d0412d96
JC		 1434 cmd->supported &= ~SUPPORTED_1000baseT_Half;
1435 cmd->advertising &= ~ADVERTISED_1000baseT_Half;
1436
1437 return err;
1438}
1439
10a9948d 1440static int
6bdf576e 1441mv643xx_eth_get_settings_phyless(struct mv643xx_eth_private *mp,
10a9948d 1442 struct ethtool_cmd *cmd)
bedfe324 1443{
81600eea
LB		 1444 u32 port_status;
1445
37a6084f 1446 port_status = rdlp(mp, PORT_STATUS);
81600eea 1447
bedfe324
LB		 1448 cmd->supported = SUPPORTED_MII;
1449 cmd->advertising = ADVERTISED_MII;
81600eea
LB		 1450 switch (port_status & PORT_SPEED_MASK) {
1451 case PORT_SPEED_10:
70739497 1452 ethtool_cmd_speed_set(cmd, SPEED_10);
81600eea
LB		 1453 break;
1454 case PORT_SPEED_100:
70739497 1455 ethtool_cmd_speed_set(cmd, SPEED_100);
81600eea
LB		 1456 break;
1457 case PORT_SPEED_1000:
70739497 1458 ethtool_cmd_speed_set(cmd, SPEED_1000);
81600eea
LB		 1459 break;
1460 default:
1461 cmd->speed = -1;
1462 break;
1463 }
1464 cmd->duplex = (port_status & FULL_DUPLEX) ? DUPLEX_FULL : DUPLEX_HALF;
bedfe324
LB		 1465 cmd->port = PORT_MII;
1466 cmd->phy_address = 0;
1467 cmd->transceiver = XCVR_INTERNAL;
1468 cmd->autoneg = AUTONEG_DISABLE;
1469 cmd->maxtxpkt = 1;
1470 cmd->maxrxpkt = 1;
1471
1472 return 0;
1473}
1474
6bdf576e
LB		 1475static int
1476mv643xx_eth_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1477{
1478 struct mv643xx_eth_private *mp = netdev_priv(dev);
1479
1480 if (mp->phy != NULL)
1481 return mv643xx_eth_get_settings_phy(mp, cmd);
1482 else
1483 return mv643xx_eth_get_settings_phyless(mp, cmd);
1484}
1485
10a9948d
LB		 1486static int
1487mv643xx_eth_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4 1488{
e5371493 1489 struct mv643xx_eth_private *mp = netdev_priv(dev);
ab4384a6 1490
6bdf576e
LB		 1491 if (mp->phy == NULL)
1492 return -EINVAL;
1493
fc32b0e2
LB		 1494 /*
1495 * The MAC does not support 1000baseT_Half.
1496 */
1497 cmd->advertising &= ~ADVERTISED_1000baseT_Half;
1498
ed94493f 1499 return phy_ethtool_sset(mp->phy, cmd);
c9df406f 1500}
1da177e4 1501
fc32b0e2
LB		 1502static void mv643xx_eth_get_drvinfo(struct net_device *dev,
1503 struct ethtool_drvinfo *drvinfo)
c9df406f 1504{
68aad78c
RJ		 1505 strlcpy(drvinfo->driver, mv643xx_eth_driver_name, sizeof(info->driver));
1506 strlcpy(drvinfo->version, mv643xx_eth_driver_version,
1507 sizeof(info->version));
1508 strlcpy(drvinfo->fw_version, "N/A", sizeof(info->fw_version));
1509 strlcpy(drvinfo->bus_info, "platform", sizeof(info->bus_info));
16820054 1510 drvinfo->n_stats = ARRAY_SIZE(mv643xx_eth_stats);
c9df406f 1511}
1da177e4 1512
fc32b0e2 1513static int mv643xx_eth_nway_reset(struct net_device *dev)
c9df406f 1514{
e5371493 1515 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 1516
6bdf576e
LB		 1517 if (mp->phy == NULL)
1518 return -EINVAL;
1da177e4 1519
6bdf576e 1520 return genphy_restart_aneg(mp->phy);
bedfe324
LB		 1521}
1522
3e508034
LB		 1523static int
1524mv643xx_eth_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
1525{
1526 struct mv643xx_eth_private *mp = netdev_priv(dev);
1527
1528 ec->rx_coalesce_usecs = get_rx_coal(mp);
1529 ec->tx_coalesce_usecs = get_tx_coal(mp);
1530
1531 return 0;
1532}
1533
1534static int
1535mv643xx_eth_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
1536{
1537 struct mv643xx_eth_private *mp = netdev_priv(dev);
1538
1539 set_rx_coal(mp, ec->rx_coalesce_usecs);
1540 set_tx_coal(mp, ec->tx_coalesce_usecs);
1541
1542 return 0;
1543}
1544
e7d2f4db
LB		 1545static void
1546mv643xx_eth_get_ringparam(struct net_device *dev, struct ethtool_ringparam *er)
1547{
1548 struct mv643xx_eth_private *mp = netdev_priv(dev);
1549
1550 er->rx_max_pending = 4096;
1551 er->tx_max_pending = 4096;
e7d2f4db
LB		 1552
1553 er->rx_pending = mp->rx_ring_size;
1554 er->tx_pending = mp->tx_ring_size;
e7d2f4db
LB		 1555}
1556
1557static int
1558mv643xx_eth_set_ringparam(struct net_device *dev, struct ethtool_ringparam *er)
1559{
1560 struct mv643xx_eth_private *mp = netdev_priv(dev);
1561
1562 if (er->rx_mini_pending || er->rx_jumbo_pending)
1563 return -EINVAL;
1564
1565 mp->rx_ring_size = er->rx_pending < 4096 ? er->rx_pending : 4096;
1566 mp->tx_ring_size = er->tx_pending < 4096 ? er->tx_pending : 4096;
1567
1568 if (netif_running(dev)) {
1569 mv643xx_eth_stop(dev);
1570 if (mv643xx_eth_open(dev)) {
7542db8b
JP		 1571 netdev_err(dev,
1572 "fatal error on re-opening device after ring param change\n");
e7d2f4db
LB		 1573 return -ENOMEM;
1574 }
1575 }
1576
1577 return 0;
1578}
1579
d888b373
LB		 1580
1581static int
c8f44aff 1582mv643xx_eth_set_features(struct net_device *dev, netdev_features_t features)
d888b373
LB		 1583{
1584 struct mv643xx_eth_private *mp = netdev_priv(dev);
c8f44aff 1585 int rx_csum = !!(features & NETIF_F_RXCSUM);
d888b373
LB		 1586
1587 wrlp(mp, PORT_CONFIG, rx_csum ? 0x02000000 : 0x00000000);
1588
1589 return 0;
1590}
1591
fc32b0e2
LB		 1592static void mv643xx_eth_get_strings(struct net_device *dev,
1593 uint32_t stringset, uint8_t *data)
c9df406f
LB		 1594{
1595 int i;
1da177e4 1596
fc32b0e2
LB		 1597 if (stringset == ETH_SS_STATS) {
1598 for (i = 0; i < ARRAY_SIZE(mv643xx_eth_stats); i++) {
c9df406f 1599 memcpy(data + i * ETH_GSTRING_LEN,
16820054 1600 mv643xx_eth_stats[i].stat_string,
e5371493 1601 ETH_GSTRING_LEN);
c9df406f 1602 }
c9df406f
LB		 1603 }
1604}
1da177e4 1605
fc32b0e2
LB		 1606static void mv643xx_eth_get_ethtool_stats(struct net_device *dev,
1607 struct ethtool_stats *stats,
1608 uint64_t *data)
c9df406f 1609{
b9873841 1610 struct mv643xx_eth_private *mp = netdev_priv(dev);
c9df406f 1611 int i;
1da177e4 1612
8fd89211 1613 mv643xx_eth_get_stats(dev);
fc32b0e2 1614 mib_counters_update(mp);
eaf5d590 1615 mv643xx_eth_grab_lro_stats(mp);
1da177e4 1616
16820054
LB		 1617 for (i = 0; i < ARRAY_SIZE(mv643xx_eth_stats); i++) {
1618 const struct mv643xx_eth_stats *stat;
1619 void *p;
1620
1621 stat = mv643xx_eth_stats + i;
1622
1623 if (stat->netdev_off >= 0)
1624 p = ((void *)mp->dev) + stat->netdev_off;
1625 else
1626 p = ((void *)mp) + stat->mp_off;
1627
1628 data[i] = (stat->sizeof_stat == 8) ?
1629 *(uint64_t *)p : *(uint32_t *)p;
1da177e4 1630 }
c9df406f 1631}
1da177e4 1632
fc32b0e2 1633static int mv643xx_eth_get_sset_count(struct net_device *dev, int sset)
c9df406f 1634{
fc32b0e2 1635 if (sset == ETH_SS_STATS)
16820054 1636 return ARRAY_SIZE(mv643xx_eth_stats);
fc32b0e2
LB		 1637
1638 return -EOPNOTSUPP;
c9df406f 1639}
1da177e4 1640
e5371493 1641static const struct ethtool_ops mv643xx_eth_ethtool_ops = {
fc32b0e2
LB		 1642 .get_settings = mv643xx_eth_get_settings,
1643 .set_settings = mv643xx_eth_set_settings,
1644 .get_drvinfo = mv643xx_eth_get_drvinfo,
1645 .nway_reset = mv643xx_eth_nway_reset,
ed4ba4b5 1646 .get_link = ethtool_op_get_link,
3e508034
LB		 1647 .get_coalesce = mv643xx_eth_get_coalesce,
1648 .set_coalesce = mv643xx_eth_set_coalesce,
e7d2f4db
LB		 1649 .get_ringparam = mv643xx_eth_get_ringparam,
1650 .set_ringparam = mv643xx_eth_set_ringparam,
fc32b0e2
LB		 1651 .get_strings = mv643xx_eth_get_strings,
1652 .get_ethtool_stats = mv643xx_eth_get_ethtool_stats,
e5371493 1653 .get_sset_count = mv643xx_eth_get_sset_count,
c9df406f 1654};
1da177e4 1655
bea3348e 1656
c9df406f 1657/* address handling *********************************************************/
5daffe94 1658static void uc_addr_get(struct mv643xx_eth_private *mp, unsigned char *addr)
c9df406f 1659{
66e63ffb
LB		 1660 unsigned int mac_h = rdlp(mp, MAC_ADDR_HIGH);
1661 unsigned int mac_l = rdlp(mp, MAC_ADDR_LOW);
1da177e4 1662
5daffe94
LB		 1663 addr[0] = (mac_h >> 24) & 0xff;
1664 addr[1] = (mac_h >> 16) & 0xff;
1665 addr[2] = (mac_h >> 8) & 0xff;
1666 addr[3] = mac_h & 0xff;
1667 addr[4] = (mac_l >> 8) & 0xff;
1668 addr[5] = mac_l & 0xff;
c9df406f 1669}
1da177e4 1670
66e63ffb 1671static void uc_addr_set(struct mv643xx_eth_private *mp, unsigned char *addr)
c9df406f 1672{
66e63ffb
LB		 1673 wrlp(mp, MAC_ADDR_HIGH,
1674 (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3]);
1675 wrlp(mp, MAC_ADDR_LOW, (addr[4] << 8) | addr[5]);
c9df406f 1676}
d0412d96 1677
66e63ffb 1678static u32 uc_addr_filter_mask(struct net_device *dev)
c9df406f 1679{
ccffad25 1680 struct netdev_hw_addr *ha;
66e63ffb 1681 u32 nibbles;
1da177e4 1682
66e63ffb
LB		 1683 if (dev->flags & IFF_PROMISC)
1684 return 0;
1da177e4 1685
66e63ffb 1686 nibbles = 1 << (dev->dev_addr[5] & 0x0f);
32e7bfc4 1687 netdev_for_each_uc_addr(ha, dev) {
ccffad25 1688 if (memcmp(dev->dev_addr, ha->addr, 5))
66e63ffb 1689 return 0;
ccffad25 1690 if ((dev->dev_addr[5] ^ ha->addr[5]) & 0xf0)
66e63ffb 1691 return 0;
ff561eef 1692
ccffad25 1693 nibbles |= 1 << (ha->addr[5] & 0x0f);
66e63ffb 1694 }
1da177e4 1695
66e63ffb 1696 return nibbles;
1da177e4
LT		 1697}
1698
66e63ffb 1699static void mv643xx_eth_program_unicast_filter(struct net_device *dev)
1da177e4 1700{
e5371493 1701 struct mv643xx_eth_private *mp = netdev_priv(dev);
66e63ffb
LB		 1702 u32 port_config;
1703 u32 nibbles;
1704 int i;
1da177e4 1705
cc9754b3 1706 uc_addr_set(mp, dev->dev_addr);
1da177e4 1707
6877f54e
PS		 1708 port_config = rdlp(mp, PORT_CONFIG) & ~UNICAST_PROMISCUOUS_MODE;
1709
66e63ffb
LB		 1710 nibbles = uc_addr_filter_mask(dev);
1711 if (!nibbles) {
1712 port_config |= UNICAST_PROMISCUOUS_MODE;
6877f54e 1713 nibbles = 0xffff;
66e63ffb
LB		 1714 }
1715
1716 for (i = 0; i < 16; i += 4) {
1717 int off = UNICAST_TABLE(mp->port_num) + i;
1718 u32 v;
1719
1720 v = 0;
1721 if (nibbles & 1)
1722 v |= 0x00000001;
1723 if (nibbles & 2)
1724 v |= 0x00000100;
1725 if (nibbles & 4)
1726 v |= 0x00010000;
1727 if (nibbles & 8)
1728 v |= 0x01000000;
1729 nibbles >>= 4;
1730
1731 wrl(mp, off, v);
1732 }
1733
66e63ffb 1734 wrlp(mp, PORT_CONFIG, port_config);
1da177e4
LT		 1735}
1736
69876569
LB		 1737static int addr_crc(unsigned char *addr)
1738{
1739 int crc = 0;
1740 int i;
1741
1742 for (i = 0; i < 6; i++) {
1743 int j;
1744
1745 crc = (crc ^ addr[i]) << 8;
1746 for (j = 7; j >= 0; j--) {
1747 if (crc & (0x100 << j))
1748 crc ^= 0x107 << j;
1749 }
1750 }
1751
1752 return crc;
1753}
1754
66e63ffb 1755static void mv643xx_eth_program_multicast_filter(struct net_device *dev)
1da177e4 1756{
fc32b0e2 1757 struct mv643xx_eth_private *mp = netdev_priv(dev);
66e63ffb
LB		 1758 u32 *mc_spec;
1759 u32 *mc_other;
22bedad3 1760 struct netdev_hw_addr *ha;
fc32b0e2 1761 int i;
c8aaea25 1762
fc32b0e2 1763 if (dev->flags & (IFF_PROMISC | IFF_ALLMULTI)) {
66e63ffb
LB		 1764 int port_num;
1765 u32 accept;
c8aaea25 1766
66e63ffb
LB		 1767oom:
1768 port_num = mp->port_num;
1769 accept = 0x01010101;
fc32b0e2
LB		 1770 for (i = 0; i < 0x100; i += 4) {
1771 wrl(mp, SPECIAL_MCAST_TABLE(port_num) + i, accept);
1772 wrl(mp, OTHER_MCAST_TABLE(port_num) + i, accept);
c9df406f
LB		 1773 }
1774 return;
1775 }
c8aaea25 1776
82a5bd6a 1777 mc_spec = kmalloc(0x200, GFP_ATOMIC);
66e63ffb
LB		 1778 if (mc_spec == NULL)
1779 goto oom;
1780 mc_other = mc_spec + (0x100 >> 2);
1781
1782 memset(mc_spec, 0, 0x100);
1783 memset(mc_other, 0, 0x100);
1da177e4 1784
22bedad3
JP		 1785 netdev_for_each_mc_addr(ha, dev) {
1786 u8 *a = ha->addr;
66e63ffb
LB		 1787 u32 *table;
1788 int entry;
1da177e4 1789
fc32b0e2 1790 if (memcmp(a, "\x01\x00\x5e\x00\x00", 5) == 0) {
66e63ffb
LB		 1791 table = mc_spec;
1792 entry = a[5];
fc32b0e2 1793 } else {
66e63ffb
LB		 1794 table = mc_other;
1795 entry = addr_crc(a);
fc32b0e2 1796 }
66e63ffb 1797
2b448334 1798 table[entry >> 2] |= 1 << (8 * (entry & 3));
fc32b0e2 1799 }
66e63ffb
LB		 1800
1801 for (i = 0; i < 0x100; i += 4) {
1802 wrl(mp, SPECIAL_MCAST_TABLE(mp->port_num) + i, mc_spec[i >> 2]);
1803 wrl(mp, OTHER_MCAST_TABLE(mp->port_num) + i, mc_other[i >> 2]);
1804 }
1805
1806 kfree(mc_spec);
1807}
1808
1809static void mv643xx_eth_set_rx_mode(struct net_device *dev)
1810{
1811 mv643xx_eth_program_unicast_filter(dev);
1812 mv643xx_eth_program_multicast_filter(dev);
1813}
1814
1815static int mv643xx_eth_set_mac_address(struct net_device *dev, void *addr)
1816{
1817 struct sockaddr *sa = addr;
1818
a29ec08a
DK		 1819 if (!is_valid_ether_addr(sa->sa_data))
1820 return -EINVAL;
1821
66e63ffb
LB		 1822 memcpy(dev->dev_addr, sa->sa_data, ETH_ALEN);
1823
1824 netif_addr_lock_bh(dev);
1825 mv643xx_eth_program_unicast_filter(dev);
1826 netif_addr_unlock_bh(dev);
1827
1828 return 0;
c9df406f 1829}
c8aaea25 1830
c8aaea25 1831
c9df406f 1832/* rx/tx queue initialisation ***********************************************/
64da80a2 1833static int rxq_init(struct mv643xx_eth_private *mp, int index)
c9df406f 1834{
64da80a2 1835 struct rx_queue *rxq = mp->rxq + index;
8a578111
LB		 1836 struct rx_desc *rx_desc;
1837 int size;
c9df406f
LB		 1838 int i;
1839
64da80a2
LB		 1840 rxq->index = index;
1841
e7d2f4db 1842 rxq->rx_ring_size = mp->rx_ring_size;
8a578111
LB		 1843
1844 rxq->rx_desc_count = 0;
1845 rxq->rx_curr_desc = 0;
1846 rxq->rx_used_desc = 0;
1847
1848 size = rxq->rx_ring_size * sizeof(struct rx_desc);
1849
f7981c1c 1850 if (index == 0 && size <= mp->rx_desc_sram_size) {
8a578111
LB		 1851 rxq->rx_desc_area = ioremap(mp->rx_desc_sram_addr,
1852 mp->rx_desc_sram_size);
1853 rxq->rx_desc_dma = mp->rx_desc_sram_addr;
1854 } else {
eb0519b5
GP		 1855 rxq->rx_desc_area = dma_alloc_coherent(mp->dev->dev.parent,
1856 size, &rxq->rx_desc_dma,
1857 GFP_KERNEL);
f7ea3337
PJ		 1858 }
1859
8a578111 1860 if (rxq->rx_desc_area == NULL) {
7542db8b 1861 netdev_err(mp->dev,
8a578111
LB		 1862 "can't allocate rx ring (%d bytes)\n", size);
1863 goto out;
1864 }
1865 memset(rxq->rx_desc_area, 0, size);
1da177e4 1866
8a578111
LB		 1867 rxq->rx_desc_area_size = size;
1868 rxq->rx_skb = kmalloc(rxq->rx_ring_size * sizeof(*rxq->rx_skb),
1869 GFP_KERNEL);
1870 if (rxq->rx_skb == NULL) {
7542db8b 1871 netdev_err(mp->dev, "can't allocate rx skb ring\n");
8a578111
LB		 1872 goto out_free;
1873 }
1874
1875 rx_desc = (struct rx_desc *)rxq->rx_desc_area;
1876 for (i = 0; i < rxq->rx_ring_size; i++) {
9da78745
LB		 1877 int nexti;
1878
1879 nexti = i + 1;
1880 if (nexti == rxq->rx_ring_size)
1881 nexti = 0;
1882
8a578111
LB		 1883 rx_desc[i].next_desc_ptr = rxq->rx_desc_dma +
1884 nexti * sizeof(struct rx_desc);
1885 }
1886
eaf5d590
LB		 1887 rxq->lro_mgr.dev = mp->dev;
1888 memset(&rxq->lro_mgr.stats, 0, sizeof(rxq->lro_mgr.stats));
1889 rxq->lro_mgr.features = LRO_F_NAPI;
1890 rxq->lro_mgr.ip_summed = CHECKSUM_UNNECESSARY;
1891 rxq->lro_mgr.ip_summed_aggr = CHECKSUM_UNNECESSARY;
1892 rxq->lro_mgr.max_desc = ARRAY_SIZE(rxq->lro_arr);
1893 rxq->lro_mgr.max_aggr = 32;
1894 rxq->lro_mgr.frag_align_pad = 0;
1895 rxq->lro_mgr.lro_arr = rxq->lro_arr;
1896 rxq->lro_mgr.get_skb_header = mv643xx_get_skb_header;
1897
1898 memset(&rxq->lro_arr, 0, sizeof(rxq->lro_arr));
eaf5d590 1899
8a578111
LB		 1900 return 0;
1901
1902
1903out_free:
f7981c1c 1904 if (index == 0 && size <= mp->rx_desc_sram_size)
8a578111
LB		 1905 iounmap(rxq->rx_desc_area);
1906 else
eb0519b5 1907 dma_free_coherent(mp->dev->dev.parent, size,
8a578111
LB		 1908 rxq->rx_desc_area,
1909 rxq->rx_desc_dma);
1910
1911out:
1912 return -ENOMEM;
c9df406f 1913}
c8aaea25 1914
8a578111 1915static void rxq_deinit(struct rx_queue *rxq)
c9df406f 1916{
8a578111
LB		 1917 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
1918 int i;
1919
1920 rxq_disable(rxq);
c8aaea25 1921
8a578111
LB		 1922 for (i = 0; i < rxq->rx_ring_size; i++) {
1923 if (rxq->rx_skb[i]) {
1924 dev_kfree_skb(rxq->rx_skb[i]);
1925 rxq->rx_desc_count--;
1da177e4 1926 }
c8aaea25 1927 }
1da177e4 1928
8a578111 1929 if (rxq->rx_desc_count) {
7542db8b 1930 netdev_err(mp->dev, "error freeing rx ring -- %d skbs stuck\n",
8a578111
LB		 1931 rxq->rx_desc_count);
1932 }
1933
f7981c1c 1934 if (rxq->index == 0 &&
64da80a2 1935 rxq->rx_desc_area_size <= mp->rx_desc_sram_size)
8a578111 1936 iounmap(rxq->rx_desc_area);
c9df406f 1937 else
eb0519b5 1938 dma_free_coherent(mp->dev->dev.parent, rxq->rx_desc_area_size,
8a578111
LB		 1939 rxq->rx_desc_area, rxq->rx_desc_dma);
1940
1941 kfree(rxq->rx_skb);
c9df406f 1942}
1da177e4 1943
3d6b35bc 1944static int txq_init(struct mv643xx_eth_private *mp, int index)
c9df406f 1945{
3d6b35bc 1946 struct tx_queue *txq = mp->txq + index;
13d64285
LB		 1947 struct tx_desc *tx_desc;
1948 int size;
c9df406f 1949 int i;
1da177e4 1950
3d6b35bc
LB		 1951 txq->index = index;
1952
e7d2f4db 1953 txq->tx_ring_size = mp->tx_ring_size;
13d64285
LB		 1954
1955 txq->tx_desc_count = 0;
1956 txq->tx_curr_desc = 0;
1957 txq->tx_used_desc = 0;
1958
1959 size = txq->tx_ring_size * sizeof(struct tx_desc);
1960
f7981c1c 1961 if (index == 0 && size <= mp->tx_desc_sram_size) {
13d64285
LB		 1962 txq->tx_desc_area = ioremap(mp->tx_desc_sram_addr,
1963 mp->tx_desc_sram_size);
1964 txq->tx_desc_dma = mp->tx_desc_sram_addr;
1965 } else {
eb0519b5
GP		 1966 txq->tx_desc_area = dma_alloc_coherent(mp->dev->dev.parent,
1967 size, &txq->tx_desc_dma,
1968 GFP_KERNEL);
13d64285
LB		 1969 }
1970
1971 if (txq->tx_desc_area == NULL) {
7542db8b 1972 netdev_err(mp->dev,
13d64285 1973 "can't allocate tx ring (%d bytes)\n", size);
99ab08e0 1974 return -ENOMEM;
c9df406f 1975 }
13d64285
LB		 1976 memset(txq->tx_desc_area, 0, size);
1977
1978 txq->tx_desc_area_size = size;
13d64285
LB		 1979
1980 tx_desc = (struct tx_desc *)txq->tx_desc_area;
1981 for (i = 0; i < txq->tx_ring_size; i++) {
6b368f68 1982 struct tx_desc *txd = tx_desc + i;
9da78745
LB		 1983 int nexti;
1984
1985 nexti = i + 1;
1986 if (nexti == txq->tx_ring_size)
1987 nexti = 0;
6b368f68
LB		 1988
1989 txd->cmd_sts = 0;
1990 txd->next_desc_ptr = txq->tx_desc_dma +
13d64285
LB		 1991 nexti * sizeof(struct tx_desc);
1992 }
1993
99ab08e0 1994 skb_queue_head_init(&txq->tx_skb);
c9df406f 1995
99ab08e0 1996 return 0;
c8aaea25 1997}
1da177e4 1998
13d64285 1999static void txq_deinit(struct tx_queue *txq)
c9df406f 2000{
13d64285 2001 struct mv643xx_eth_private *mp = txq_to_mp(txq);
fa3959f4 2002
13d64285 2003 txq_disable(txq);
1fa38c58 2004 txq_reclaim(txq, txq->tx_ring_size, 1);
1da177e4 2005
13d64285 2006 BUG_ON(txq->tx_used_desc != txq->tx_curr_desc);
1da177e4 2007
f7981c1c 2008 if (txq->index == 0 &&
3d6b35bc 2009 txq->tx_desc_area_size <= mp->tx_desc_sram_size)
13d64285 2010 iounmap(txq->tx_desc_area);
c9df406f 2011 else
eb0519b5 2012 dma_free_coherent(mp->dev->dev.parent, txq->tx_desc_area_size,
13d64285 2013 txq->tx_desc_area, txq->tx_desc_dma);
c9df406f 2014}
1da177e4 2015
1da177e4 2016
c9df406f 2017/* netdev ops and related ***************************************************/
1fa38c58
LB		 2018static int mv643xx_eth_collect_events(struct mv643xx_eth_private *mp)
2019{
2020 u32 int_cause;
2021 u32 int_cause_ext;
2022
e0ca8410 2023 int_cause = rdlp(mp, INT_CAUSE) & mp->int_mask;
1fa38c58
LB		 2024 if (int_cause == 0)
2025 return 0;
2026
2027 int_cause_ext = 0;
e0ca8410
SB		 2028 if (int_cause & INT_EXT) {
2029 int_cause &= ~INT_EXT;
37a6084f 2030 int_cause_ext = rdlp(mp, INT_CAUSE_EXT);
e0ca8410 2031 }
1fa38c58 2032
1fa38c58 2033 if (int_cause) {
37a6084f 2034 wrlp(mp, INT_CAUSE, ~int_cause);
1fa38c58 2035 mp->work_tx_end |= ((int_cause & INT_TX_END) >> 19) &
37a6084f 2036 ~(rdlp(mp, TXQ_COMMAND) & 0xff);
1fa38c58
LB		 2037 mp->work_rx |= (int_cause & INT_RX) >> 2;
2038 }
2039
2040 int_cause_ext &= INT_EXT_LINK_PHY | INT_EXT_TX;
2041 if (int_cause_ext) {
37a6084f 2042 wrlp(mp, INT_CAUSE_EXT, ~int_cause_ext);
1fa38c58
LB		 2043 if (int_cause_ext & INT_EXT_LINK_PHY)
2044 mp->work_link = 1;
2045 mp->work_tx |= int_cause_ext & INT_EXT_TX;
2046 }
2047
2048 return 1;
2049}
2050
2051static irqreturn_t mv643xx_eth_irq(int irq, void *dev_id)
2052{
2053 struct net_device *dev = (struct net_device *)dev_id;
2054 struct mv643xx_eth_private *mp = netdev_priv(dev);
2055
2056 if (unlikely(!mv643xx_eth_collect_events(mp)))
2057 return IRQ_NONE;
2058
37a6084f 2059 wrlp(mp, INT_MASK, 0);
1fa38c58
LB		 2060 napi_schedule(&mp->napi);
2061
2062 return IRQ_HANDLED;
2063}
2064
2f7eb47a
LB		 2065static void handle_link_event(struct mv643xx_eth_private *mp)
2066{
2067 struct net_device *dev = mp->dev;
2068 u32 port_status;
2069 int speed;
2070 int duplex;
2071 int fc;
2072
37a6084f 2073 port_status = rdlp(mp, PORT_STATUS);
2f7eb47a
LB		 2074 if (!(port_status & LINK_UP)) {
2075 if (netif_carrier_ok(dev)) {
2076 int i;
2077
7542db8b 2078 netdev_info(dev, "link down\n");
2f7eb47a
LB		 2079
2080 netif_carrier_off(dev);
2f7eb47a 2081
f7981c1c 2082 for (i = 0; i < mp->txq_count; i++) {
2f7eb47a
LB		 2083 struct tx_queue *txq = mp->txq + i;
2084
1fa38c58 2085 txq_reclaim(txq, txq->tx_ring_size, 1);
f7981c1c 2086 txq_reset_hw_ptr(txq);
2f7eb47a
LB		 2087 }
2088 }
2089 return;
2090 }
2091
2092 switch (port_status & PORT_SPEED_MASK) {
2093 case PORT_SPEED_10:
2094 speed = 10;
2095 break;
2096 case PORT_SPEED_100:
2097 speed = 100;
2098 break;
2099 case PORT_SPEED_1000:
2100 speed = 1000;
2101 break;
2102 default:
2103 speed = -1;
2104 break;
2105 }
2106 duplex = (port_status & FULL_DUPLEX) ? 1 : 0;
2107 fc = (port_status & FLOW_CONTROL_ENABLED) ? 1 : 0;
2108
7542db8b
JP		 2109 netdev_info(dev, "link up, %d Mb/s, %s duplex, flow control %sabled\n",
2110 speed, duplex ? "full" : "half", fc ? "en" : "dis");
2f7eb47a 2111
4fdeca3f 2112 if (!netif_carrier_ok(dev))
2f7eb47a 2113 netif_carrier_on(dev);
2f7eb47a
LB		 2114}
2115
1fa38c58 2116static int mv643xx_eth_poll(struct napi_struct *napi, int budget)
c9df406f 2117{
1fa38c58
LB		 2118 struct mv643xx_eth_private *mp;
2119 int work_done;
ce4e2e45 2120
1fa38c58 2121 mp = container_of(napi, struct mv643xx_eth_private, napi);
fc32b0e2 2122
1319ebad
LB		 2123 if (unlikely(mp->oom)) {
2124 mp->oom = 0;
2125 del_timer(&mp->rx_oom);
2126 }
1da177e4 2127
1fa38c58
LB		 2128 work_done = 0;
2129 while (work_done < budget) {
2130 u8 queue_mask;
2131 int queue;
2132 int work_tbd;
2133
2134 if (mp->work_link) {
2135 mp->work_link = 0;
2136 handle_link_event(mp);
26ef1f17 2137 work_done++;
1fa38c58
LB		 2138 continue;
2139 }
1da177e4 2140
1319ebad
LB		 2141 queue_mask = mp->work_tx | mp->work_tx_end | mp->work_rx;
2142 if (likely(!mp->oom))
2143 queue_mask |= mp->work_rx_refill;
2144
1fa38c58
LB		 2145 if (!queue_mask) {
2146 if (mv643xx_eth_collect_events(mp))
2147 continue;
2148 break;
2149 }
1da177e4 2150
1fa38c58
LB		 2151 queue = fls(queue_mask) - 1;
2152 queue_mask = 1 << queue;
2153
2154 work_tbd = budget - work_done;
2155 if (work_tbd > 16)
2156 work_tbd = 16;
2157
2158 if (mp->work_tx_end & queue_mask) {
2159 txq_kick(mp->txq + queue);
2160 } else if (mp->work_tx & queue_mask) {
2161 work_done += txq_reclaim(mp->txq + queue, work_tbd, 0);
2162 txq_maybe_wake(mp->txq + queue);
2163 } else if (mp->work_rx & queue_mask) {
2164 work_done += rxq_process(mp->rxq + queue, work_tbd);
1319ebad 2165 } else if (!mp->oom && (mp->work_rx_refill & queue_mask)) {
1fa38c58
LB		 2166 work_done += rxq_refill(mp->rxq + queue, work_tbd);
2167 } else {
2168 BUG();
2169 }
84dd619e 2170 }
fc32b0e2 2171
1fa38c58 2172 if (work_done < budget) {
1319ebad 2173 if (mp->oom)
1fa38c58
LB		 2174 mod_timer(&mp->rx_oom, jiffies + (HZ / 10));
2175 napi_complete(napi);
e0ca8410 2176 wrlp(mp, INT_MASK, mp->int_mask);
226bb6b7 2177 }
3d6b35bc 2178
1fa38c58
LB		 2179 return work_done;
2180}
8fa89bf5 2181
1fa38c58
LB		 2182static inline void oom_timer_wrapper(unsigned long data)
2183{
2184 struct mv643xx_eth_private *mp = (void *)data;
1da177e4 2185
1fa38c58 2186 napi_schedule(&mp->napi);
1da177e4
LT		 2187}
2188
e5371493 2189static void phy_reset(struct mv643xx_eth_private *mp)
1da177e4 2190{
45c5d3bc
LB		 2191 int data;
2192
ed94493f 2193 data = phy_read(mp->phy, MII_BMCR);
45c5d3bc
LB		 2194 if (data < 0)
2195 return;
1da177e4 2196
7f106c1d 2197 data |= BMCR_RESET;
ed94493f 2198 if (phy_write(mp->phy, MII_BMCR, data) < 0)
45c5d3bc 2199 return;
1da177e4 2200
c9df406f 2201 do {
ed94493f 2202 data = phy_read(mp->phy, MII_BMCR);
45c5d3bc 2203 } while (data >= 0 && data & BMCR_RESET);
1da177e4
LT		 2204}
2205
fc32b0e2 2206static void port_start(struct mv643xx_eth_private *mp)
1da177e4 2207{
d0412d96 2208 u32 pscr;
8a578111 2209 int i;
1da177e4 2210
bedfe324
LB		 2211 /*
2212 * Perform PHY reset, if there is a PHY.
2213 */
ed94493f 2214 if (mp->phy != NULL) {
bedfe324
LB		 2215 struct ethtool_cmd cmd;
2216
2217 mv643xx_eth_get_settings(mp->dev, &cmd);
2218 phy_reset(mp);
2219 mv643xx_eth_set_settings(mp->dev, &cmd);
2220 }
1da177e4 2221
81600eea
LB		 2222 /*
2223 * Configure basic link parameters.
2224 */
37a6084f 2225 pscr = rdlp(mp, PORT_SERIAL_CONTROL);
81600eea
LB		 2226
2227 pscr |= SERIAL_PORT_ENABLE;
37a6084f 2228 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
81600eea
LB		 2229
2230 pscr |= DO_NOT_FORCE_LINK_FAIL;
ed94493f 2231 if (mp->phy == NULL)
81600eea 2232 pscr |= FORCE_LINK_PASS;
37a6084f 2233 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
81600eea 2234
13d64285
LB		 2235 /*
2236 * Configure TX path and queues.
2237 */
89df5fdc 2238 tx_set_rate(mp, 1000000000, 16777216);
f7981c1c 2239 for (i = 0; i < mp->txq_count; i++) {
3d6b35bc 2240 struct tx_queue *txq = mp->txq + i;
13d64285 2241
6b368f68 2242 txq_reset_hw_ptr(txq);
89df5fdc
LB		 2243 txq_set_rate(txq, 1000000000, 16777216);
2244 txq_set_fixed_prio_mode(txq);
13d64285
LB		 2245 }
2246
d9a073ea
LB		 2247 /*
2248 * Receive all unmatched unicast, TCP, UDP, BPDU and broadcast
170e7108
LB		 2249 * frames to RX queue #0, and include the pseudo-header when
2250 * calculating receive checksums.
d9a073ea 2251 */
e138f96b 2252 mv643xx_eth_set_features(mp->dev, mp->dev->features);
01999873 2253
376489a2
LB		 2254 /*
2255 * Treat BPDUs as normal multicasts, and disable partition mode.
2256 */
37a6084f 2257 wrlp(mp, PORT_CONFIG_EXT, 0x00000000);
01999873 2258
5a893922
LB		 2259 /*
2260 * Add configured unicast addresses to address filter table.
2261 */
2262 mv643xx_eth_program_unicast_filter(mp->dev);
2263
8a578111 2264 /*
64da80a2 2265 * Enable the receive queues.
8a578111 2266 */
f7981c1c 2267 for (i = 0; i < mp->rxq_count; i++) {
64da80a2 2268 struct rx_queue *rxq = mp->rxq + i;
8a578111 2269 u32 addr;
1da177e4 2270
8a578111
LB		 2271 addr = (u32)rxq->rx_desc_dma;
2272 addr += rxq->rx_curr_desc * sizeof(struct rx_desc);
37a6084f 2273 wrlp(mp, RXQ_CURRENT_DESC_PTR(i), addr);
1da177e4 2274
8a578111
LB		 2275 rxq_enable(rxq);
2276 }
1da177e4
LT		 2277}
2278
2bcb4b0f
LB		 2279static void mv643xx_eth_recalc_skb_size(struct mv643xx_eth_private *mp)
2280{
2281 int skb_size;
2282
2283 /*
2284 * Reserve 2+14 bytes for an ethernet header (the hardware
2285 * automatically prepends 2 bytes of dummy data to each
2286 * received packet), 16 bytes for up to four VLAN tags, and
2287 * 4 bytes for the trailing FCS -- 36 bytes total.
2288 */
2289 skb_size = mp->dev->mtu + 36;
2290
2291 /*
2292 * Make sure that the skb size is a multiple of 8 bytes, as
2293 * the lower three bits of the receive descriptor's buffer
2294 * size field are ignored by the hardware.
2295 */
2296 mp->skb_size = (skb_size + 7) & ~7;
7fd96ce4
LB		 2297
2298 /*
2299 * If NET_SKB_PAD is smaller than a cache line,
2300 * netdev_alloc_skb() will cause skb->data to be misaligned
2301 * to a cache line boundary. If this is the case, include
2302 * some extra space to allow re-aligning the data area.
2303 */
2304 mp->skb_size += SKB_DMA_REALIGN;
2bcb4b0f
LB		 2305}
2306
c9df406f 2307static int mv643xx_eth_open(struct net_device *dev)
16e03018 2308{
e5371493 2309 struct mv643xx_eth_private *mp = netdev_priv(dev);
c9df406f 2310 int err;
64da80a2 2311 int i;
16e03018 2312
37a6084f
LB		 2313 wrlp(mp, INT_CAUSE, 0);
2314 wrlp(mp, INT_CAUSE_EXT, 0);
2315 rdlp(mp, INT_CAUSE_EXT);
c9df406f 2316
fc32b0e2 2317 err = request_irq(dev->irq, mv643xx_eth_irq,
2a1867a7 2318 IRQF_SHARED, dev->name, dev);
c9df406f 2319 if (err) {
7542db8b 2320 netdev_err(dev, "can't assign irq\n");
c9df406f 2321 return -EAGAIN;
16e03018
DF		 2322 }
2323
2bcb4b0f
LB		 2324 mv643xx_eth_recalc_skb_size(mp);
2325
2257e05c
LB		 2326 napi_enable(&mp->napi);
2327
2bcb4b0f
LB		 2328 skb_queue_head_init(&mp->rx_recycle);
2329
e0ca8410
SB		 2330 mp->int_mask = INT_EXT;
2331
f7981c1c 2332 for (i = 0; i < mp->rxq_count; i++) {
64da80a2
LB		 2333 err = rxq_init(mp, i);
2334 if (err) {
2335 while (--i >= 0)
f7981c1c 2336 rxq_deinit(mp->rxq + i);
64da80a2
LB		 2337 goto out;
2338 }
2339
1fa38c58 2340 rxq_refill(mp->rxq + i, INT_MAX);
e0ca8410 2341 mp->int_mask |= INT_RX_0 << i;
2257e05c
LB		 2342 }
2343
1319ebad 2344 if (mp->oom) {
2257e05c
LB		 2345 mp->rx_oom.expires = jiffies + (HZ / 10);
2346 add_timer(&mp->rx_oom);
64da80a2 2347 }
8a578111 2348
f7981c1c 2349 for (i = 0; i < mp->txq_count; i++) {
3d6b35bc
LB		 2350 err = txq_init(mp, i);
2351 if (err) {
2352 while (--i >= 0)
f7981c1c 2353 txq_deinit(mp->txq + i);
3d6b35bc
LB		 2354 goto out_free;
2355 }
e0ca8410 2356 mp->int_mask |= INT_TX_END_0 << i;
3d6b35bc 2357 }
16e03018 2358
fc32b0e2 2359 port_start(mp);
16e03018 2360
37a6084f 2361 wrlp(mp, INT_MASK_EXT, INT_EXT_LINK_PHY | INT_EXT_TX);
e0ca8410 2362 wrlp(mp, INT_MASK, mp->int_mask);
16e03018 2363
c9df406f
LB		 2364 return 0;
2365
13d64285 2366
fc32b0e2 2367out_free:
f7981c1c
LB		 2368 for (i = 0; i < mp->rxq_count; i++)
2369 rxq_deinit(mp->rxq + i);
fc32b0e2 2370out:
c9df406f
LB		 2371 free_irq(dev->irq, dev);
2372
2373 return err;
16e03018
DF		 2374}
2375
e5371493 2376static void port_reset(struct mv643xx_eth_private *mp)
1da177e4 2377{
fc32b0e2 2378 unsigned int data;
64da80a2 2379 int i;
1da177e4 2380
f7981c1c
LB		 2381 for (i = 0; i < mp->rxq_count; i++)
2382 rxq_disable(mp->rxq + i);
2383 for (i = 0; i < mp->txq_count; i++)
2384 txq_disable(mp->txq + i);
ae9ae064
LB		 2385
2386 while (1) {
37a6084f 2387 u32 ps = rdlp(mp, PORT_STATUS);
ae9ae064
LB		 2388
2389 if ((ps & (TX_IN_PROGRESS | TX_FIFO_EMPTY)) == TX_FIFO_EMPTY)
2390 break;
13d64285 2391 udelay(10);
ae9ae064 2392 }
1da177e4 2393
c9df406f 2394 /* Reset the Enable bit in the Configuration Register */
37a6084f 2395 data = rdlp(mp, PORT_SERIAL_CONTROL);
fc32b0e2
LB		 2396 data &= ~(SERIAL_PORT_ENABLE |
2397 DO_NOT_FORCE_LINK_FAIL |
2398 FORCE_LINK_PASS);
37a6084f 2399 wrlp(mp, PORT_SERIAL_CONTROL, data);
1da177e4
LT		 2400}
2401
c9df406f 2402static int mv643xx_eth_stop(struct net_device *dev)
1da177e4 2403{
e5371493 2404 struct mv643xx_eth_private *mp = netdev_priv(dev);
64da80a2 2405 int i;
1da177e4 2406
fe65e704 2407 wrlp(mp, INT_MASK_EXT, 0x00000000);
37a6084f
LB		 2408 wrlp(mp, INT_MASK, 0x00000000);
2409 rdlp(mp, INT_MASK);
1da177e4 2410
c9df406f 2411 napi_disable(&mp->napi);
78fff83b 2412
2257e05c
LB		 2413 del_timer_sync(&mp->rx_oom);
2414
c9df406f 2415 netif_carrier_off(dev);
1da177e4 2416
fc32b0e2
LB		 2417 free_irq(dev->irq, dev);
2418
cc9754b3 2419 port_reset(mp);
8fd89211 2420 mv643xx_eth_get_stats(dev);
fc32b0e2 2421 mib_counters_update(mp);
57e8f26a 2422 del_timer_sync(&mp->mib_counters_timer);
1da177e4 2423
2bcb4b0f
LB		 2424 skb_queue_purge(&mp->rx_recycle);
2425
f7981c1c
LB		 2426 for (i = 0; i < mp->rxq_count; i++)
2427 rxq_deinit(mp->rxq + i);
2428 for (i = 0; i < mp->txq_count; i++)
2429 txq_deinit(mp->txq + i);
1da177e4 2430
c9df406f 2431 return 0;
1da177e4
LT		 2432}
2433
fc32b0e2 2434static int mv643xx_eth_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1da177e4 2435{
e5371493 2436 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 2437
ed94493f 2438 if (mp->phy != NULL)
28b04113 2439 return phy_mii_ioctl(mp->phy, ifr, cmd);
bedfe324
LB		 2440
2441 return -EOPNOTSUPP;
1da177e4
LT		 2442}
2443
c9df406f 2444static int mv643xx_eth_change_mtu(struct net_device *dev, int new_mtu)
1da177e4 2445{
89df5fdc
LB		 2446 struct mv643xx_eth_private *mp = netdev_priv(dev);
2447
fc32b0e2 2448 if (new_mtu < 64 || new_mtu > 9500)
c9df406f 2449 return -EINVAL;
1da177e4 2450
c9df406f 2451 dev->mtu = new_mtu;
2bcb4b0f 2452 mv643xx_eth_recalc_skb_size(mp);
89df5fdc
LB		 2453 tx_set_rate(mp, 1000000000, 16777216);
2454
c9df406f
LB		 2455 if (!netif_running(dev))
2456 return 0;
1da177e4 2457
c9df406f
LB		 2458 /*
2459 * Stop and then re-open the interface. This will allocate RX
2460 * skbs of the new MTU.
2461 * There is a possible danger that the open will not succeed,
fc32b0e2 2462 * due to memory being full.
c9df406f
LB		 2463 */
2464 mv643xx_eth_stop(dev);
2465 if (mv643xx_eth_open(dev)) {
7542db8b
JP		 2466 netdev_err(dev,
2467 "fatal error on re-opening device after MTU change\n");
c9df406f
LB		 2468 }
2469
2470 return 0;
1da177e4
LT		 2471}
2472
fc32b0e2 2473static void tx_timeout_task(struct work_struct *ugly)
1da177e4 2474{
fc32b0e2 2475 struct mv643xx_eth_private *mp;
1da177e4 2476
fc32b0e2
LB		 2477 mp = container_of(ugly, struct mv643xx_eth_private, tx_timeout_task);
2478 if (netif_running(mp->dev)) {
e5ef1de1 2479 netif_tx_stop_all_queues(mp->dev);
fc32b0e2
LB		 2480 port_reset(mp);
2481 port_start(mp);
e5ef1de1 2482 netif_tx_wake_all_queues(mp->dev);
fc32b0e2 2483 }
c9df406f
LB		 2484}
2485
c9df406f 2486static void mv643xx_eth_tx_timeout(struct net_device *dev)
1da177e4 2487{
e5371493 2488 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 2489
7542db8b 2490 netdev_info(dev, "tx timeout\n");
d0412d96 2491
c9df406f 2492 schedule_work(&mp->tx_timeout_task);
1da177e4
LT		 2493}
2494
c9df406f 2495#ifdef CONFIG_NET_POLL_CONTROLLER
fc32b0e2 2496static void mv643xx_eth_netpoll(struct net_device *dev)
9f8dd319 2497{
fc32b0e2 2498 struct mv643xx_eth_private *mp = netdev_priv(dev);
c9df406f 2499
37a6084f
LB		 2500 wrlp(mp, INT_MASK, 0x00000000);
2501 rdlp(mp, INT_MASK);
c9df406f 2502
fc32b0e2 2503 mv643xx_eth_irq(dev->irq, dev);
c9df406f 2504
e0ca8410 2505 wrlp(mp, INT_MASK, mp->int_mask);
9f8dd319 2506}
c9df406f 2507#endif
9f8dd319 2508
9f8dd319 2509
c9df406f 2510/* platform glue ************************************************************/
e5371493
LB		 2511static void
2512mv643xx_eth_conf_mbus_windows(struct mv643xx_eth_shared_private *msp,
2513 struct mbus_dram_target_info *dram)
c9df406f 2514{
cc9754b3 2515 void __iomem *base = msp->base;
c9df406f
LB		 2516 u32 win_enable;
2517 u32 win_protect;
2518 int i;
9f8dd319 2519
c9df406f
LB		 2520 for (i = 0; i < 6; i++) {
2521 writel(0, base + WINDOW_BASE(i));
2522 writel(0, base + WINDOW_SIZE(i));
2523 if (i < 4)
2524 writel(0, base + WINDOW_REMAP_HIGH(i));
9f8dd319
DF		 2525 }
2526
c9df406f
LB		 2527 win_enable = 0x3f;
2528 win_protect = 0;
2529
2530 for (i = 0; i < dram->num_cs; i++) {
2531 struct mbus_dram_window *cs = dram->cs + i;
2532
2533 writel((cs->base & 0xffff0000) |
2534 (cs->mbus_attr << 8) |
2535 dram->mbus_dram_target_id, base + WINDOW_BASE(i));
2536 writel((cs->size - 1) & 0xffff0000, base + WINDOW_SIZE(i));
2537
2538 win_enable &= ~(1 << i);
2539 win_protect |= 3 << (2 * i);
2540 }
2541
2542 writel(win_enable, base + WINDOW_BAR_ENABLE);
2543 msp->win_protect = win_protect;
9f8dd319
DF		 2544}
2545
773fc3ee
LB		 2546static void infer_hw_params(struct mv643xx_eth_shared_private *msp)
2547{
2548 /*
2549 * Check whether we have a 14-bit coal limit field in bits
2550 * [21:8], or a 16-bit coal limit in bits [25,21:7] of the
2551 * SDMA config register.
2552 */
37a6084f
LB		 2553 writel(0x02000000, msp->base + 0x0400 + SDMA_CONFIG);
2554 if (readl(msp->base + 0x0400 + SDMA_CONFIG) & 0x02000000)
773fc3ee
LB		 2555 msp->extended_rx_coal_limit = 1;
2556 else
2557 msp->extended_rx_coal_limit = 0;
1e881592
LB		 2558
2559 /*
457b1d5a
LB		 2560 * Check whether the MAC supports TX rate control, and if
2561 * yes, whether its associated registers are in the old or
2562 * the new place.
1e881592 2563 */
37a6084f
LB		 2564 writel(1, msp->base + 0x0400 + TX_BW_MTU_MOVED);
2565 if (readl(msp->base + 0x0400 + TX_BW_MTU_MOVED) & 1) {
457b1d5a
LB		 2566 msp->tx_bw_control = TX_BW_CONTROL_NEW_LAYOUT;
2567 } else {
37a6084f
LB		 2568 writel(7, msp->base + 0x0400 + TX_BW_RATE);
2569 if (readl(msp->base + 0x0400 + TX_BW_RATE) & 7)
457b1d5a
LB		 2570 msp->tx_bw_control = TX_BW_CONTROL_OLD_LAYOUT;
2571 else
2572 msp->tx_bw_control = TX_BW_CONTROL_ABSENT;
2573 }
773fc3ee
LB		 2574}
2575
c9df406f 2576static int mv643xx_eth_shared_probe(struct platform_device *pdev)
9f8dd319 2577{
10a9948d 2578 static int mv643xx_eth_version_printed;
c9df406f 2579 struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
e5371493 2580 struct mv643xx_eth_shared_private *msp;
c9df406f
LB		 2581 struct resource *res;
2582 int ret;
9f8dd319 2583
e5371493 2584 if (!mv643xx_eth_version_printed++)
7542db8b
JP		 2585 pr_notice("MV-643xx 10/100/1000 ethernet driver version %s\n",
2586 mv643xx_eth_driver_version);
9f8dd319 2587
c9df406f
LB		 2588 ret = -EINVAL;
2589 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2590 if (res == NULL)
2591 goto out;
9f8dd319 2592
c9df406f 2593 ret = -ENOMEM;
beae22e6 2594 msp = kzalloc(sizeof(*msp), GFP_KERNEL);
c9df406f
LB		 2595 if (msp == NULL)
2596 goto out;
c9df406f 2597
28f65c11 2598 msp->base = ioremap(res->start, resource_size(res));
cc9754b3 2599 if (msp->base == NULL)
c9df406f
LB		 2600 goto out_free;
2601
ed94493f
LB		 2602 /*
2603 * Set up and register SMI bus.
2604 */
2605 if (pd == NULL || pd->shared_smi == NULL) {
298cf9be
LB		 2606 msp->smi_bus = mdiobus_alloc();
2607 if (msp->smi_bus == NULL)
ed94493f 2608 goto out_unmap;
298cf9be
LB		 2609
2610 msp->smi_bus->priv = msp;
2611 msp->smi_bus->name = "mv643xx_eth smi";
2612 msp->smi_bus->read = smi_bus_read;
2613 msp->smi_bus->write = smi_bus_write,
2614 snprintf(msp->smi_bus->id, MII_BUS_ID_SIZE, "%d", pdev->id);
2615 msp->smi_bus->parent = &pdev->dev;
2616 msp->smi_bus->phy_mask = 0xffffffff;
2617 if (mdiobus_register(msp->smi_bus) < 0)
2618 goto out_free_mii_bus;
ed94493f
LB		 2619 msp->smi = msp;
2620 } else {
fc0eb9f2 2621 msp->smi = platform_get_drvdata(pd->shared_smi);
ed94493f 2622 }
c9df406f 2623
45c5d3bc
LB		 2624 msp->err_interrupt = NO_IRQ;
2625 init_waitqueue_head(&msp->smi_busy_wait);
2626
2627 /*
2628 * Check whether the error interrupt is hooked up.
2629 */
2630 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2631 if (res != NULL) {
2632 int err;
2633
2634 err = request_irq(res->start, mv643xx_eth_err_irq,
2635 IRQF_SHARED, "mv643xx_eth", msp);
2636 if (!err) {
2637 writel(ERR_INT_SMI_DONE, msp->base + ERR_INT_MASK);
2638 msp->err_interrupt = res->start;
2639 }
2640 }
2641
c9df406f
LB		 2642 /*
2643 * (Re-)program MBUS remapping windows if we are asked to.
2644 */
2645 if (pd != NULL && pd->dram != NULL)
2646 mv643xx_eth_conf_mbus_windows(msp, pd->dram);
2647
fc32b0e2
LB		 2648 /*
2649 * Detect hardware parameters.
2650 */
2651 msp->t_clk = (pd != NULL && pd->t_clk != 0) ? pd->t_clk : 133000000;
50a749c1
DC		 2652 msp->tx_csum_limit = (pd != NULL && pd->tx_csum_limit) ?
2653 pd->tx_csum_limit : 9 * 1024;
773fc3ee 2654 infer_hw_params(msp);
fc32b0e2
LB		 2655
2656 platform_set_drvdata(pdev, msp);
2657
c9df406f
LB		 2658 return 0;
2659
298cf9be
LB		 2660out_free_mii_bus:
2661 mdiobus_free(msp->smi_bus);
ed94493f
LB		 2662out_unmap:
2663 iounmap(msp->base);
c9df406f
LB		 2664out_free:
2665 kfree(msp);
2666out:
2667 return ret;
2668}
2669
2670static int mv643xx_eth_shared_remove(struct platform_device *pdev)
2671{
e5371493 2672 struct mv643xx_eth_shared_private *msp = platform_get_drvdata(pdev);
ed94493f 2673 struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
c9df406f 2674
298cf9be 2675 if (pd == NULL || pd->shared_smi == NULL) {
298cf9be 2676 mdiobus_unregister(msp->smi_bus);
bcb3336c 2677 mdiobus_free(msp->smi_bus);
298cf9be 2678 }
45c5d3bc
LB		 2679 if (msp->err_interrupt != NO_IRQ)
2680 free_irq(msp->err_interrupt, msp);
cc9754b3 2681 iounmap(msp->base);
c9df406f
LB		 2682 kfree(msp);
2683
2684 return 0;
9f8dd319
DF		 2685}
2686
c9df406f 2687static struct platform_driver mv643xx_eth_shared_driver = {
fc32b0e2
LB		 2688 .probe = mv643xx_eth_shared_probe,
2689 .remove = mv643xx_eth_shared_remove,
c9df406f 2690 .driver = {
fc32b0e2 2691 .name = MV643XX_ETH_SHARED_NAME,
c9df406f
LB		 2692 .owner = THIS_MODULE,
2693 },
2694};
2695
e5371493 2696static void phy_addr_set(struct mv643xx_eth_private *mp, int phy_addr)
1da177e4 2697{
c9df406f 2698 int addr_shift = 5 * mp->port_num;
fc32b0e2 2699 u32 data;
1da177e4 2700
fc32b0e2
LB		 2701 data = rdl(mp, PHY_ADDR);
2702 data &= ~(0x1f << addr_shift);
2703 data |= (phy_addr & 0x1f) << addr_shift;
2704 wrl(mp, PHY_ADDR, data);
1da177e4
LT		 2705}
2706
e5371493 2707static int phy_addr_get(struct mv643xx_eth_private *mp)
1da177e4 2708{
fc32b0e2
LB		 2709 unsigned int data;
2710
2711 data = rdl(mp, PHY_ADDR);
2712
2713 return (data >> (5 * mp->port_num)) & 0x1f;
2714}
2715
2716static void set_params(struct mv643xx_eth_private *mp,
2717 struct mv643xx_eth_platform_data *pd)
2718{
2719 struct net_device *dev = mp->dev;
2720
2721 if (is_valid_ether_addr(pd->mac_addr))
2722 memcpy(dev->dev_addr, pd->mac_addr, 6);
2723 else
2724 uc_addr_get(mp, dev->dev_addr);
2725
e7d2f4db 2726 mp->rx_ring_size = DEFAULT_RX_QUEUE_SIZE;
fc32b0e2 2727 if (pd->rx_queue_size)
e7d2f4db 2728 mp->rx_ring_size = pd->rx_queue_size;
fc32b0e2
LB		 2729 mp->rx_desc_sram_addr = pd->rx_sram_addr;
2730 mp->rx_desc_sram_size = pd->rx_sram_size;
1da177e4 2731
f7981c1c 2732 mp->rxq_count = pd->rx_queue_count ? : 1;
64da80a2 2733
e7d2f4db 2734 mp->tx_ring_size = DEFAULT_TX_QUEUE_SIZE;
fc32b0e2 2735 if (pd->tx_queue_size)
e7d2f4db 2736 mp->tx_ring_size = pd->tx_queue_size;
fc32b0e2
LB		 2737 mp->tx_desc_sram_addr = pd->tx_sram_addr;
2738 mp->tx_desc_sram_size = pd->tx_sram_size;
3d6b35bc 2739
f7981c1c 2740 mp->txq_count = pd->tx_queue_count ? : 1;
1da177e4
LT		 2741}
2742
ed94493f
LB		 2743static struct phy_device *phy_scan(struct mv643xx_eth_private *mp,
2744 int phy_addr)
1da177e4 2745{
298cf9be 2746 struct mii_bus *bus = mp->shared->smi->smi_bus;
ed94493f
LB		 2747 struct phy_device *phydev;
2748 int start;
2749 int num;
2750 int i;
45c5d3bc 2751
ed94493f
LB		 2752 if (phy_addr == MV643XX_ETH_PHY_ADDR_DEFAULT) {
2753 start = phy_addr_get(mp) & 0x1f;
2754 num = 32;
2755 } else {
2756 start = phy_addr & 0x1f;
2757 num = 1;
2758 }
45c5d3bc 2759
ed94493f
LB		 2760 phydev = NULL;
2761 for (i = 0; i < num; i++) {
2762 int addr = (start + i) & 0x1f;
fc32b0e2 2763
ed94493f
LB		 2764 if (bus->phy_map[addr] == NULL)
2765 mdiobus_scan(bus, addr);
1da177e4 2766
ed94493f
LB		 2767 if (phydev == NULL) {
2768 phydev = bus->phy_map[addr];
2769 if (phydev != NULL)
2770 phy_addr_set(mp, addr);
2771 }
2772 }
1da177e4 2773
ed94493f 2774 return phydev;
1da177e4
LT		 2775}
2776
ed94493f 2777static void phy_init(struct mv643xx_eth_private *mp, int speed, int duplex)
c28a4f89 2778{
ed94493f 2779 struct phy_device *phy = mp->phy;
c28a4f89 2780
fc32b0e2
LB		 2781 phy_reset(mp);
2782
db1d7bf7 2783 phy_attach(mp->dev, dev_name(&phy->dev), 0, PHY_INTERFACE_MODE_GMII);
ed94493f
LB		 2784
2785 if (speed == 0) {
2786 phy->autoneg = AUTONEG_ENABLE;
2787 phy->speed = 0;
2788 phy->duplex = 0;
2789 phy->advertising = phy->supported | ADVERTISED_Autoneg;
c9df406f 2790 } else {
ed94493f
LB		 2791 phy->autoneg = AUTONEG_DISABLE;
2792 phy->advertising = 0;
2793 phy->speed = speed;
2794 phy->duplex = duplex;
c9df406f 2795 }
ed94493f 2796 phy_start_aneg(phy);
c28a4f89
JC		 2797}
2798
81600eea
LB		 2799static void init_pscr(struct mv643xx_eth_private *mp, int speed, int duplex)
2800{
2801 u32 pscr;
2802
37a6084f 2803 pscr = rdlp(mp, PORT_SERIAL_CONTROL);
81600eea
LB		 2804 if (pscr & SERIAL_PORT_ENABLE) {
2805 pscr &= ~SERIAL_PORT_ENABLE;
37a6084f 2806 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
81600eea
LB		 2807 }
2808
2809 pscr = MAX_RX_PACKET_9700BYTE | SERIAL_PORT_CONTROL_RESERVED;
ed94493f 2810 if (mp->phy == NULL) {
81600eea
LB		 2811 pscr |= DISABLE_AUTO_NEG_SPEED_GMII;
2812 if (speed == SPEED_1000)
2813 pscr |= SET_GMII_SPEED_TO_1000;
2814 else if (speed == SPEED_100)
2815 pscr |= SET_MII_SPEED_TO_100;
2816
2817 pscr |= DISABLE_AUTO_NEG_FOR_FLOW_CTRL;
2818
2819 pscr |= DISABLE_AUTO_NEG_FOR_DUPLEX;
2820 if (duplex == DUPLEX_FULL)
2821 pscr |= SET_FULL_DUPLEX_MODE;
2822 }
2823
37a6084f 2824 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
81600eea
LB		 2825}
2826
ea8a8642
LB		 2827static const struct net_device_ops mv643xx_eth_netdev_ops = {
2828 .ndo_open = mv643xx_eth_open,
2829 .ndo_stop = mv643xx_eth_stop,
2830 .ndo_start_xmit = mv643xx_eth_xmit,
2831 .ndo_set_rx_mode = mv643xx_eth_set_rx_mode,
2832 .ndo_set_mac_address = mv643xx_eth_set_mac_address,
1d4bd947 2833 .ndo_validate_addr = eth_validate_addr,
ea8a8642
LB		 2834 .ndo_do_ioctl = mv643xx_eth_ioctl,
2835 .ndo_change_mtu = mv643xx_eth_change_mtu,
aad59c43 2836 .ndo_set_features = mv643xx_eth_set_features,
ea8a8642
LB		 2837 .ndo_tx_timeout = mv643xx_eth_tx_timeout,
2838 .ndo_get_stats = mv643xx_eth_get_stats,
2839#ifdef CONFIG_NET_POLL_CONTROLLER
2840 .ndo_poll_controller = mv643xx_eth_netpoll,
2841#endif
2842};
2843
c9df406f 2844static int mv643xx_eth_probe(struct platform_device *pdev)
1da177e4 2845{
c9df406f 2846 struct mv643xx_eth_platform_data *pd;
e5371493 2847 struct mv643xx_eth_private *mp;
c9df406f 2848 struct net_device *dev;
c9df406f 2849 struct resource *res;
fc32b0e2 2850 int err;
1da177e4 2851
c9df406f
LB		 2852 pd = pdev->dev.platform_data;
2853 if (pd == NULL) {
7542db8b 2854 dev_err(&pdev->dev, "no mv643xx_eth_platform_data\n");
c9df406f
LB		 2855 return -ENODEV;
2856 }
1da177e4 2857
c9df406f 2858 if (pd->shared == NULL) {
7542db8b 2859 dev_err(&pdev->dev, "no mv643xx_eth_platform_data->shared\n");
c9df406f
LB		 2860 return -ENODEV;
2861 }
8f518703 2862
e5ef1de1 2863 dev = alloc_etherdev_mq(sizeof(struct mv643xx_eth_private), 8);
c9df406f
LB		 2864 if (!dev)
2865 return -ENOMEM;
1da177e4 2866
c9df406f 2867 mp = netdev_priv(dev);
fc32b0e2
LB		 2868 platform_set_drvdata(pdev, mp);
2869
2870 mp->shared = platform_get_drvdata(pd->shared);
37a6084f 2871 mp->base = mp->shared->base + 0x0400 + (pd->port_number << 10);
fc32b0e2
LB		 2872 mp->port_num = pd->port_number;
2873
c9df406f 2874 mp->dev = dev;
78fff83b 2875
fc32b0e2 2876 set_params(mp, pd);
206d6b32
BH		 2877 netif_set_real_num_tx_queues(dev, mp->txq_count);
2878 netif_set_real_num_rx_queues(dev, mp->rxq_count);
fc32b0e2 2879
ed94493f
LB		 2880 if (pd->phy_addr != MV643XX_ETH_PHY_NONE)
2881 mp->phy = phy_scan(mp, pd->phy_addr);
bedfe324 2882
6bdf576e 2883 if (mp->phy != NULL)
ed94493f 2884 phy_init(mp, pd->speed, pd->duplex);
6bdf576e
LB		 2885
2886 SET_ETHTOOL_OPS(dev, &mv643xx_eth_ethtool_ops);
ed94493f 2887
81600eea 2888 init_pscr(mp, pd->speed, pd->duplex);
fc32b0e2 2889
4ff3495a
LB		 2890
2891 mib_counters_clear(mp);
2892
2893 init_timer(&mp->mib_counters_timer);
2894 mp->mib_counters_timer.data = (unsigned long)mp;
2895 mp->mib_counters_timer.function = mib_counters_timer_wrapper;
2896 mp->mib_counters_timer.expires = jiffies + 30 * HZ;
2897 add_timer(&mp->mib_counters_timer);
2898
2899 spin_lock_init(&mp->mib_counters_lock);
2900
2901 INIT_WORK(&mp->tx_timeout_task, tx_timeout_task);
2902
2257e05c
LB		 2903 netif_napi_add(dev, &mp->napi, mv643xx_eth_poll, 128);
2904
2905 init_timer(&mp->rx_oom);
2906 mp->rx_oom.data = (unsigned long)mp;
2907 mp->rx_oom.function = oom_timer_wrapper;
2908
fc32b0e2 2909
c9df406f
LB		 2910 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2911 BUG_ON(!res);
2912 dev->irq = res->start;
1da177e4 2913
ea8a8642
LB		 2914 dev->netdev_ops = &mv643xx_eth_netdev_ops;
2915
c9df406f
LB		 2916 dev->watchdog_timeo = 2 * HZ;
2917 dev->base_addr = 0;
1da177e4 2918
aad59c43
MM		 2919 dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM |
2920 NETIF_F_RXCSUM | NETIF_F_LRO;
2921 dev->features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_RXCSUM;
e32b6617 2922 dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM;
1da177e4 2923
01789349
JP		 2924 dev->priv_flags |= IFF_UNICAST_FLT;
2925
fc32b0e2 2926 SET_NETDEV_DEV(dev, &pdev->dev);
8f518703 2927
c9df406f 2928 if (mp->shared->win_protect)
fc32b0e2 2929 wrl(mp, WINDOW_PROTECT(mp->port_num), mp->shared->win_protect);
1da177e4 2930
a5fe3616
LB		 2931 netif_carrier_off(dev);
2932
b5e86db4
LB		 2933 wrlp(mp, SDMA_CONFIG, PORT_SDMA_CONFIG_DEFAULT_VALUE);
2934
4fb0a54a 2935 set_rx_coal(mp, 250);
a5fe3616
LB		 2936 set_tx_coal(mp, 0);
2937
c9df406f
LB		 2938 err = register_netdev(dev);
2939 if (err)
2940 goto out;
1da177e4 2941
7542db8b
JP		 2942 netdev_notice(dev, "port %d with MAC address %pM\n",
2943 mp->port_num, dev->dev_addr);
1da177e4 2944
13d64285 2945 if (mp->tx_desc_sram_size > 0)
7542db8b 2946 netdev_notice(dev, "configured with sram\n");
1da177e4 2947
c9df406f 2948 return 0;
1da177e4 2949
c9df406f
LB		 2950out:
2951 free_netdev(dev);
1da177e4 2952
c9df406f 2953 return err;
1da177e4
LT		 2954}
2955
c9df406f 2956static int mv643xx_eth_remove(struct platform_device *pdev)
1da177e4 2957{
fc32b0e2 2958 struct mv643xx_eth_private *mp = platform_get_drvdata(pdev);
1da177e4 2959
fc32b0e2 2960 unregister_netdev(mp->dev);
ed94493f
LB		 2961 if (mp->phy != NULL)
2962 phy_detach(mp->phy);
23f333a2 2963 cancel_work_sync(&mp->tx_timeout_task);
fc32b0e2 2964 free_netdev(mp->dev);
c9df406f 2965
c9df406f 2966 platform_set_drvdata(pdev, NULL);
fc32b0e2 2967
c9df406f 2968 return 0;
1da177e4
LT		 2969}
2970
c9df406f 2971static void mv643xx_eth_shutdown(struct platform_device *pdev)
d0412d96 2972{
fc32b0e2 2973 struct mv643xx_eth_private *mp = platform_get_drvdata(pdev);
d0412d96 2974
c9df406f 2975 /* Mask all interrupts on ethernet port */
37a6084f
LB		 2976 wrlp(mp, INT_MASK, 0);
2977 rdlp(mp, INT_MASK);
c9df406f 2978
fc32b0e2
LB		 2979 if (netif_running(mp->dev))
2980 port_reset(mp);
d0412d96
JC		 2981}
2982
c9df406f 2983static struct platform_driver mv643xx_eth_driver = {
fc32b0e2
LB		 2984 .probe = mv643xx_eth_probe,
2985 .remove = mv643xx_eth_remove,
2986 .shutdown = mv643xx_eth_shutdown,
c9df406f 2987 .driver = {
fc32b0e2 2988 .name = MV643XX_ETH_NAME,
c9df406f
LB		 2989 .owner = THIS_MODULE,
2990 },
2991};
2992
e5371493 2993static int __init mv643xx_eth_init_module(void)
d0412d96 2994{
c9df406f 2995 int rc;
d0412d96 2996
c9df406f
LB		 2997 rc = platform_driver_register(&mv643xx_eth_shared_driver);
2998 if (!rc) {
2999 rc = platform_driver_register(&mv643xx_eth_driver);
3000 if (rc)
3001 platform_driver_unregister(&mv643xx_eth_shared_driver);
3002 }
fc32b0e2 3003
c9df406f 3004 return rc;
d0412d96 3005}
fc32b0e2 3006module_init(mv643xx_eth_init_module);
d0412d96 3007
e5371493 3008static void __exit mv643xx_eth_cleanup_module(void)
d0412d96 3009{
c9df406f
LB		 3010 platform_driver_unregister(&mv643xx_eth_driver);
3011 platform_driver_unregister(&mv643xx_eth_shared_driver);
d0412d96 3012}
e5371493 3013module_exit(mv643xx_eth_cleanup_module);
1da177e4 3014
45675bc6
LB		 3015MODULE_AUTHOR("Rabeeh Khoury, Assaf Hoffman, Matthew Dharm, "
3016 "Manish Lachwani, Dale Farnsworth and Lennert Buytenhek");
c9df406f 3017MODULE_DESCRIPTION("Ethernet driver for Marvell MV643XX");
fc32b0e2 3018MODULE_LICENSE("GPL");
c9df406f 3019MODULE_ALIAS("platform:" MV643XX_ETH_SHARED_NAME);
fc32b0e2 3020MODULE_ALIAS("platform:" MV643XX_ETH_NAME);
Ubuntu Artful kernel mirror