]>
Commit | Line | Data |
---|---|---|
cd28ab6a SH |
1 | /* |
2 | * New driver for Marvell Yukon 2 chipset. | |
3 | * Based on earlier sk98lin, and skge driver. | |
4 | * | |
5 | * This driver intentionally does not support all the features | |
6 | * of the original driver such as link fail-over and link management because | |
7 | * those should be done at higher levels. | |
8 | * | |
9 | * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org> | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
798b6b19 | 13 | * the Free Software Foundation; either version 2 of the License. |
cd28ab6a SH |
14 | * |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
793b883e | 17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
cd28ab6a SH |
18 | * GNU General Public License for more details. |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
23 | */ | |
24 | ||
ada1db5c JP |
25 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
26 | ||
793b883e | 27 | #include <linux/crc32.h> |
cd28ab6a | 28 | #include <linux/kernel.h> |
cd28ab6a SH |
29 | #include <linux/module.h> |
30 | #include <linux/netdevice.h> | |
d0bbccfa | 31 | #include <linux/dma-mapping.h> |
cd28ab6a SH |
32 | #include <linux/etherdevice.h> |
33 | #include <linux/ethtool.h> | |
34 | #include <linux/pci.h> | |
a6b7a407 | 35 | #include <linux/interrupt.h> |
cd28ab6a | 36 | #include <linux/ip.h> |
5a0e3ad6 | 37 | #include <linux/slab.h> |
c9bdd4b5 | 38 | #include <net/ip.h> |
cd28ab6a SH |
39 | #include <linux/tcp.h> |
40 | #include <linux/in.h> | |
41 | #include <linux/delay.h> | |
91c86df5 | 42 | #include <linux/workqueue.h> |
d1f13708 | 43 | #include <linux/if_vlan.h> |
d70cd51a | 44 | #include <linux/prefetch.h> |
3cf26753 | 45 | #include <linux/debugfs.h> |
ef743d33 | 46 | #include <linux/mii.h> |
3ee2f8ce TH |
47 | #include <linux/of_device.h> |
48 | #include <linux/of_net.h> | |
cd28ab6a SH |
49 | |
50 | #include <asm/irq.h> | |
51 | ||
52 | #include "sky2.h" | |
53 | ||
54 | #define DRV_NAME "sky2" | |
d9fa7c86 | 55 | #define DRV_VERSION "1.30" |
cd28ab6a SH |
56 | |
57 | /* | |
58 | * The Yukon II chipset takes 64 bit command blocks (called list elements) | |
59 | * that are organized into three (receive, transmit, status) different rings | |
14d0263f | 60 | * similar to Tigon3. |
cd28ab6a SH |
61 | */ |
62 | ||
14d0263f | 63 | #define RX_LE_SIZE 1024 |
cd28ab6a | 64 | #define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le)) |
14d0263f | 65 | #define RX_MAX_PENDING (RX_LE_SIZE/6 - 2) |
13210ce5 | 66 | #define RX_DEF_PENDING RX_MAX_PENDING |
793b883e | 67 | |
ee5f68fe | 68 | /* This is the worst case number of transmit list elements for a single skb: |
07e31637 SH |
69 | VLAN:GSO + CKSUM + Data + skb_frags * DMA */ |
70 | #define MAX_SKB_TX_LE (2 + (sizeof(dma_addr_t)/sizeof(u32))*(MAX_SKB_FRAGS+1)) | |
e9c1be80 | 71 | #define TX_MIN_PENDING (MAX_SKB_TX_LE+1) |
efe91932 | 72 | #define TX_MAX_PENDING 1024 |
b1cb8256 | 73 | #define TX_DEF_PENDING 63 |
cd28ab6a | 74 | |
cd28ab6a SH |
75 | #define TX_WATCHDOG (5 * HZ) |
76 | #define NAPI_WEIGHT 64 | |
77 | #define PHY_RETRIES 1000 | |
78 | ||
f4331a6d SH |
79 | #define SKY2_EEPROM_MAGIC 0x9955aabb |
80 | ||
060b946c | 81 | #define RING_NEXT(x, s) (((x)+1) & ((s)-1)) |
cb5d9547 | 82 | |
cd28ab6a | 83 | static const u32 default_msg = |
793b883e SH |
84 | NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK |
85 | | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR | |
3be92a70 | 86 | | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN; |
cd28ab6a | 87 | |
793b883e | 88 | static int debug = -1; /* defaults above */ |
cd28ab6a SH |
89 | module_param(debug, int, 0); |
90 | MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)"); | |
91 | ||
14d0263f | 92 | static int copybreak __read_mostly = 128; |
bdb5c58e SH |
93 | module_param(copybreak, int, 0); |
94 | MODULE_PARM_DESC(copybreak, "Receive copy threshold"); | |
95 | ||
fb2690a9 SH |
96 | static int disable_msi = 0; |
97 | module_param(disable_msi, int, 0); | |
98 | MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)"); | |
99 | ||
5676cc7b | 100 | static int legacy_pme = 0; |
101 | module_param(legacy_pme, int, 0); | |
102 | MODULE_PARM_DESC(legacy_pme, "Legacy power management"); | |
103 | ||
9baa3c34 | 104 | static const struct pci_device_id sky2_id_table[] = { |
e5b74c7d SH |
105 | { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */ |
106 | { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */ | |
e30a4ac2 | 107 | { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E01) }, /* SK-9E21M */ |
2d2a3871 | 108 | { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */ |
2f4a66ad | 109 | { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */ |
508f89e7 | 110 | { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */ |
f1a0b6f5 | 111 | { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */ |
e5b74c7d SH |
112 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */ |
113 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */ | |
114 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */ | |
115 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */ | |
116 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */ | |
117 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */ | |
118 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */ | |
119 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */ | |
120 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */ | |
121 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */ | |
122 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */ | |
123 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */ | |
05745c4a | 124 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */ |
a3b4fced | 125 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */ |
e5b74c7d | 126 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */ |
5a37a68d | 127 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */ |
05745c4a | 128 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */ |
e5b74c7d SH |
129 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */ |
130 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */ | |
131 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */ | |
132 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */ | |
133 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */ | |
05745c4a | 134 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */ |
e5b74c7d SH |
135 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */ |
136 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */ | |
137 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */ | |
f1a0b6f5 SH |
138 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */ |
139 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */ | |
69161611 | 140 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */ |
5a37a68d | 141 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */ |
ed4d4161 SH |
142 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */ |
143 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */ | |
0ce8b98d | 144 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */ |
0f5aac70 | 145 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4381) }, /* 88E8059 */ |
0e767324 | 146 | { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4382) }, /* 88E8079 */ |
cd28ab6a SH |
147 | { 0 } |
148 | }; | |
793b883e | 149 | |
cd28ab6a SH |
150 | MODULE_DEVICE_TABLE(pci, sky2_id_table); |
151 | ||
152 | /* Avoid conditionals by using array */ | |
153 | static const unsigned txqaddr[] = { Q_XA1, Q_XA2 }; | |
154 | static const unsigned rxqaddr[] = { Q_R1, Q_R2 }; | |
f4ea431b | 155 | static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 }; |
cd28ab6a | 156 | |
d1b139c0 | 157 | static void sky2_set_multicast(struct net_device *dev); |
0bdb0bd0 | 158 | static irqreturn_t sky2_intr(int irq, void *dev_id); |
d1b139c0 | 159 | |
af043aa5 | 160 | /* Access to PHY via serial interconnect */ |
ef743d33 | 161 | static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val) |
cd28ab6a SH |
162 | { |
163 | int i; | |
164 | ||
165 | gma_write16(hw, port, GM_SMI_DATA, val); | |
166 | gma_write16(hw, port, GM_SMI_CTRL, | |
167 | GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg)); | |
168 | ||
169 | for (i = 0; i < PHY_RETRIES; i++) { | |
af043aa5 SH |
170 | u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL); |
171 | if (ctrl == 0xffff) | |
172 | goto io_error; | |
173 | ||
174 | if (!(ctrl & GM_SMI_CT_BUSY)) | |
ef743d33 | 175 | return 0; |
af043aa5 SH |
176 | |
177 | udelay(10); | |
cd28ab6a | 178 | } |
ef743d33 | 179 | |
060b946c | 180 | dev_warn(&hw->pdev->dev, "%s: phy write timeout\n", hw->dev[port]->name); |
ef743d33 | 181 | return -ETIMEDOUT; |
af043aa5 SH |
182 | |
183 | io_error: | |
184 | dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name); | |
185 | return -EIO; | |
cd28ab6a SH |
186 | } |
187 | ||
ef743d33 | 188 | static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val) |
cd28ab6a SH |
189 | { |
190 | int i; | |
191 | ||
793b883e | 192 | gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) |
cd28ab6a SH |
193 | | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD); |
194 | ||
195 | for (i = 0; i < PHY_RETRIES; i++) { | |
af043aa5 SH |
196 | u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL); |
197 | if (ctrl == 0xffff) | |
198 | goto io_error; | |
199 | ||
200 | if (ctrl & GM_SMI_CT_RD_VAL) { | |
ef743d33 SH |
201 | *val = gma_read16(hw, port, GM_SMI_DATA); |
202 | return 0; | |
203 | } | |
204 | ||
af043aa5 | 205 | udelay(10); |
cd28ab6a SH |
206 | } |
207 | ||
af043aa5 | 208 | dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name); |
ef743d33 | 209 | return -ETIMEDOUT; |
af043aa5 SH |
210 | io_error: |
211 | dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name); | |
212 | return -EIO; | |
ef743d33 SH |
213 | } |
214 | ||
af043aa5 | 215 | static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg) |
ef743d33 SH |
216 | { |
217 | u16 v; | |
af043aa5 | 218 | __gm_phy_read(hw, port, reg, &v); |
ef743d33 | 219 | return v; |
cd28ab6a SH |
220 | } |
221 | ||
5afa0a9c | 222 | |
ae306cca SH |
223 | static void sky2_power_on(struct sky2_hw *hw) |
224 | { | |
225 | /* switch power to VCC (WA for VAUX problem) */ | |
226 | sky2_write8(hw, B0_POWER_CTRL, | |
227 | PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON); | |
5afa0a9c | 228 | |
ae306cca SH |
229 | /* disable Core Clock Division, */ |
230 | sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS); | |
d3bcfbeb | 231 | |
4b7c47aa | 232 | if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > CHIP_REV_YU_XL_A1) |
ae306cca SH |
233 | /* enable bits are inverted */ |
234 | sky2_write8(hw, B2_Y2_CLK_GATE, | |
235 | Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS | | |
236 | Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS | | |
237 | Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS); | |
238 | else | |
239 | sky2_write8(hw, B2_Y2_CLK_GATE, 0); | |
977bdf06 | 240 | |
ea76e635 | 241 | if (hw->flags & SKY2_HW_ADV_POWER_CTL) { |
fc99fe06 | 242 | u32 reg; |
5afa0a9c | 243 | |
b32f40c4 | 244 | sky2_pci_write32(hw, PCI_DEV_REG3, 0); |
b2345773 | 245 | |
b32f40c4 | 246 | reg = sky2_pci_read32(hw, PCI_DEV_REG4); |
fc99fe06 SH |
247 | /* set all bits to 0 except bits 15..12 and 8 */ |
248 | reg &= P_ASPM_CONTROL_MSK; | |
b32f40c4 | 249 | sky2_pci_write32(hw, PCI_DEV_REG4, reg); |
fc99fe06 | 250 | |
b32f40c4 | 251 | reg = sky2_pci_read32(hw, PCI_DEV_REG5); |
fc99fe06 SH |
252 | /* set all bits to 0 except bits 28 & 27 */ |
253 | reg &= P_CTL_TIM_VMAIN_AV_MSK; | |
b32f40c4 | 254 | sky2_pci_write32(hw, PCI_DEV_REG5, reg); |
fc99fe06 | 255 | |
b32f40c4 | 256 | sky2_pci_write32(hw, PCI_CFG_REG_1, 0); |
8f70920f | 257 | |
5f8ae5c5 | 258 | sky2_write16(hw, B0_CTST, Y2_HW_WOL_ON); |
259 | ||
8f70920f SH |
260 | /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */ |
261 | reg = sky2_read32(hw, B2_GP_IO); | |
262 | reg |= GLB_GPIO_STAT_RACE_DIS; | |
263 | sky2_write32(hw, B2_GP_IO, reg); | |
b2345773 SH |
264 | |
265 | sky2_read32(hw, B2_GP_IO); | |
5afa0a9c | 266 | } |
10547ae2 SH |
267 | |
268 | /* Turn on "driver loaded" LED */ | |
269 | sky2_write16(hw, B0_CTST, Y2_LED_STAT_ON); | |
ae306cca | 270 | } |
5afa0a9c | 271 | |
ae306cca SH |
272 | static void sky2_power_aux(struct sky2_hw *hw) |
273 | { | |
4b7c47aa | 274 | if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > CHIP_REV_YU_XL_A1) |
ae306cca SH |
275 | sky2_write8(hw, B2_Y2_CLK_GATE, 0); |
276 | else | |
277 | /* enable bits are inverted */ | |
278 | sky2_write8(hw, B2_Y2_CLK_GATE, | |
279 | Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS | | |
280 | Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS | | |
281 | Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS); | |
282 | ||
c23ddf8f SH |
283 | /* switch power to VAUX if supported and PME from D3cold */ |
284 | if ( (sky2_read32(hw, B0_CTST) & Y2_VAUX_AVAIL) && | |
285 | pci_pme_capable(hw->pdev, PCI_D3cold)) | |
ae306cca SH |
286 | sky2_write8(hw, B0_POWER_CTRL, |
287 | (PC_VAUX_ENA | PC_VCC_ENA | | |
288 | PC_VAUX_ON | PC_VCC_OFF)); | |
10547ae2 SH |
289 | |
290 | /* turn off "driver loaded LED" */ | |
291 | sky2_write16(hw, B0_CTST, Y2_LED_STAT_OFF); | |
5afa0a9c SH |
292 | } |
293 | ||
d3bcfbeb | 294 | static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port) |
cd28ab6a SH |
295 | { |
296 | u16 reg; | |
297 | ||
298 | /* disable all GMAC IRQ's */ | |
299 | sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0); | |
793b883e | 300 | |
cd28ab6a SH |
301 | gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */ |
302 | gma_write16(hw, port, GM_MC_ADDR_H2, 0); | |
303 | gma_write16(hw, port, GM_MC_ADDR_H3, 0); | |
304 | gma_write16(hw, port, GM_MC_ADDR_H4, 0); | |
305 | ||
306 | reg = gma_read16(hw, port, GM_RX_CTRL); | |
307 | reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA; | |
308 | gma_write16(hw, port, GM_RX_CTRL, reg); | |
309 | } | |
310 | ||
16ad91e1 SH |
311 | /* flow control to advertise bits */ |
312 | static const u16 copper_fc_adv[] = { | |
313 | [FC_NONE] = 0, | |
314 | [FC_TX] = PHY_M_AN_ASP, | |
315 | [FC_RX] = PHY_M_AN_PC, | |
316 | [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP, | |
317 | }; | |
318 | ||
319 | /* flow control to advertise bits when using 1000BaseX */ | |
320 | static const u16 fiber_fc_adv[] = { | |
df3fe1f3 | 321 | [FC_NONE] = PHY_M_P_NO_PAUSE_X, |
16ad91e1 SH |
322 | [FC_TX] = PHY_M_P_ASYM_MD_X, |
323 | [FC_RX] = PHY_M_P_SYM_MD_X, | |
df3fe1f3 | 324 | [FC_BOTH] = PHY_M_P_BOTH_MD_X, |
16ad91e1 SH |
325 | }; |
326 | ||
327 | /* flow control to GMA disable bits */ | |
328 | static const u16 gm_fc_disable[] = { | |
329 | [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS, | |
330 | [FC_TX] = GM_GPCR_FC_RX_DIS, | |
331 | [FC_RX] = GM_GPCR_FC_TX_DIS, | |
332 | [FC_BOTH] = 0, | |
333 | }; | |
334 | ||
335 | ||
cd28ab6a SH |
336 | static void sky2_phy_init(struct sky2_hw *hw, unsigned port) |
337 | { | |
338 | struct sky2_port *sky2 = netdev_priv(hw->dev[port]); | |
2eaba1a2 | 339 | u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg; |
cd28ab6a | 340 | |
0ea065e5 | 341 | if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) && |
ea76e635 | 342 | !(hw->flags & SKY2_HW_NEWER_PHY)) { |
cd28ab6a SH |
343 | u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL); |
344 | ||
345 | ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK | | |
793b883e | 346 | PHY_M_EC_MAC_S_MSK); |
cd28ab6a SH |
347 | ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ); |
348 | ||
53419c68 | 349 | /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */ |
cd28ab6a | 350 | if (hw->chip_id == CHIP_ID_YUKON_EC) |
53419c68 | 351 | /* set downshift counter to 3x and enable downshift */ |
cd28ab6a SH |
352 | ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA; |
353 | else | |
53419c68 SH |
354 | /* set master & slave downshift counter to 1x */ |
355 | ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1); | |
cd28ab6a SH |
356 | |
357 | gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl); | |
358 | } | |
359 | ||
360 | ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL); | |
b89165f2 | 361 | if (sky2_is_copper(hw)) { |
05745c4a | 362 | if (!(hw->flags & SKY2_HW_GIGABIT)) { |
cd28ab6a SH |
363 | /* enable automatic crossover */ |
364 | ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1; | |
6d3105d5 SH |
365 | |
366 | if (hw->chip_id == CHIP_ID_YUKON_FE_P && | |
367 | hw->chip_rev == CHIP_REV_YU_FE2_A0) { | |
368 | u16 spec; | |
369 | ||
370 | /* Enable Class A driver for FE+ A0 */ | |
371 | spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2); | |
372 | spec |= PHY_M_FESC_SEL_CL_A; | |
373 | gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec); | |
374 | } | |
cd28ab6a SH |
375 | } else { |
376 | /* disable energy detect */ | |
377 | ctrl &= ~PHY_M_PC_EN_DET_MSK; | |
378 | ||
379 | /* enable automatic crossover */ | |
380 | ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO); | |
381 | ||
53419c68 | 382 | /* downshift on PHY 88E1112 and 88E1149 is changed */ |
8e95a202 JP |
383 | if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) && |
384 | (hw->flags & SKY2_HW_NEWER_PHY)) { | |
53419c68 | 385 | /* set downshift counter to 3x and enable downshift */ |
cd28ab6a SH |
386 | ctrl &= ~PHY_M_PC_DSC_MSK; |
387 | ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA; | |
388 | } | |
389 | } | |
cd28ab6a SH |
390 | } else { |
391 | /* workaround for deviation #4.88 (CRC errors) */ | |
392 | /* disable Automatic Crossover */ | |
393 | ||
394 | ctrl &= ~PHY_M_PC_MDIX_MSK; | |
b89165f2 | 395 | } |
cd28ab6a | 396 | |
b89165f2 SH |
397 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl); |
398 | ||
399 | /* special setup for PHY 88E1112 Fiber */ | |
ea76e635 | 400 | if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) { |
b89165f2 | 401 | pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR); |
cd28ab6a | 402 | |
b89165f2 SH |
403 | /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */ |
404 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2); | |
405 | ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL); | |
406 | ctrl &= ~PHY_M_MAC_MD_MSK; | |
407 | ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX); | |
408 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl); | |
409 | ||
410 | if (hw->pmd_type == 'P') { | |
cd28ab6a SH |
411 | /* select page 1 to access Fiber registers */ |
412 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1); | |
b89165f2 SH |
413 | |
414 | /* for SFP-module set SIGDET polarity to low */ | |
415 | ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL); | |
416 | ctrl |= PHY_M_FIB_SIGD_POL; | |
34dd962b | 417 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl); |
cd28ab6a | 418 | } |
b89165f2 SH |
419 | |
420 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg); | |
cd28ab6a SH |
421 | } |
422 | ||
7800fddc | 423 | ctrl = PHY_CT_RESET; |
cd28ab6a SH |
424 | ct1000 = 0; |
425 | adv = PHY_AN_CSMA; | |
2eaba1a2 | 426 | reg = 0; |
cd28ab6a | 427 | |
0ea065e5 | 428 | if (sky2->flags & SKY2_FLAG_AUTO_SPEED) { |
b89165f2 | 429 | if (sky2_is_copper(hw)) { |
cd28ab6a SH |
430 | if (sky2->advertising & ADVERTISED_1000baseT_Full) |
431 | ct1000 |= PHY_M_1000C_AFD; | |
432 | if (sky2->advertising & ADVERTISED_1000baseT_Half) | |
433 | ct1000 |= PHY_M_1000C_AHD; | |
434 | if (sky2->advertising & ADVERTISED_100baseT_Full) | |
435 | adv |= PHY_M_AN_100_FD; | |
436 | if (sky2->advertising & ADVERTISED_100baseT_Half) | |
437 | adv |= PHY_M_AN_100_HD; | |
438 | if (sky2->advertising & ADVERTISED_10baseT_Full) | |
439 | adv |= PHY_M_AN_10_FD; | |
440 | if (sky2->advertising & ADVERTISED_10baseT_Half) | |
441 | adv |= PHY_M_AN_10_HD; | |
709c6e7b | 442 | |
b89165f2 SH |
443 | } else { /* special defines for FIBER (88E1040S only) */ |
444 | if (sky2->advertising & ADVERTISED_1000baseT_Full) | |
445 | adv |= PHY_M_AN_1000X_AFD; | |
446 | if (sky2->advertising & ADVERTISED_1000baseT_Half) | |
447 | adv |= PHY_M_AN_1000X_AHD; | |
709c6e7b | 448 | } |
cd28ab6a SH |
449 | |
450 | /* Restart Auto-negotiation */ | |
451 | ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG; | |
452 | } else { | |
453 | /* forced speed/duplex settings */ | |
454 | ct1000 = PHY_M_1000C_MSE; | |
455 | ||
0ea065e5 SH |
456 | /* Disable auto update for duplex flow control and duplex */ |
457 | reg |= GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_SPD_DIS; | |
cd28ab6a SH |
458 | |
459 | switch (sky2->speed) { | |
460 | case SPEED_1000: | |
461 | ctrl |= PHY_CT_SP1000; | |
2eaba1a2 | 462 | reg |= GM_GPCR_SPEED_1000; |
cd28ab6a SH |
463 | break; |
464 | case SPEED_100: | |
465 | ctrl |= PHY_CT_SP100; | |
2eaba1a2 | 466 | reg |= GM_GPCR_SPEED_100; |
cd28ab6a SH |
467 | break; |
468 | } | |
469 | ||
2eaba1a2 SH |
470 | if (sky2->duplex == DUPLEX_FULL) { |
471 | reg |= GM_GPCR_DUP_FULL; | |
472 | ctrl |= PHY_CT_DUP_MD; | |
16ad91e1 SH |
473 | } else if (sky2->speed < SPEED_1000) |
474 | sky2->flow_mode = FC_NONE; | |
0ea065e5 | 475 | } |
2eaba1a2 | 476 | |
0ea065e5 SH |
477 | if (sky2->flags & SKY2_FLAG_AUTO_PAUSE) { |
478 | if (sky2_is_copper(hw)) | |
479 | adv |= copper_fc_adv[sky2->flow_mode]; | |
480 | else | |
481 | adv |= fiber_fc_adv[sky2->flow_mode]; | |
482 | } else { | |
483 | reg |= GM_GPCR_AU_FCT_DIS; | |
16ad91e1 | 484 | reg |= gm_fc_disable[sky2->flow_mode]; |
2eaba1a2 SH |
485 | |
486 | /* Forward pause packets to GMAC? */ | |
16ad91e1 | 487 | if (sky2->flow_mode & FC_RX) |
2eaba1a2 SH |
488 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON); |
489 | else | |
490 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF); | |
cd28ab6a SH |
491 | } |
492 | ||
2eaba1a2 SH |
493 | gma_write16(hw, port, GM_GP_CTRL, reg); |
494 | ||
05745c4a | 495 | if (hw->flags & SKY2_HW_GIGABIT) |
cd28ab6a SH |
496 | gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000); |
497 | ||
498 | gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv); | |
499 | gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl); | |
500 | ||
501 | /* Setup Phy LED's */ | |
502 | ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS); | |
503 | ledover = 0; | |
504 | ||
505 | switch (hw->chip_id) { | |
506 | case CHIP_ID_YUKON_FE: | |
507 | /* on 88E3082 these bits are at 11..9 (shifted left) */ | |
508 | ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1; | |
509 | ||
510 | ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR); | |
511 | ||
512 | /* delete ACT LED control bits */ | |
513 | ctrl &= ~PHY_M_FELP_LED1_MSK; | |
514 | /* change ACT LED control to blink mode */ | |
515 | ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL); | |
516 | gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl); | |
517 | break; | |
518 | ||
05745c4a SH |
519 | case CHIP_ID_YUKON_FE_P: |
520 | /* Enable Link Partner Next Page */ | |
521 | ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL); | |
522 | ctrl |= PHY_M_PC_ENA_LIP_NP; | |
523 | ||
524 | /* disable Energy Detect and enable scrambler */ | |
525 | ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB); | |
526 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl); | |
527 | ||
528 | /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */ | |
529 | ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) | | |
530 | PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) | | |
531 | PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED); | |
532 | ||
533 | gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl); | |
534 | break; | |
535 | ||
cd28ab6a | 536 | case CHIP_ID_YUKON_XL: |
793b883e | 537 | pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR); |
cd28ab6a SH |
538 | |
539 | /* select page 3 to access LED control register */ | |
540 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3); | |
541 | ||
542 | /* set LED Function Control register */ | |
ed6d32c7 SH |
543 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, |
544 | (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */ | |
545 | PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */ | |
546 | PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */ | |
547 | PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */ | |
cd28ab6a SH |
548 | |
549 | /* set Polarity Control register */ | |
550 | gm_phy_write(hw, port, PHY_MARV_PHY_STAT, | |
793b883e SH |
551 | (PHY_M_POLC_LS1_P_MIX(4) | |
552 | PHY_M_POLC_IS0_P_MIX(4) | | |
553 | PHY_M_POLC_LOS_CTRL(2) | | |
554 | PHY_M_POLC_INIT_CTRL(2) | | |
555 | PHY_M_POLC_STA1_CTRL(2) | | |
556 | PHY_M_POLC_STA0_CTRL(2))); | |
cd28ab6a SH |
557 | |
558 | /* restore page register */ | |
793b883e | 559 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg); |
cd28ab6a | 560 | break; |
93745494 | 561 | |
ed6d32c7 | 562 | case CHIP_ID_YUKON_EC_U: |
93745494 | 563 | case CHIP_ID_YUKON_EX: |
ed4d4161 | 564 | case CHIP_ID_YUKON_SUPR: |
ed6d32c7 SH |
565 | pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR); |
566 | ||
567 | /* select page 3 to access LED control register */ | |
568 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3); | |
569 | ||
570 | /* set LED Function Control register */ | |
571 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, | |
572 | (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */ | |
573 | PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */ | |
574 | PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */ | |
575 | PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */ | |
576 | ||
577 | /* set Blink Rate in LED Timer Control Register */ | |
578 | gm_phy_write(hw, port, PHY_MARV_INT_MASK, | |
579 | ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS)); | |
580 | /* restore page register */ | |
581 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg); | |
582 | break; | |
cd28ab6a SH |
583 | |
584 | default: | |
585 | /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */ | |
586 | ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL; | |
a84d0a3d | 587 | |
cd28ab6a | 588 | /* turn off the Rx LED (LED_RX) */ |
a84d0a3d | 589 | ledover |= PHY_M_LED_MO_RX(MO_LED_OFF); |
cd28ab6a SH |
590 | } |
591 | ||
0ce8b98d | 592 | if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) { |
977bdf06 | 593 | /* apply fixes in PHY AFE */ |
ed6d32c7 SH |
594 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255); |
595 | ||
977bdf06 | 596 | /* increase differential signal amplitude in 10BASE-T */ |
ed6d32c7 SH |
597 | gm_phy_write(hw, port, 0x18, 0xaa99); |
598 | gm_phy_write(hw, port, 0x17, 0x2011); | |
cd28ab6a | 599 | |
0ce8b98d SH |
600 | if (hw->chip_id == CHIP_ID_YUKON_EC_U) { |
601 | /* fix for IEEE A/B Symmetry failure in 1000BASE-T */ | |
602 | gm_phy_write(hw, port, 0x18, 0xa204); | |
603 | gm_phy_write(hw, port, 0x17, 0x2002); | |
604 | } | |
977bdf06 SH |
605 | |
606 | /* set page register to 0 */ | |
9467a8fc | 607 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0); |
05745c4a SH |
608 | } else if (hw->chip_id == CHIP_ID_YUKON_FE_P && |
609 | hw->chip_rev == CHIP_REV_YU_FE2_A0) { | |
610 | /* apply workaround for integrated resistors calibration */ | |
611 | gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17); | |
612 | gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60); | |
0f5aac70 SH |
613 | } else if (hw->chip_id == CHIP_ID_YUKON_OPT && hw->chip_rev == 0) { |
614 | /* apply fixes in PHY AFE */ | |
615 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00ff); | |
616 | ||
617 | /* apply RDAC termination workaround */ | |
618 | gm_phy_write(hw, port, 24, 0x2800); | |
619 | gm_phy_write(hw, port, 23, 0x2001); | |
620 | ||
621 | /* set page register back to 0 */ | |
622 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0); | |
e1a74b37 SH |
623 | } else if (hw->chip_id != CHIP_ID_YUKON_EX && |
624 | hw->chip_id < CHIP_ID_YUKON_SUPR) { | |
05745c4a | 625 | /* no effect on Yukon-XL */ |
977bdf06 | 626 | gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl); |
cd28ab6a | 627 | |
8e95a202 JP |
628 | if (!(sky2->flags & SKY2_FLAG_AUTO_SPEED) || |
629 | sky2->speed == SPEED_100) { | |
977bdf06 | 630 | /* turn on 100 Mbps LED (LED_LINK100) */ |
a84d0a3d | 631 | ledover |= PHY_M_LED_MO_100(MO_LED_ON); |
977bdf06 | 632 | } |
cd28ab6a | 633 | |
977bdf06 SH |
634 | if (ledover) |
635 | gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover); | |
636 | ||
4fb99cd6 | 637 | } else if (hw->chip_id == CHIP_ID_YUKON_PRM && |
638 | (sky2_read8(hw, B2_MAC_CFG) & 0xf) == 0x7) { | |
639 | int i; | |
640 | /* This a phy register setup workaround copied from vendor driver. */ | |
641 | static const struct { | |
642 | u16 reg, val; | |
643 | } eee_afe[] = { | |
644 | { 0x156, 0x58ce }, | |
645 | { 0x153, 0x99eb }, | |
646 | { 0x141, 0x8064 }, | |
647 | /* { 0x155, 0x130b },*/ | |
648 | { 0x000, 0x0000 }, | |
649 | { 0x151, 0x8433 }, | |
650 | { 0x14b, 0x8c44 }, | |
651 | { 0x14c, 0x0f90 }, | |
652 | { 0x14f, 0x39aa }, | |
653 | /* { 0x154, 0x2f39 },*/ | |
654 | { 0x14d, 0xba33 }, | |
655 | { 0x144, 0x0048 }, | |
656 | { 0x152, 0x2010 }, | |
657 | /* { 0x158, 0x1223 },*/ | |
658 | { 0x140, 0x4444 }, | |
659 | { 0x154, 0x2f3b }, | |
660 | { 0x158, 0xb203 }, | |
661 | { 0x157, 0x2029 }, | |
662 | }; | |
663 | ||
664 | /* Start Workaround for OptimaEEE Rev.Z0 */ | |
665 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00fb); | |
666 | ||
667 | gm_phy_write(hw, port, 1, 0x4099); | |
668 | gm_phy_write(hw, port, 3, 0x1120); | |
669 | gm_phy_write(hw, port, 11, 0x113c); | |
670 | gm_phy_write(hw, port, 14, 0x8100); | |
671 | gm_phy_write(hw, port, 15, 0x112a); | |
672 | gm_phy_write(hw, port, 17, 0x1008); | |
673 | ||
674 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00fc); | |
675 | gm_phy_write(hw, port, 1, 0x20b0); | |
676 | ||
677 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00ff); | |
678 | ||
679 | for (i = 0; i < ARRAY_SIZE(eee_afe); i++) { | |
680 | /* apply AFE settings */ | |
681 | gm_phy_write(hw, port, 17, eee_afe[i].val); | |
682 | gm_phy_write(hw, port, 16, eee_afe[i].reg | 1u<<13); | |
683 | } | |
684 | ||
685 | /* End Workaround for OptimaEEE */ | |
686 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0); | |
687 | ||
688 | /* Enable 10Base-Te (EEE) */ | |
689 | if (hw->chip_id >= CHIP_ID_YUKON_PRM) { | |
690 | reg = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL); | |
691 | gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, | |
692 | reg | PHY_M_10B_TE_ENABLE); | |
693 | } | |
977bdf06 | 694 | } |
2eaba1a2 | 695 | |
d571b694 | 696 | /* Enable phy interrupt on auto-negotiation complete (or link up) */ |
0ea065e5 | 697 | if (sky2->flags & SKY2_FLAG_AUTO_SPEED) |
cd28ab6a SH |
698 | gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL); |
699 | else | |
700 | gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK); | |
701 | } | |
702 | ||
b96936da SH |
703 | static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD }; |
704 | static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA }; | |
705 | ||
706 | static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port) | |
d3bcfbeb SH |
707 | { |
708 | u32 reg1; | |
d3bcfbeb | 709 | |
a40ccc68 | 710 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); |
b32f40c4 | 711 | reg1 = sky2_pci_read32(hw, PCI_DEV_REG1); |
b96936da | 712 | reg1 &= ~phy_power[port]; |
d3bcfbeb | 713 | |
4b7c47aa | 714 | if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > CHIP_REV_YU_XL_A1) |
ff35164e SH |
715 | reg1 |= coma_mode[port]; |
716 | ||
b32f40c4 | 717 | sky2_pci_write32(hw, PCI_DEV_REG1, reg1); |
a40ccc68 | 718 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
82637e80 | 719 | sky2_pci_read32(hw, PCI_DEV_REG1); |
f71eb1a2 SH |
720 | |
721 | if (hw->chip_id == CHIP_ID_YUKON_FE) | |
722 | gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE); | |
723 | else if (hw->flags & SKY2_HW_ADV_POWER_CTL) | |
724 | sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR); | |
b96936da | 725 | } |
167f53d0 | 726 | |
b96936da SH |
727 | static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port) |
728 | { | |
729 | u32 reg1; | |
db99b988 SH |
730 | u16 ctrl; |
731 | ||
732 | /* release GPHY Control reset */ | |
733 | sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR); | |
734 | ||
735 | /* release GMAC reset */ | |
736 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR); | |
737 | ||
738 | if (hw->flags & SKY2_HW_NEWER_PHY) { | |
739 | /* select page 2 to access MAC control register */ | |
740 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2); | |
741 | ||
742 | ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL); | |
743 | /* allow GMII Power Down */ | |
744 | ctrl &= ~PHY_M_MAC_GMIF_PUP; | |
745 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl); | |
746 | ||
747 | /* set page register back to 0 */ | |
748 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0); | |
749 | } | |
750 | ||
751 | /* setup General Purpose Control Register */ | |
752 | gma_write16(hw, port, GM_GP_CTRL, | |
0ea065e5 SH |
753 | GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 | |
754 | GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS | | |
755 | GM_GPCR_AU_SPD_DIS); | |
db99b988 SH |
756 | |
757 | if (hw->chip_id != CHIP_ID_YUKON_EC) { | |
758 | if (hw->chip_id == CHIP_ID_YUKON_EC_U) { | |
e484d5f5 RW |
759 | /* select page 2 to access MAC control register */ |
760 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2); | |
db99b988 | 761 | |
e484d5f5 | 762 | ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL); |
db99b988 SH |
763 | /* enable Power Down */ |
764 | ctrl |= PHY_M_PC_POW_D_ENA; | |
765 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl); | |
e484d5f5 RW |
766 | |
767 | /* set page register back to 0 */ | |
768 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0); | |
db99b988 SH |
769 | } |
770 | ||
771 | /* set IEEE compatible Power Down Mode (dev. #4.99) */ | |
772 | gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN); | |
773 | } | |
b96936da | 774 | |
a40ccc68 | 775 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); |
b96936da | 776 | reg1 = sky2_pci_read32(hw, PCI_DEV_REG1); |
db99b988 | 777 | reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */ |
b96936da | 778 | sky2_pci_write32(hw, PCI_DEV_REG1, reg1); |
a40ccc68 | 779 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
d3bcfbeb SH |
780 | } |
781 | ||
8e11680f | 782 | /* configure IPG according to used link speed */ |
783 | static void sky2_set_ipg(struct sky2_port *sky2) | |
784 | { | |
785 | u16 reg; | |
786 | ||
787 | reg = gma_read16(sky2->hw, sky2->port, GM_SERIAL_MODE); | |
788 | reg &= ~GM_SMOD_IPG_MSK; | |
789 | if (sky2->speed > SPEED_100) | |
790 | reg |= IPG_DATA_VAL(IPG_DATA_DEF_1000); | |
791 | else | |
792 | reg |= IPG_DATA_VAL(IPG_DATA_DEF_10_100); | |
793 | gma_write16(sky2->hw, sky2->port, GM_SERIAL_MODE, reg); | |
794 | } | |
795 | ||
38000a94 BP |
796 | /* Enable Rx/Tx */ |
797 | static void sky2_enable_rx_tx(struct sky2_port *sky2) | |
798 | { | |
799 | struct sky2_hw *hw = sky2->hw; | |
800 | unsigned port = sky2->port; | |
801 | u16 reg; | |
802 | ||
803 | reg = gma_read16(hw, port, GM_GP_CTRL); | |
804 | reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA; | |
805 | gma_write16(hw, port, GM_GP_CTRL, reg); | |
806 | } | |
807 | ||
1b537565 SH |
808 | /* Force a renegotiation */ |
809 | static void sky2_phy_reinit(struct sky2_port *sky2) | |
810 | { | |
e07b1aa8 | 811 | spin_lock_bh(&sky2->phy_lock); |
1b537565 | 812 | sky2_phy_init(sky2->hw, sky2->port); |
38000a94 | 813 | sky2_enable_rx_tx(sky2); |
e07b1aa8 | 814 | spin_unlock_bh(&sky2->phy_lock); |
1b537565 SH |
815 | } |
816 | ||
e3173832 SH |
817 | /* Put device in state to listen for Wake On Lan */ |
818 | static void sky2_wol_init(struct sky2_port *sky2) | |
819 | { | |
820 | struct sky2_hw *hw = sky2->hw; | |
821 | unsigned port = sky2->port; | |
822 | enum flow_control save_mode; | |
823 | u16 ctrl; | |
e3173832 SH |
824 | |
825 | /* Bring hardware out of reset */ | |
826 | sky2_write16(hw, B0_CTST, CS_RST_CLR); | |
827 | sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR); | |
828 | ||
829 | sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR); | |
830 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR); | |
831 | ||
832 | /* Force to 10/100 | |
833 | * sky2_reset will re-enable on resume | |
834 | */ | |
835 | save_mode = sky2->flow_mode; | |
836 | ctrl = sky2->advertising; | |
837 | ||
838 | sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full); | |
839 | sky2->flow_mode = FC_NONE; | |
b96936da SH |
840 | |
841 | spin_lock_bh(&sky2->phy_lock); | |
842 | sky2_phy_power_up(hw, port); | |
843 | sky2_phy_init(hw, port); | |
844 | spin_unlock_bh(&sky2->phy_lock); | |
e3173832 SH |
845 | |
846 | sky2->flow_mode = save_mode; | |
847 | sky2->advertising = ctrl; | |
848 | ||
849 | /* Set GMAC to no flow control and auto update for speed/duplex */ | |
850 | gma_write16(hw, port, GM_GP_CTRL, | |
851 | GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA| | |
852 | GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS); | |
853 | ||
854 | /* Set WOL address */ | |
855 | memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR), | |
856 | sky2->netdev->dev_addr, ETH_ALEN); | |
857 | ||
858 | /* Turn on appropriate WOL control bits */ | |
859 | sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT); | |
860 | ctrl = 0; | |
861 | if (sky2->wol & WAKE_PHY) | |
862 | ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT; | |
863 | else | |
864 | ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT; | |
865 | ||
866 | if (sky2->wol & WAKE_MAGIC) | |
867 | ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT; | |
868 | else | |
a419aef8 | 869 | ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT; |
e3173832 SH |
870 | |
871 | ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT; | |
872 | sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl); | |
873 | ||
5f8ae5c5 | 874 | /* Disable PiG firmware */ |
875 | sky2_write16(hw, B0_CTST, Y2_HW_WOL_OFF); | |
876 | ||
5676cc7b | 877 | /* Needed by some broken BIOSes, use PCI rather than PCI-e for WOL */ |
878 | if (legacy_pme) { | |
879 | u32 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1); | |
880 | reg1 |= PCI_Y2_PME_LEGACY; | |
881 | sky2_pci_write32(hw, PCI_DEV_REG1, reg1); | |
882 | } | |
883 | ||
e3173832 SH |
884 | /* block receiver */ |
885 | sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET); | |
f9687c44 | 886 | sky2_read32(hw, B0_CTST); |
e3173832 SH |
887 | } |
888 | ||
69161611 SH |
889 | static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port) |
890 | { | |
05745c4a SH |
891 | struct net_device *dev = hw->dev[port]; |
892 | ||
ed4d4161 SH |
893 | if ( (hw->chip_id == CHIP_ID_YUKON_EX && |
894 | hw->chip_rev != CHIP_REV_YU_EX_A0) || | |
877c8570 | 895 | hw->chip_id >= CHIP_ID_YUKON_FE_P) { |
ed4d4161 | 896 | /* Yukon-Extreme B0 and further Extreme devices */ |
44dde56d | 897 | sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA); |
898 | } else if (dev->mtu > ETH_DATA_LEN) { | |
899 | /* set Tx GMAC FIFO Almost Empty Threshold */ | |
900 | sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR), | |
901 | (ECU_JUMBO_WM << 16) | ECU_AE_THR); | |
05745c4a | 902 | |
44dde56d | 903 | sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS); |
904 | } else | |
905 | sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA); | |
69161611 SH |
906 | } |
907 | ||
cd28ab6a SH |
908 | static void sky2_mac_init(struct sky2_hw *hw, unsigned port) |
909 | { | |
910 | struct sky2_port *sky2 = netdev_priv(hw->dev[port]); | |
911 | u16 reg; | |
25cccecc | 912 | u32 rx_reg; |
cd28ab6a SH |
913 | int i; |
914 | const u8 *addr = hw->dev[port]->dev_addr; | |
915 | ||
f350339c SH |
916 | sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET); |
917 | sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR); | |
cd28ab6a SH |
918 | |
919 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR); | |
920 | ||
4b7c47aa | 921 | if (hw->chip_id == CHIP_ID_YUKON_XL && |
922 | hw->chip_rev == CHIP_REV_YU_XL_A0 && | |
923 | port == 1) { | |
cd28ab6a SH |
924 | /* WA DEV_472 -- looks like crossed wires on port 2 */ |
925 | /* clear GMAC 1 Control reset */ | |
926 | sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR); | |
927 | do { | |
928 | sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET); | |
929 | sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR); | |
930 | } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL || | |
931 | gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 || | |
932 | gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0); | |
933 | } | |
934 | ||
793b883e | 935 | sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC)); |
cd28ab6a | 936 | |
2eaba1a2 SH |
937 | /* Enable Transmit FIFO Underrun */ |
938 | sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK); | |
939 | ||
e07b1aa8 | 940 | spin_lock_bh(&sky2->phy_lock); |
b96936da | 941 | sky2_phy_power_up(hw, port); |
cd28ab6a | 942 | sky2_phy_init(hw, port); |
e07b1aa8 | 943 | spin_unlock_bh(&sky2->phy_lock); |
cd28ab6a SH |
944 | |
945 | /* MIB clear */ | |
946 | reg = gma_read16(hw, port, GM_PHY_ADDR); | |
947 | gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR); | |
948 | ||
43f2f104 SH |
949 | for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4) |
950 | gma_read16(hw, port, i); | |
cd28ab6a SH |
951 | gma_write16(hw, port, GM_PHY_ADDR, reg); |
952 | ||
953 | /* transmit control */ | |
954 | gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF)); | |
955 | ||
956 | /* receive control reg: unicast + multicast + no FCS */ | |
957 | gma_write16(hw, port, GM_RX_CTRL, | |
793b883e | 958 | GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA); |
cd28ab6a SH |
959 | |
960 | /* transmit flow control */ | |
961 | gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff); | |
962 | ||
963 | /* transmit parameter */ | |
964 | gma_write16(hw, port, GM_TX_PARAM, | |
965 | TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) | | |
966 | TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) | | |
967 | TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) | | |
968 | TX_BACK_OFF_LIM(TX_BOF_LIM_DEF)); | |
969 | ||
970 | /* serial mode register */ | |
971 | reg = DATA_BLIND_VAL(DATA_BLIND_DEF) | | |
8e11680f | 972 | GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF_1000); |
cd28ab6a | 973 | |
6b1a3aef | 974 | if (hw->dev[port]->mtu > ETH_DATA_LEN) |
cd28ab6a SH |
975 | reg |= GM_SMOD_JUMBO_ENA; |
976 | ||
c1cd0a85 | 977 | if (hw->chip_id == CHIP_ID_YUKON_EC_U && |
978 | hw->chip_rev == CHIP_REV_YU_EC_U_B1) | |
979 | reg |= GM_NEW_FLOW_CTRL; | |
980 | ||
cd28ab6a SH |
981 | gma_write16(hw, port, GM_SERIAL_MODE, reg); |
982 | ||
cd28ab6a SH |
983 | /* virtual address for data */ |
984 | gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr); | |
985 | ||
793b883e SH |
986 | /* physical address: used for pause frames */ |
987 | gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr); | |
988 | ||
989 | /* ignore counter overflows */ | |
cd28ab6a SH |
990 | gma_write16(hw, port, GM_TX_IRQ_MSK, 0); |
991 | gma_write16(hw, port, GM_RX_IRQ_MSK, 0); | |
992 | gma_write16(hw, port, GM_TR_IRQ_MSK, 0); | |
993 | ||
994 | /* Configure Rx MAC FIFO */ | |
995 | sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR); | |
25cccecc | 996 | rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON; |
05745c4a SH |
997 | if (hw->chip_id == CHIP_ID_YUKON_EX || |
998 | hw->chip_id == CHIP_ID_YUKON_FE_P) | |
25cccecc | 999 | rx_reg |= GMF_RX_OVER_ON; |
69161611 | 1000 | |
25cccecc | 1001 | sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg); |
cd28ab6a | 1002 | |
798fdd07 SH |
1003 | if (hw->chip_id == CHIP_ID_YUKON_XL) { |
1004 | /* Hardware errata - clear flush mask */ | |
1005 | sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0); | |
1006 | } else { | |
1007 | /* Flush Rx MAC FIFO on any flow control or error */ | |
1008 | sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR); | |
1009 | } | |
cd28ab6a | 1010 | |
8df9a876 | 1011 | /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */ |
05745c4a SH |
1012 | reg = RX_GMF_FL_THR_DEF + 1; |
1013 | /* Another magic mystery workaround from sk98lin */ | |
1014 | if (hw->chip_id == CHIP_ID_YUKON_FE_P && | |
1015 | hw->chip_rev == CHIP_REV_YU_FE2_A0) | |
1016 | reg = 0x178; | |
1017 | sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg); | |
cd28ab6a SH |
1018 | |
1019 | /* Configure Tx MAC FIFO */ | |
1020 | sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR); | |
1021 | sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON); | |
5a5b1ea0 | 1022 | |
25985edc | 1023 | /* On chips without ram buffer, pause is controlled by MAC level */ |
39dbd958 | 1024 | if (!(hw->flags & SKY2_HW_RAM_BUFFER)) { |
d6b54d24 | 1025 | /* Pause threshold is scaled by 8 in bytes */ |
8e95a202 JP |
1026 | if (hw->chip_id == CHIP_ID_YUKON_FE_P && |
1027 | hw->chip_rev == CHIP_REV_YU_FE2_A0) | |
d6b54d24 SH |
1028 | reg = 1568 / 8; |
1029 | else | |
1030 | reg = 1024 / 8; | |
1031 | sky2_write16(hw, SK_REG(port, RX_GMF_UP_THR), reg); | |
1032 | sky2_write16(hw, SK_REG(port, RX_GMF_LP_THR), 768 / 8); | |
b628ed98 | 1033 | |
69161611 | 1034 | sky2_set_tx_stfwd(hw, port); |
5a5b1ea0 SH |
1035 | } |
1036 | ||
e970d1f8 SH |
1037 | if (hw->chip_id == CHIP_ID_YUKON_FE_P && |
1038 | hw->chip_rev == CHIP_REV_YU_FE2_A0) { | |
1039 | /* disable dynamic watermark */ | |
1040 | reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA)); | |
1041 | reg &= ~TX_DYN_WM_ENA; | |
1042 | sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg); | |
1043 | } | |
cd28ab6a SH |
1044 | } |
1045 | ||
67712901 SH |
1046 | /* Assign Ram Buffer allocation to queue */ |
1047 | static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space) | |
cd28ab6a | 1048 | { |
67712901 SH |
1049 | u32 end; |
1050 | ||
1051 | /* convert from K bytes to qwords used for hw register */ | |
1052 | start *= 1024/8; | |
1053 | space *= 1024/8; | |
1054 | end = start + space - 1; | |
793b883e | 1055 | |
cd28ab6a SH |
1056 | sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR); |
1057 | sky2_write32(hw, RB_ADDR(q, RB_START), start); | |
1058 | sky2_write32(hw, RB_ADDR(q, RB_END), end); | |
1059 | sky2_write32(hw, RB_ADDR(q, RB_WP), start); | |
1060 | sky2_write32(hw, RB_ADDR(q, RB_RP), start); | |
1061 | ||
1062 | if (q == Q_R1 || q == Q_R2) { | |
1c28f6ba | 1063 | u32 tp = space - space/4; |
793b883e | 1064 | |
1c28f6ba SH |
1065 | /* On receive queue's set the thresholds |
1066 | * give receiver priority when > 3/4 full | |
1067 | * send pause when down to 2K | |
1068 | */ | |
1069 | sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp); | |
1070 | sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2); | |
793b883e | 1071 | |
74f9f42c | 1072 | tp = space - 8192/8; |
1c28f6ba SH |
1073 | sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp); |
1074 | sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4); | |
cd28ab6a SH |
1075 | } else { |
1076 | /* Enable store & forward on Tx queue's because | |
1077 | * Tx FIFO is only 1K on Yukon | |
1078 | */ | |
1079 | sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD); | |
1080 | } | |
1081 | ||
1082 | sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD); | |
793b883e | 1083 | sky2_read8(hw, RB_ADDR(q, RB_CTRL)); |
cd28ab6a SH |
1084 | } |
1085 | ||
cd28ab6a | 1086 | /* Setup Bus Memory Interface */ |
af4ed7e6 | 1087 | static void sky2_qset(struct sky2_hw *hw, u16 q) |
cd28ab6a SH |
1088 | { |
1089 | sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET); | |
1090 | sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT); | |
1091 | sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON); | |
af4ed7e6 | 1092 | sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT); |
cd28ab6a SH |
1093 | } |
1094 | ||
cd28ab6a SH |
1095 | /* Setup prefetch unit registers. This is the interface between |
1096 | * hardware and driver list elements | |
1097 | */ | |
8cc048e3 | 1098 | static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr, |
d6e74b6b | 1099 | dma_addr_t addr, u32 last) |
cd28ab6a | 1100 | { |
cd28ab6a SH |
1101 | sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET); |
1102 | sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR); | |
d6e74b6b SH |
1103 | sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), upper_32_bits(addr)); |
1104 | sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), lower_32_bits(addr)); | |
cd28ab6a SH |
1105 | sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last); |
1106 | sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON); | |
793b883e SH |
1107 | |
1108 | sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL)); | |
cd28ab6a SH |
1109 | } |
1110 | ||
9b289c33 | 1111 | static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2, u16 *slot) |
793b883e | 1112 | { |
9b289c33 | 1113 | struct sky2_tx_le *le = sky2->tx_le + *slot; |
793b883e | 1114 | |
ee5f68fe | 1115 | *slot = RING_NEXT(*slot, sky2->tx_ring_size); |
291ea614 | 1116 | le->ctrl = 0; |
793b883e SH |
1117 | return le; |
1118 | } | |
cd28ab6a | 1119 | |
88f5f0ca SH |
1120 | static void tx_init(struct sky2_port *sky2) |
1121 | { | |
1122 | struct sky2_tx_le *le; | |
1123 | ||
1124 | sky2->tx_prod = sky2->tx_cons = 0; | |
1125 | sky2->tx_tcpsum = 0; | |
1126 | sky2->tx_last_mss = 0; | |
ec2a5466 | 1127 | netdev_reset_queue(sky2->netdev); |
88f5f0ca | 1128 | |
9b289c33 | 1129 | le = get_tx_le(sky2, &sky2->tx_prod); |
88f5f0ca SH |
1130 | le->addr = 0; |
1131 | le->opcode = OP_ADDR64 | HW_OWNER; | |
5dce95e5 | 1132 | sky2->tx_last_upper = 0; |
88f5f0ca SH |
1133 | } |
1134 | ||
290d4de5 SH |
1135 | /* Update chip's next pointer */ |
1136 | static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx) | |
cd28ab6a | 1137 | { |
50432cb5 | 1138 | /* Make sure write' to descriptors are complete before we tell hardware */ |
762c2de2 | 1139 | wmb(); |
50432cb5 SH |
1140 | sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx); |
1141 | ||
1142 | /* Synchronize I/O on since next processor may write to tail */ | |
1143 | mmiowb(); | |
cd28ab6a SH |
1144 | } |
1145 | ||
793b883e | 1146 | |
cd28ab6a SH |
1147 | static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2) |
1148 | { | |
1149 | struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put; | |
cb5d9547 | 1150 | sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE); |
291ea614 | 1151 | le->ctrl = 0; |
cd28ab6a SH |
1152 | return le; |
1153 | } | |
1154 | ||
060b946c | 1155 | static unsigned sky2_get_rx_threshold(struct sky2_port *sky2) |
39ef110b MM |
1156 | { |
1157 | unsigned size; | |
1158 | ||
1159 | /* Space needed for frame data + headers rounded up */ | |
1160 | size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8); | |
1161 | ||
1162 | /* Stopping point for hardware truncation */ | |
1163 | return (size - 8) / sizeof(u32); | |
1164 | } | |
1165 | ||
060b946c | 1166 | static unsigned sky2_get_rx_data_size(struct sky2_port *sky2) |
39ef110b MM |
1167 | { |
1168 | struct rx_ring_info *re; | |
1169 | unsigned size; | |
1170 | ||
1171 | /* Space needed for frame data + headers rounded up */ | |
1172 | size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8); | |
1173 | ||
1174 | sky2->rx_nfrags = size >> PAGE_SHIFT; | |
1175 | BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr)); | |
1176 | ||
1177 | /* Compute residue after pages */ | |
1178 | size -= sky2->rx_nfrags << PAGE_SHIFT; | |
1179 | ||
1180 | /* Optimize to handle small packets and headers */ | |
1181 | if (size < copybreak) | |
1182 | size = copybreak; | |
1183 | if (size < ETH_HLEN) | |
1184 | size = ETH_HLEN; | |
1185 | ||
1186 | return size; | |
1187 | } | |
1188 | ||
14d0263f | 1189 | /* Build description to hardware for one receive segment */ |
060b946c | 1190 | static void sky2_rx_add(struct sky2_port *sky2, u8 op, |
14d0263f | 1191 | dma_addr_t map, unsigned len) |
cd28ab6a SH |
1192 | { |
1193 | struct sky2_rx_le *le; | |
1194 | ||
86c6887e | 1195 | if (sizeof(dma_addr_t) > sizeof(u32)) { |
cd28ab6a | 1196 | le = sky2_next_rx(sky2); |
86c6887e | 1197 | le->addr = cpu_to_le32(upper_32_bits(map)); |
cd28ab6a SH |
1198 | le->opcode = OP_ADDR64 | HW_OWNER; |
1199 | } | |
793b883e | 1200 | |
cd28ab6a | 1201 | le = sky2_next_rx(sky2); |
d6e74b6b | 1202 | le->addr = cpu_to_le32(lower_32_bits(map)); |
734d1868 | 1203 | le->length = cpu_to_le16(len); |
14d0263f | 1204 | le->opcode = op | HW_OWNER; |
cd28ab6a SH |
1205 | } |
1206 | ||
14d0263f SH |
1207 | /* Build description to hardware for one possibly fragmented skb */ |
1208 | static void sky2_rx_submit(struct sky2_port *sky2, | |
1209 | const struct rx_ring_info *re) | |
1210 | { | |
1211 | int i; | |
1212 | ||
1213 | sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size); | |
1214 | ||
1215 | for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++) | |
1216 | sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE); | |
1217 | } | |
1218 | ||
1219 | ||
454e6cb6 | 1220 | static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re, |
14d0263f SH |
1221 | unsigned size) |
1222 | { | |
1223 | struct sk_buff *skb = re->skb; | |
1224 | int i; | |
1225 | ||
1226 | re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE); | |
3fbd9187 | 1227 | if (pci_dma_mapping_error(pdev, re->data_addr)) |
1228 | goto mapping_error; | |
454e6cb6 | 1229 | |
7cd26ce5 | 1230 | dma_unmap_len_set(re, data_size, size); |
14d0263f | 1231 | |
3fbd9187 | 1232 | for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) { |
9e903e08 | 1233 | const skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; |
3fbd9187 | 1234 | |
950a5a4f | 1235 | re->frag_addr[i] = skb_frag_dma_map(&pdev->dev, frag, 0, |
9e903e08 | 1236 | skb_frag_size(frag), |
5d6bcdfe | 1237 | DMA_FROM_DEVICE); |
3fbd9187 | 1238 | |
5d6bcdfe | 1239 | if (dma_mapping_error(&pdev->dev, re->frag_addr[i])) |
3fbd9187 | 1240 | goto map_page_error; |
1241 | } | |
454e6cb6 | 1242 | return 0; |
3fbd9187 | 1243 | |
1244 | map_page_error: | |
1245 | while (--i >= 0) { | |
1246 | pci_unmap_page(pdev, re->frag_addr[i], | |
9e903e08 | 1247 | skb_frag_size(&skb_shinfo(skb)->frags[i]), |
3fbd9187 | 1248 | PCI_DMA_FROMDEVICE); |
1249 | } | |
1250 | ||
7cd26ce5 | 1251 | pci_unmap_single(pdev, re->data_addr, dma_unmap_len(re, data_size), |
3fbd9187 | 1252 | PCI_DMA_FROMDEVICE); |
1253 | ||
1254 | mapping_error: | |
1255 | if (net_ratelimit()) | |
1256 | dev_warn(&pdev->dev, "%s: rx mapping error\n", | |
1257 | skb->dev->name); | |
1258 | return -EIO; | |
14d0263f SH |
1259 | } |
1260 | ||
1261 | static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re) | |
1262 | { | |
1263 | struct sk_buff *skb = re->skb; | |
1264 | int i; | |
1265 | ||
7cd26ce5 | 1266 | pci_unmap_single(pdev, re->data_addr, dma_unmap_len(re, data_size), |
14d0263f SH |
1267 | PCI_DMA_FROMDEVICE); |
1268 | ||
1269 | for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) | |
1270 | pci_unmap_page(pdev, re->frag_addr[i], | |
9e903e08 | 1271 | skb_frag_size(&skb_shinfo(skb)->frags[i]), |
14d0263f SH |
1272 | PCI_DMA_FROMDEVICE); |
1273 | } | |
793b883e | 1274 | |
cd28ab6a SH |
1275 | /* Tell chip where to start receive checksum. |
1276 | * Actually has two checksums, but set both same to avoid possible byte | |
1277 | * order problems. | |
1278 | */ | |
793b883e | 1279 | static void rx_set_checksum(struct sky2_port *sky2) |
cd28ab6a | 1280 | { |
ea76e635 | 1281 | struct sky2_rx_le *le = sky2_next_rx(sky2); |
793b883e | 1282 | |
ea76e635 SH |
1283 | le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN); |
1284 | le->ctrl = 0; | |
1285 | le->opcode = OP_TCPSTART | HW_OWNER; | |
cd28ab6a | 1286 | |
ea76e635 SH |
1287 | sky2_write32(sky2->hw, |
1288 | Q_ADDR(rxqaddr[sky2->port], Q_CSR), | |
f5d64037 | 1289 | (sky2->netdev->features & NETIF_F_RXCSUM) |
0ea065e5 | 1290 | ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM); |
cd28ab6a SH |
1291 | } |
1292 | ||
bf73130d | 1293 | /* Enable/disable receive hash calculation (RSS) */ |
c8f44aff | 1294 | static void rx_set_rss(struct net_device *dev, netdev_features_t features) |
bf73130d SH |
1295 | { |
1296 | struct sky2_port *sky2 = netdev_priv(dev); | |
1297 | struct sky2_hw *hw = sky2->hw; | |
1298 | int i, nkeys = 4; | |
1299 | ||
1300 | /* Supports IPv6 and other modes */ | |
1301 | if (hw->flags & SKY2_HW_NEW_LE) { | |
1302 | nkeys = 10; | |
1303 | sky2_write32(hw, SK_REG(sky2->port, RSS_CFG), HASH_ALL); | |
1304 | } | |
1305 | ||
1306 | /* Program RSS initial values */ | |
f5d64037 | 1307 | if (features & NETIF_F_RXHASH) { |
2e95b2a8 IM |
1308 | u32 rss_key[10]; |
1309 | ||
1310 | netdev_rss_key_fill(rss_key, sizeof(rss_key)); | |
bf73130d SH |
1311 | for (i = 0; i < nkeys; i++) |
1312 | sky2_write32(hw, SK_REG(sky2->port, RSS_KEY + i * 4), | |
2e95b2a8 | 1313 | rss_key[i]); |
bf73130d SH |
1314 | |
1315 | /* Need to turn on (undocumented) flag to make hashing work */ | |
1316 | sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), | |
1317 | RX_STFW_ENA); | |
1318 | ||
1319 | sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), | |
1320 | BMU_ENA_RX_RSS_HASH); | |
1321 | } else | |
1322 | sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), | |
1323 | BMU_DIS_RX_RSS_HASH); | |
1324 | } | |
1325 | ||
6b1a3aef SH |
1326 | /* |
1327 | * The RX Stop command will not work for Yukon-2 if the BMU does not | |
1328 | * reach the end of packet and since we can't make sure that we have | |
1329 | * incoming data, we must reset the BMU while it is not doing a DMA | |
1330 | * transfer. Since it is possible that the RX path is still active, | |
1331 | * the RX RAM buffer will be stopped first, so any possible incoming | |
1332 | * data will not trigger a DMA. After the RAM buffer is stopped, the | |
1333 | * BMU is polled until any DMA in progress is ended and only then it | |
1334 | * will be reset. | |
1335 | */ | |
1336 | static void sky2_rx_stop(struct sky2_port *sky2) | |
1337 | { | |
1338 | struct sky2_hw *hw = sky2->hw; | |
1339 | unsigned rxq = rxqaddr[sky2->port]; | |
1340 | int i; | |
1341 | ||
1342 | /* disable the RAM Buffer receive queue */ | |
1343 | sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD); | |
1344 | ||
1345 | for (i = 0; i < 0xffff; i++) | |
1346 | if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL)) | |
1347 | == sky2_read8(hw, RB_ADDR(rxq, Q_RL))) | |
1348 | goto stopped; | |
1349 | ||
ada1db5c | 1350 | netdev_warn(sky2->netdev, "receiver stop failed\n"); |
6b1a3aef SH |
1351 | stopped: |
1352 | sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST); | |
1353 | ||
1354 | /* reset the Rx prefetch unit */ | |
1355 | sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET); | |
3d1454dd | 1356 | mmiowb(); |
6b1a3aef | 1357 | } |
793b883e | 1358 | |
d571b694 | 1359 | /* Clean out receive buffer area, assumes receiver hardware stopped */ |
cd28ab6a SH |
1360 | static void sky2_rx_clean(struct sky2_port *sky2) |
1361 | { | |
1362 | unsigned i; | |
1363 | ||
799d2fff ML |
1364 | if (sky2->rx_le) |
1365 | memset(sky2->rx_le, 0, RX_LE_BYTES); | |
1366 | ||
793b883e | 1367 | for (i = 0; i < sky2->rx_pending; i++) { |
291ea614 | 1368 | struct rx_ring_info *re = sky2->rx_ring + i; |
cd28ab6a SH |
1369 | |
1370 | if (re->skb) { | |
14d0263f | 1371 | sky2_rx_unmap_skb(sky2->hw->pdev, re); |
cd28ab6a SH |
1372 | kfree_skb(re->skb); |
1373 | re->skb = NULL; | |
1374 | } | |
1375 | } | |
1376 | } | |
1377 | ||
ef743d33 SH |
1378 | /* Basic MII support */ |
1379 | static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) | |
1380 | { | |
1381 | struct mii_ioctl_data *data = if_mii(ifr); | |
1382 | struct sky2_port *sky2 = netdev_priv(dev); | |
1383 | struct sky2_hw *hw = sky2->hw; | |
1384 | int err = -EOPNOTSUPP; | |
1385 | ||
1386 | if (!netif_running(dev)) | |
1387 | return -ENODEV; /* Phy still in reset */ | |
1388 | ||
d89e1343 | 1389 | switch (cmd) { |
ef743d33 SH |
1390 | case SIOCGMIIPHY: |
1391 | data->phy_id = PHY_ADDR_MARV; | |
1392 | ||
1393 | /* fallthru */ | |
1394 | case SIOCGMIIREG: { | |
1395 | u16 val = 0; | |
91c86df5 | 1396 | |
e07b1aa8 | 1397 | spin_lock_bh(&sky2->phy_lock); |
ef743d33 | 1398 | err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val); |
e07b1aa8 | 1399 | spin_unlock_bh(&sky2->phy_lock); |
91c86df5 | 1400 | |
ef743d33 SH |
1401 | data->val_out = val; |
1402 | break; | |
1403 | } | |
1404 | ||
1405 | case SIOCSMIIREG: | |
e07b1aa8 | 1406 | spin_lock_bh(&sky2->phy_lock); |
ef743d33 SH |
1407 | err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f, |
1408 | data->val_in); | |
e07b1aa8 | 1409 | spin_unlock_bh(&sky2->phy_lock); |
ef743d33 SH |
1410 | break; |
1411 | } | |
1412 | return err; | |
1413 | } | |
1414 | ||
f5d64037 | 1415 | #define SKY2_VLAN_OFFLOADS (NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_TSO) |
d494eacd | 1416 | |
c8f44aff | 1417 | static void sky2_vlan_mode(struct net_device *dev, netdev_features_t features) |
d494eacd SH |
1418 | { |
1419 | struct sky2_port *sky2 = netdev_priv(dev); | |
1420 | struct sky2_hw *hw = sky2->hw; | |
1421 | u16 port = sky2->port; | |
1422 | ||
f646968f | 1423 | if (features & NETIF_F_HW_VLAN_CTAG_RX) |
86aa7785 SH |
1424 | sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), |
1425 | RX_VLAN_STRIP_ON); | |
1426 | else | |
1427 | sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), | |
1428 | RX_VLAN_STRIP_OFF); | |
d494eacd | 1429 | |
f646968f | 1430 | if (features & NETIF_F_HW_VLAN_CTAG_TX) { |
86aa7785 SH |
1431 | sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), |
1432 | TX_VLAN_TAG_ON); | |
f5d64037 MM |
1433 | |
1434 | dev->vlan_features |= SKY2_VLAN_OFFLOADS; | |
1435 | } else { | |
86aa7785 SH |
1436 | sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), |
1437 | TX_VLAN_TAG_OFF); | |
d1f13708 | 1438 | |
86aa7785 | 1439 | /* Can't do transmit offload of vlan without hw vlan */ |
f5d64037 | 1440 | dev->vlan_features &= ~SKY2_VLAN_OFFLOADS; |
86aa7785 | 1441 | } |
d1f13708 | 1442 | } |
d1f13708 | 1443 | |
bd1c6869 SH |
1444 | /* Amount of required worst case padding in rx buffer */ |
1445 | static inline unsigned sky2_rx_pad(const struct sky2_hw *hw) | |
1446 | { | |
1447 | return (hw->flags & SKY2_HW_RAM_BUFFER) ? 8 : 2; | |
1448 | } | |
1449 | ||
82788c7a | 1450 | /* |
14d0263f SH |
1451 | * Allocate an skb for receiving. If the MTU is large enough |
1452 | * make the skb non-linear with a fragment list of pages. | |
82788c7a | 1453 | */ |
68ac3191 | 1454 | static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2, gfp_t gfp) |
82788c7a SH |
1455 | { |
1456 | struct sk_buff *skb; | |
14d0263f | 1457 | int i; |
82788c7a | 1458 | |
68ac3191 ED |
1459 | skb = __netdev_alloc_skb(sky2->netdev, |
1460 | sky2->rx_data_size + sky2_rx_pad(sky2->hw), | |
1461 | gfp); | |
bd1c6869 SH |
1462 | if (!skb) |
1463 | goto nomem; | |
1464 | ||
39dbd958 | 1465 | if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) { |
f03b8654 SH |
1466 | unsigned char *start; |
1467 | /* | |
1468 | * Workaround for a bug in FIFO that cause hang | |
1469 | * if the FIFO if the receive buffer is not 64 byte aligned. | |
1470 | * The buffer returned from netdev_alloc_skb is | |
1471 | * aligned except if slab debugging is enabled. | |
1472 | */ | |
f03b8654 SH |
1473 | start = PTR_ALIGN(skb->data, 8); |
1474 | skb_reserve(skb, start - skb->data); | |
bd1c6869 | 1475 | } else |
f03b8654 | 1476 | skb_reserve(skb, NET_IP_ALIGN); |
14d0263f SH |
1477 | |
1478 | for (i = 0; i < sky2->rx_nfrags; i++) { | |
68ac3191 | 1479 | struct page *page = alloc_page(gfp); |
14d0263f SH |
1480 | |
1481 | if (!page) | |
1482 | goto free_partial; | |
1483 | skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE); | |
82788c7a SH |
1484 | } |
1485 | ||
1486 | return skb; | |
14d0263f SH |
1487 | free_partial: |
1488 | kfree_skb(skb); | |
1489 | nomem: | |
1490 | return NULL; | |
82788c7a SH |
1491 | } |
1492 | ||
55c9dd35 SH |
1493 | static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq) |
1494 | { | |
1495 | sky2_put_idx(sky2->hw, rxq, sky2->rx_put); | |
1496 | } | |
1497 | ||
200ac492 MM |
1498 | static int sky2_alloc_rx_skbs(struct sky2_port *sky2) |
1499 | { | |
1500 | struct sky2_hw *hw = sky2->hw; | |
1501 | unsigned i; | |
1502 | ||
1503 | sky2->rx_data_size = sky2_get_rx_data_size(sky2); | |
1504 | ||
1505 | /* Fill Rx ring */ | |
1506 | for (i = 0; i < sky2->rx_pending; i++) { | |
1507 | struct rx_ring_info *re = sky2->rx_ring + i; | |
1508 | ||
68ac3191 | 1509 | re->skb = sky2_rx_alloc(sky2, GFP_KERNEL); |
200ac492 MM |
1510 | if (!re->skb) |
1511 | return -ENOMEM; | |
1512 | ||
1513 | if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) { | |
1514 | dev_kfree_skb(re->skb); | |
1515 | re->skb = NULL; | |
1516 | return -ENOMEM; | |
1517 | } | |
1518 | } | |
1519 | return 0; | |
1520 | } | |
1521 | ||
cd28ab6a | 1522 | /* |
200ac492 | 1523 | * Setup receiver buffer pool. |
14d0263f SH |
1524 | * Normal case this ends up creating one list element for skb |
1525 | * in the receive ring. Worst case if using large MTU and each | |
1526 | * allocation falls on a different 64 bit region, that results | |
1527 | * in 6 list elements per ring entry. | |
1528 | * One element is used for checksum enable/disable, and one | |
1529 | * extra to avoid wrap. | |
cd28ab6a | 1530 | */ |
200ac492 | 1531 | static void sky2_rx_start(struct sky2_port *sky2) |
cd28ab6a | 1532 | { |
6b1a3aef | 1533 | struct sky2_hw *hw = sky2->hw; |
14d0263f | 1534 | struct rx_ring_info *re; |
6b1a3aef | 1535 | unsigned rxq = rxqaddr[sky2->port]; |
39ef110b | 1536 | unsigned i, thresh; |
cd28ab6a | 1537 | |
6b1a3aef | 1538 | sky2->rx_put = sky2->rx_next = 0; |
af4ed7e6 | 1539 | sky2_qset(hw, rxq); |
977bdf06 | 1540 | |
c3905bc4 | 1541 | /* On PCI express lowering the watermark gives better performance */ |
1a10ccae | 1542 | if (pci_is_pcie(hw->pdev)) |
c3905bc4 SH |
1543 | sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX); |
1544 | ||
1545 | /* These chips have no ram buffer? | |
1546 | * MAC Rx RAM Read is controlled by hardware */ | |
8df9a876 | 1547 | if (hw->chip_id == CHIP_ID_YUKON_EC_U && |
c1cd0a85 | 1548 | hw->chip_rev > CHIP_REV_YU_EC_U_A0) |
f449c7c1 | 1549 | sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS); |
977bdf06 | 1550 | |
6b1a3aef SH |
1551 | sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1); |
1552 | ||
ea76e635 SH |
1553 | if (!(hw->flags & SKY2_HW_NEW_LE)) |
1554 | rx_set_checksum(sky2); | |
14d0263f | 1555 | |
bf73130d | 1556 | if (!(hw->flags & SKY2_HW_RSS_BROKEN)) |
f5d64037 | 1557 | rx_set_rss(sky2->netdev, sky2->netdev->features); |
bf73130d | 1558 | |
200ac492 | 1559 | /* submit Rx ring */ |
793b883e | 1560 | for (i = 0; i < sky2->rx_pending; i++) { |
14d0263f | 1561 | re = sky2->rx_ring + i; |
14d0263f | 1562 | sky2_rx_submit(sky2, re); |
cd28ab6a SH |
1563 | } |
1564 | ||
a1433ac4 SH |
1565 | /* |
1566 | * The receiver hangs if it receives frames larger than the | |
1567 | * packet buffer. As a workaround, truncate oversize frames, but | |
1568 | * the register is limited to 9 bits, so if you do frames > 2052 | |
1569 | * you better get the MTU right! | |
1570 | */ | |
39ef110b | 1571 | thresh = sky2_get_rx_threshold(sky2); |
a1433ac4 SH |
1572 | if (thresh > 0x1ff) |
1573 | sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF); | |
1574 | else { | |
1575 | sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh); | |
1576 | sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON); | |
1577 | } | |
1578 | ||
6b1a3aef | 1579 | /* Tell chip about available buffers */ |
55c9dd35 | 1580 | sky2_rx_update(sky2, rxq); |
877c8570 SH |
1581 | |
1582 | if (hw->chip_id == CHIP_ID_YUKON_EX || | |
1583 | hw->chip_id == CHIP_ID_YUKON_SUPR) { | |
1584 | /* | |
1585 | * Disable flushing of non ASF packets; | |
1586 | * must be done after initializing the BMUs; | |
1587 | * drivers without ASF support should do this too, otherwise | |
1588 | * it may happen that they cannot run on ASF devices; | |
1589 | * remember that the MAC FIFO isn't reset during initialization. | |
1590 | */ | |
1591 | sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_MACSEC_FLUSH_OFF); | |
1592 | } | |
1593 | ||
1594 | if (hw->chip_id >= CHIP_ID_YUKON_SUPR) { | |
1595 | /* Enable RX Home Address & Routing Header checksum fix */ | |
1596 | sky2_write16(hw, SK_REG(sky2->port, RX_GMF_FL_CTRL), | |
1597 | RX_IPV6_SA_MOB_ENA | RX_IPV6_DA_MOB_ENA); | |
1598 | ||
1599 | /* Enable TX Home Address & Routing Header checksum fix */ | |
1600 | sky2_write32(hw, Q_ADDR(txqaddr[sky2->port], Q_TEST), | |
1601 | TBMU_TEST_HOME_ADD_FIX_EN | TBMU_TEST_ROUTING_ADD_FIX_EN); | |
1602 | } | |
cd28ab6a SH |
1603 | } |
1604 | ||
90bbebb4 MM |
1605 | static int sky2_alloc_buffers(struct sky2_port *sky2) |
1606 | { | |
1607 | struct sky2_hw *hw = sky2->hw; | |
1608 | ||
1609 | /* must be power of 2 */ | |
1610 | sky2->tx_le = pci_alloc_consistent(hw->pdev, | |
1611 | sky2->tx_ring_size * | |
1612 | sizeof(struct sky2_tx_le), | |
1613 | &sky2->tx_le_map); | |
1614 | if (!sky2->tx_le) | |
1615 | goto nomem; | |
1616 | ||
1617 | sky2->tx_ring = kcalloc(sky2->tx_ring_size, sizeof(struct tx_ring_info), | |
1618 | GFP_KERNEL); | |
1619 | if (!sky2->tx_ring) | |
1620 | goto nomem; | |
1621 | ||
12fe08b2 JP |
1622 | sky2->rx_le = pci_zalloc_consistent(hw->pdev, RX_LE_BYTES, |
1623 | &sky2->rx_le_map); | |
90bbebb4 MM |
1624 | if (!sky2->rx_le) |
1625 | goto nomem; | |
90bbebb4 MM |
1626 | |
1627 | sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info), | |
1628 | GFP_KERNEL); | |
1629 | if (!sky2->rx_ring) | |
1630 | goto nomem; | |
1631 | ||
200ac492 | 1632 | return sky2_alloc_rx_skbs(sky2); |
90bbebb4 MM |
1633 | nomem: |
1634 | return -ENOMEM; | |
1635 | } | |
1636 | ||
1637 | static void sky2_free_buffers(struct sky2_port *sky2) | |
1638 | { | |
1639 | struct sky2_hw *hw = sky2->hw; | |
1640 | ||
200ac492 MM |
1641 | sky2_rx_clean(sky2); |
1642 | ||
90bbebb4 MM |
1643 | if (sky2->rx_le) { |
1644 | pci_free_consistent(hw->pdev, RX_LE_BYTES, | |
1645 | sky2->rx_le, sky2->rx_le_map); | |
1646 | sky2->rx_le = NULL; | |
1647 | } | |
1648 | if (sky2->tx_le) { | |
1649 | pci_free_consistent(hw->pdev, | |
1650 | sky2->tx_ring_size * sizeof(struct sky2_tx_le), | |
1651 | sky2->tx_le, sky2->tx_le_map); | |
1652 | sky2->tx_le = NULL; | |
1653 | } | |
1654 | kfree(sky2->tx_ring); | |
1655 | kfree(sky2->rx_ring); | |
1656 | ||
1657 | sky2->tx_ring = NULL; | |
1658 | sky2->rx_ring = NULL; | |
1659 | } | |
1660 | ||
ea0f71e5 | 1661 | static void sky2_hw_up(struct sky2_port *sky2) |
cd28ab6a | 1662 | { |
cd28ab6a SH |
1663 | struct sky2_hw *hw = sky2->hw; |
1664 | unsigned port = sky2->port; | |
ea0f71e5 MM |
1665 | u32 ramsize; |
1666 | int cap; | |
843a46f4 | 1667 | struct net_device *otherdev = hw->dev[sky2->port^1]; |
cd28ab6a | 1668 | |
ea0f71e5 MM |
1669 | tx_init(sky2); |
1670 | ||
ee7abb04 SH |
1671 | /* |
1672 | * On dual port PCI-X card, there is an problem where status | |
1673 | * can be received out of order due to split transactions | |
843a46f4 | 1674 | */ |
ee7abb04 SH |
1675 | if (otherdev && netif_running(otherdev) && |
1676 | (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) { | |
ee7abb04 SH |
1677 | u16 cmd; |
1678 | ||
b32f40c4 | 1679 | cmd = sky2_pci_read16(hw, cap + PCI_X_CMD); |
ee7abb04 | 1680 | cmd &= ~PCI_X_CMD_MAX_SPLIT; |
b32f40c4 | 1681 | sky2_pci_write16(hw, cap + PCI_X_CMD, cmd); |
ea0f71e5 | 1682 | } |
cd28ab6a | 1683 | |
cd28ab6a SH |
1684 | sky2_mac_init(hw, port); |
1685 | ||
e0c28116 SH |
1686 | /* Register is number of 4K blocks on internal RAM buffer. */ |
1687 | ramsize = sky2_read8(hw, B2_E_0) * 4; | |
1688 | if (ramsize > 0) { | |
67712901 | 1689 | u32 rxspace; |
cd28ab6a | 1690 | |
ada1db5c | 1691 | netdev_dbg(sky2->netdev, "ram buffer %dK\n", ramsize); |
67712901 SH |
1692 | if (ramsize < 16) |
1693 | rxspace = ramsize / 2; | |
1694 | else | |
1695 | rxspace = 8 + (2*(ramsize - 16))/3; | |
cd28ab6a | 1696 | |
67712901 SH |
1697 | sky2_ramset(hw, rxqaddr[port], 0, rxspace); |
1698 | sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace); | |
1699 | ||
1700 | /* Make sure SyncQ is disabled */ | |
1701 | sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL), | |
1702 | RB_RST_SET); | |
1703 | } | |
793b883e | 1704 | |
af4ed7e6 | 1705 | sky2_qset(hw, txqaddr[port]); |
5a5b1ea0 | 1706 | |
69161611 SH |
1707 | /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */ |
1708 | if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0) | |
1709 | sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF); | |
1710 | ||
977bdf06 | 1711 | /* Set almost empty threshold */ |
8e95a202 JP |
1712 | if (hw->chip_id == CHIP_ID_YUKON_EC_U && |
1713 | hw->chip_rev == CHIP_REV_YU_EC_U_A0) | |
b628ed98 | 1714 | sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV); |
5a5b1ea0 | 1715 | |
6b1a3aef | 1716 | sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map, |
ee5f68fe | 1717 | sky2->tx_ring_size - 1); |
cd28ab6a | 1718 | |
f5d64037 MM |
1719 | sky2_vlan_mode(sky2->netdev, sky2->netdev->features); |
1720 | netdev_update_features(sky2->netdev); | |
d494eacd | 1721 | |
200ac492 | 1722 | sky2_rx_start(sky2); |
ea0f71e5 MM |
1723 | } |
1724 | ||
0bdb0bd0 | 1725 | /* Setup device IRQ and enable napi to process */ |
1726 | static int sky2_setup_irq(struct sky2_hw *hw, const char *name) | |
1727 | { | |
1728 | struct pci_dev *pdev = hw->pdev; | |
1729 | int err; | |
1730 | ||
1731 | err = request_irq(pdev->irq, sky2_intr, | |
1732 | (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED, | |
1733 | name, hw); | |
1734 | if (err) | |
1735 | dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq); | |
1736 | else { | |
282edcec | 1737 | hw->flags |= SKY2_HW_IRQ_SETUP; |
1738 | ||
0bdb0bd0 | 1739 | napi_enable(&hw->napi); |
1740 | sky2_write32(hw, B0_IMSK, Y2_IS_BASE); | |
1741 | sky2_read32(hw, B0_IMSK); | |
1742 | } | |
1743 | ||
1744 | return err; | |
1745 | } | |
1746 | ||
1747 | ||
ea0f71e5 | 1748 | /* Bring up network interface. */ |
926d0977 | 1749 | static int sky2_open(struct net_device *dev) |
ea0f71e5 MM |
1750 | { |
1751 | struct sky2_port *sky2 = netdev_priv(dev); | |
1752 | struct sky2_hw *hw = sky2->hw; | |
1753 | unsigned port = sky2->port; | |
1754 | u32 imask; | |
1755 | int err; | |
1756 | ||
1757 | netif_carrier_off(dev); | |
1758 | ||
1759 | err = sky2_alloc_buffers(sky2); | |
1760 | if (err) | |
1761 | goto err_out; | |
1762 | ||
0bdb0bd0 | 1763 | /* With single port, IRQ is setup when device is brought up */ |
1764 | if (hw->ports == 1 && (err = sky2_setup_irq(hw, dev->name))) | |
1765 | goto err_out; | |
1766 | ||
ea0f71e5 | 1767 | sky2_hw_up(sky2); |
cd28ab6a | 1768 | |
2240eb4a LS |
1769 | /* Enable interrupts from phy/mac for port */ |
1770 | imask = sky2_read32(hw, B0_IMSK); | |
1771 | ||
1401a800 | 1772 | if (hw->chip_id == CHIP_ID_YUKON_OPT || |
1773 | hw->chip_id == CHIP_ID_YUKON_PRM || | |
1774 | hw->chip_id == CHIP_ID_YUKON_OP_2) | |
1775 | imask |= Y2_IS_PHY_QLNK; /* enable PHY Quick Link */ | |
1776 | ||
f4ea431b | 1777 | imask |= portirq_msk[port]; |
e07b1aa8 | 1778 | sky2_write32(hw, B0_IMSK, imask); |
1fd82f3c | 1779 | sky2_read32(hw, B0_IMSK); |
e07b1aa8 | 1780 | |
6c35abae | 1781 | netif_info(sky2, ifup, dev, "enabling interface\n"); |
af18d8b8 | 1782 | |
cd28ab6a SH |
1783 | return 0; |
1784 | ||
1785 | err_out: | |
90bbebb4 | 1786 | sky2_free_buffers(sky2); |
cd28ab6a SH |
1787 | return err; |
1788 | } | |
1789 | ||
793b883e | 1790 | /* Modular subtraction in ring */ |
ee5f68fe | 1791 | static inline int tx_inuse(const struct sky2_port *sky2) |
793b883e | 1792 | { |
ee5f68fe | 1793 | return (sky2->tx_prod - sky2->tx_cons) & (sky2->tx_ring_size - 1); |
793b883e | 1794 | } |
cd28ab6a | 1795 | |
793b883e SH |
1796 | /* Number of list elements available for next tx */ |
1797 | static inline int tx_avail(const struct sky2_port *sky2) | |
cd28ab6a | 1798 | { |
ee5f68fe | 1799 | return sky2->tx_pending - tx_inuse(sky2); |
cd28ab6a SH |
1800 | } |
1801 | ||
793b883e | 1802 | /* Estimate of number of transmit list elements required */ |
28bd181a | 1803 | static unsigned tx_le_req(const struct sk_buff *skb) |
cd28ab6a | 1804 | { |
793b883e SH |
1805 | unsigned count; |
1806 | ||
07e31637 SH |
1807 | count = (skb_shinfo(skb)->nr_frags + 1) |
1808 | * (sizeof(dma_addr_t) / sizeof(u32)); | |
793b883e | 1809 | |
89114afd | 1810 | if (skb_is_gso(skb)) |
793b883e | 1811 | ++count; |
07e31637 SH |
1812 | else if (sizeof(dma_addr_t) == sizeof(u32)) |
1813 | ++count; /* possible vlan */ | |
793b883e | 1814 | |
84fa7933 | 1815 | if (skb->ip_summed == CHECKSUM_PARTIAL) |
793b883e SH |
1816 | ++count; |
1817 | ||
1818 | return count; | |
cd28ab6a SH |
1819 | } |
1820 | ||
f6815077 | 1821 | static void sky2_tx_unmap(struct pci_dev *pdev, struct tx_ring_info *re) |
6b84daca SH |
1822 | { |
1823 | if (re->flags & TX_MAP_SINGLE) | |
7cd26ce5 FT |
1824 | pci_unmap_single(pdev, dma_unmap_addr(re, mapaddr), |
1825 | dma_unmap_len(re, maplen), | |
6b84daca SH |
1826 | PCI_DMA_TODEVICE); |
1827 | else if (re->flags & TX_MAP_PAGE) | |
7cd26ce5 FT |
1828 | pci_unmap_page(pdev, dma_unmap_addr(re, mapaddr), |
1829 | dma_unmap_len(re, maplen), | |
6b84daca | 1830 | PCI_DMA_TODEVICE); |
f6815077 | 1831 | re->flags = 0; |
6b84daca SH |
1832 | } |
1833 | ||
793b883e SH |
1834 | /* |
1835 | * Put one packet in ring for transmit. | |
1836 | * A single packet can generate multiple list elements, and | |
1837 | * the number of ring elements will probably be less than the number | |
1838 | * of list elements used. | |
1839 | */ | |
61357325 SH |
1840 | static netdev_tx_t sky2_xmit_frame(struct sk_buff *skb, |
1841 | struct net_device *dev) | |
cd28ab6a SH |
1842 | { |
1843 | struct sky2_port *sky2 = netdev_priv(dev); | |
1844 | struct sky2_hw *hw = sky2->hw; | |
d1f13708 | 1845 | struct sky2_tx_le *le = NULL; |
6cdbbdf3 | 1846 | struct tx_ring_info *re; |
9b289c33 | 1847 | unsigned i, len; |
cd28ab6a | 1848 | dma_addr_t mapping; |
5dce95e5 SH |
1849 | u32 upper; |
1850 | u16 slot; | |
cd28ab6a SH |
1851 | u16 mss; |
1852 | u8 ctrl; | |
1853 | ||
2bb8c262 SH |
1854 | if (unlikely(tx_avail(sky2) < tx_le_req(skb))) |
1855 | return NETDEV_TX_BUSY; | |
cd28ab6a | 1856 | |
cd28ab6a SH |
1857 | len = skb_headlen(skb); |
1858 | mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE); | |
793b883e | 1859 | |
454e6cb6 SH |
1860 | if (pci_dma_mapping_error(hw->pdev, mapping)) |
1861 | goto mapping_error; | |
1862 | ||
9b289c33 | 1863 | slot = sky2->tx_prod; |
6c35abae JP |
1864 | netif_printk(sky2, tx_queued, KERN_DEBUG, dev, |
1865 | "tx queued, slot %u, len %d\n", slot, skb->len); | |
454e6cb6 | 1866 | |
86c6887e | 1867 | /* Send high bits if needed */ |
5dce95e5 SH |
1868 | upper = upper_32_bits(mapping); |
1869 | if (upper != sky2->tx_last_upper) { | |
9b289c33 | 1870 | le = get_tx_le(sky2, &slot); |
5dce95e5 SH |
1871 | le->addr = cpu_to_le32(upper); |
1872 | sky2->tx_last_upper = upper; | |
793b883e | 1873 | le->opcode = OP_ADDR64 | HW_OWNER; |
793b883e | 1874 | } |
cd28ab6a SH |
1875 | |
1876 | /* Check for TCP Segmentation Offload */ | |
7967168c | 1877 | mss = skb_shinfo(skb)->gso_size; |
793b883e | 1878 | if (mss != 0) { |
ea76e635 SH |
1879 | |
1880 | if (!(hw->flags & SKY2_HW_NEW_LE)) | |
69161611 SH |
1881 | mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb); |
1882 | ||
1883 | if (mss != sky2->tx_last_mss) { | |
9b289c33 | 1884 | le = get_tx_le(sky2, &slot); |
69161611 | 1885 | le->addr = cpu_to_le32(mss); |
ea76e635 SH |
1886 | |
1887 | if (hw->flags & SKY2_HW_NEW_LE) | |
69161611 SH |
1888 | le->opcode = OP_MSS | HW_OWNER; |
1889 | else | |
1890 | le->opcode = OP_LRGLEN | HW_OWNER; | |
e07560cd SH |
1891 | sky2->tx_last_mss = mss; |
1892 | } | |
cd28ab6a SH |
1893 | } |
1894 | ||
cd28ab6a | 1895 | ctrl = 0; |
86aa7785 | 1896 | |
d1f13708 | 1897 | /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */ |
df8a39de | 1898 | if (skb_vlan_tag_present(skb)) { |
d1f13708 | 1899 | if (!le) { |
9b289c33 | 1900 | le = get_tx_le(sky2, &slot); |
f65b138c | 1901 | le->addr = 0; |
d1f13708 | 1902 | le->opcode = OP_VLAN|HW_OWNER; |
d1f13708 SH |
1903 | } else |
1904 | le->opcode |= OP_VLAN; | |
df8a39de | 1905 | le->length = cpu_to_be16(skb_vlan_tag_get(skb)); |
d1f13708 SH |
1906 | ctrl |= INS_VLAN; |
1907 | } | |
d1f13708 SH |
1908 | |
1909 | /* Handle TCP checksum offload */ | |
84fa7933 | 1910 | if (skb->ip_summed == CHECKSUM_PARTIAL) { |
69161611 | 1911 | /* On Yukon EX (some versions) encoding change. */ |
ea76e635 | 1912 | if (hw->flags & SKY2_HW_AUTO_TX_SUM) |
69161611 SH |
1913 | ctrl |= CALSUM; /* auto checksum */ |
1914 | else { | |
1915 | const unsigned offset = skb_transport_offset(skb); | |
1916 | u32 tcpsum; | |
1917 | ||
1918 | tcpsum = offset << 16; /* sum start */ | |
1919 | tcpsum |= offset + skb->csum_offset; /* sum write */ | |
1920 | ||
1921 | ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM; | |
1922 | if (ip_hdr(skb)->protocol == IPPROTO_UDP) | |
1923 | ctrl |= UDPTCP; | |
1924 | ||
1925 | if (tcpsum != sky2->tx_tcpsum) { | |
1926 | sky2->tx_tcpsum = tcpsum; | |
1927 | ||
9b289c33 | 1928 | le = get_tx_le(sky2, &slot); |
69161611 SH |
1929 | le->addr = cpu_to_le32(tcpsum); |
1930 | le->length = 0; /* initial checksum value */ | |
1931 | le->ctrl = 1; /* one packet */ | |
1932 | le->opcode = OP_TCPLISW | HW_OWNER; | |
1933 | } | |
1d179332 | 1934 | } |
cd28ab6a SH |
1935 | } |
1936 | ||
6b84daca SH |
1937 | re = sky2->tx_ring + slot; |
1938 | re->flags = TX_MAP_SINGLE; | |
7cd26ce5 FT |
1939 | dma_unmap_addr_set(re, mapaddr, mapping); |
1940 | dma_unmap_len_set(re, maplen, len); | |
6b84daca | 1941 | |
9b289c33 | 1942 | le = get_tx_le(sky2, &slot); |
d6e74b6b | 1943 | le->addr = cpu_to_le32(lower_32_bits(mapping)); |
cd28ab6a SH |
1944 | le->length = cpu_to_le16(len); |
1945 | le->ctrl = ctrl; | |
793b883e | 1946 | le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER); |
cd28ab6a | 1947 | |
cd28ab6a SH |
1948 | |
1949 | for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) { | |
291ea614 | 1950 | const skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; |
cd28ab6a | 1951 | |
950a5a4f | 1952 | mapping = skb_frag_dma_map(&hw->pdev->dev, frag, 0, |
9e903e08 | 1953 | skb_frag_size(frag), DMA_TO_DEVICE); |
86c6887e | 1954 | |
5d6bcdfe | 1955 | if (dma_mapping_error(&hw->pdev->dev, mapping)) |
454e6cb6 SH |
1956 | goto mapping_unwind; |
1957 | ||
5dce95e5 SH |
1958 | upper = upper_32_bits(mapping); |
1959 | if (upper != sky2->tx_last_upper) { | |
9b289c33 | 1960 | le = get_tx_le(sky2, &slot); |
5dce95e5 SH |
1961 | le->addr = cpu_to_le32(upper); |
1962 | sky2->tx_last_upper = upper; | |
793b883e | 1963 | le->opcode = OP_ADDR64 | HW_OWNER; |
cd28ab6a SH |
1964 | } |
1965 | ||
6b84daca SH |
1966 | re = sky2->tx_ring + slot; |
1967 | re->flags = TX_MAP_PAGE; | |
7cd26ce5 | 1968 | dma_unmap_addr_set(re, mapaddr, mapping); |
9e903e08 | 1969 | dma_unmap_len_set(re, maplen, skb_frag_size(frag)); |
6b84daca | 1970 | |
9b289c33 | 1971 | le = get_tx_le(sky2, &slot); |
d6e74b6b | 1972 | le->addr = cpu_to_le32(lower_32_bits(mapping)); |
9e903e08 | 1973 | le->length = cpu_to_le16(skb_frag_size(frag)); |
cd28ab6a | 1974 | le->ctrl = ctrl; |
793b883e | 1975 | le->opcode = OP_BUFFER | HW_OWNER; |
cd28ab6a | 1976 | } |
6cdbbdf3 | 1977 | |
6b84daca | 1978 | re->skb = skb; |
cd28ab6a SH |
1979 | le->ctrl |= EOP; |
1980 | ||
9b289c33 MM |
1981 | sky2->tx_prod = slot; |
1982 | ||
97bda706 SH |
1983 | if (tx_avail(sky2) <= MAX_SKB_TX_LE) |
1984 | netif_stop_queue(dev); | |
b19666d9 | 1985 | |
ec2a5466 | 1986 | netdev_sent_queue(dev, skb->len); |
290d4de5 | 1987 | sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod); |
cd28ab6a | 1988 | |
cd28ab6a | 1989 | return NETDEV_TX_OK; |
454e6cb6 SH |
1990 | |
1991 | mapping_unwind: | |
ee5f68fe | 1992 | for (i = sky2->tx_prod; i != slot; i = RING_NEXT(i, sky2->tx_ring_size)) { |
454e6cb6 SH |
1993 | re = sky2->tx_ring + i; |
1994 | ||
6b84daca | 1995 | sky2_tx_unmap(hw->pdev, re); |
454e6cb6 SH |
1996 | } |
1997 | ||
454e6cb6 SH |
1998 | mapping_error: |
1999 | if (net_ratelimit()) | |
2000 | dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name); | |
2d4186ce | 2001 | dev_kfree_skb_any(skb); |
454e6cb6 | 2002 | return NETDEV_TX_OK; |
cd28ab6a SH |
2003 | } |
2004 | ||
cd28ab6a | 2005 | /* |
793b883e SH |
2006 | * Free ring elements from starting at tx_cons until "done" |
2007 | * | |
481cea4a SH |
2008 | * NB: |
2009 | * 1. The hardware will tell us about partial completion of multi-part | |
291ea614 | 2010 | * buffers so make sure not to free skb to early. |
481cea4a SH |
2011 | * 2. This may run in parallel start_xmit because the it only |
2012 | * looks at the tail of the queue of FIFO (tx_cons), not | |
2013 | * the head (tx_prod) | |
cd28ab6a | 2014 | */ |
d11c13e7 | 2015 | static void sky2_tx_complete(struct sky2_port *sky2, u16 done) |
cd28ab6a | 2016 | { |
d11c13e7 | 2017 | struct net_device *dev = sky2->netdev; |
ec2a5466 | 2018 | u16 idx; |
2019 | unsigned int bytes_compl = 0, pkts_compl = 0; | |
cd28ab6a | 2020 | |
ee5f68fe | 2021 | BUG_ON(done >= sky2->tx_ring_size); |
2224795d | 2022 | |
291ea614 | 2023 | for (idx = sky2->tx_cons; idx != done; |
ee5f68fe | 2024 | idx = RING_NEXT(idx, sky2->tx_ring_size)) { |
291ea614 | 2025 | struct tx_ring_info *re = sky2->tx_ring + idx; |
6b84daca | 2026 | struct sk_buff *skb = re->skb; |
291ea614 | 2027 | |
6b84daca | 2028 | sky2_tx_unmap(sky2->hw->pdev, re); |
bd1c6869 | 2029 | |
6b84daca | 2030 | if (skb) { |
6c35abae JP |
2031 | netif_printk(sky2, tx_done, KERN_DEBUG, dev, |
2032 | "tx done %u\n", idx); | |
3cf26753 | 2033 | |
ec2a5466 | 2034 | pkts_compl++; |
2035 | bytes_compl += skb->len; | |
bd1c6869 | 2036 | |
f6815077 | 2037 | re->skb = NULL; |
724b6942 | 2038 | dev_kfree_skb_any(skb); |
2bf56fe2 | 2039 | |
ee5f68fe | 2040 | sky2->tx_next = RING_NEXT(idx, sky2->tx_ring_size); |
cd28ab6a | 2041 | } |
793b883e | 2042 | } |
793b883e | 2043 | |
291ea614 | 2044 | sky2->tx_cons = idx; |
50432cb5 | 2045 | smp_mb(); |
ec2a5466 | 2046 | |
2047 | netdev_completed_queue(dev, pkts_compl, bytes_compl); | |
2048 | ||
2049 | u64_stats_update_begin(&sky2->tx_stats.syncp); | |
2050 | sky2->tx_stats.packets += pkts_compl; | |
2051 | sky2->tx_stats.bytes += bytes_compl; | |
2052 | u64_stats_update_end(&sky2->tx_stats.syncp); | |
cd28ab6a SH |
2053 | } |
2054 | ||
264bb4fa | 2055 | static void sky2_tx_reset(struct sky2_hw *hw, unsigned port) |
a510996b | 2056 | { |
a510996b MM |
2057 | /* Disable Force Sync bit and Enable Alloc bit */ |
2058 | sky2_write8(hw, SK_REG(port, TXA_CTRL), | |
2059 | TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC); | |
2060 | ||
2061 | /* Stop Interval Timer and Limit Counter of Tx Arbiter */ | |
2062 | sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L); | |
2063 | sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L); | |
2064 | ||
2065 | /* Reset the PCI FIFO of the async Tx queue */ | |
2066 | sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), | |
2067 | BMU_RST_SET | BMU_FIFO_RST); | |
2068 | ||
2069 | /* Reset the Tx prefetch units */ | |
2070 | sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL), | |
2071 | PREF_UNIT_RST_SET); | |
2072 | ||
2073 | sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET); | |
2074 | sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET); | |
f9687c44 | 2075 | |
2076 | sky2_read32(hw, B0_CTST); | |
a510996b MM |
2077 | } |
2078 | ||
f2b31cb3 | 2079 | static void sky2_hw_down(struct sky2_port *sky2) |
cd28ab6a | 2080 | { |
cd28ab6a SH |
2081 | struct sky2_hw *hw = sky2->hw; |
2082 | unsigned port = sky2->port; | |
f2b31cb3 | 2083 | u16 ctrl; |
cd28ab6a | 2084 | |
d104acaf SH |
2085 | /* Force flow control off */ |
2086 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF); | |
793b883e | 2087 | |
cd28ab6a SH |
2088 | /* Stop transmitter */ |
2089 | sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP); | |
2090 | sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR)); | |
2091 | ||
2092 | sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), | |
793b883e | 2093 | RB_RST_SET | RB_DIS_OP_MD); |
cd28ab6a SH |
2094 | |
2095 | ctrl = gma_read16(hw, port, GM_GP_CTRL); | |
793b883e | 2096 | ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA); |
cd28ab6a SH |
2097 | gma_write16(hw, port, GM_GP_CTRL, ctrl); |
2098 | ||
2099 | sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET); | |
2100 | ||
2101 | /* Workaround shared GMAC reset */ | |
8e95a202 JP |
2102 | if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && |
2103 | port == 0 && hw->dev[1] && netif_running(hw->dev[1]))) | |
cd28ab6a SH |
2104 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET); |
2105 | ||
cd28ab6a | 2106 | sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET); |
cd28ab6a | 2107 | |
fb914ebf | 2108 | /* Force any delayed status interrupt and NAPI */ |
6c83504f SH |
2109 | sky2_write32(hw, STAT_LEV_TIMER_CNT, 0); |
2110 | sky2_write32(hw, STAT_TX_TIMER_CNT, 0); | |
2111 | sky2_write32(hw, STAT_ISR_TIMER_CNT, 0); | |
2112 | sky2_read8(hw, STAT_ISR_TIMER_CTRL); | |
2113 | ||
a947a39d MM |
2114 | sky2_rx_stop(sky2); |
2115 | ||
0da6d7b3 | 2116 | spin_lock_bh(&sky2->phy_lock); |
b96936da | 2117 | sky2_phy_power_down(hw, port); |
0da6d7b3 | 2118 | spin_unlock_bh(&sky2->phy_lock); |
d3bcfbeb | 2119 | |
264bb4fa MM |
2120 | sky2_tx_reset(hw, port); |
2121 | ||
481cea4a SH |
2122 | /* Free any pending frames stuck in HW queue */ |
2123 | sky2_tx_complete(sky2, sky2->tx_prod); | |
f2b31cb3 MM |
2124 | } |
2125 | ||
2126 | /* Network shutdown */ | |
926d0977 | 2127 | static int sky2_close(struct net_device *dev) |
f2b31cb3 MM |
2128 | { |
2129 | struct sky2_port *sky2 = netdev_priv(dev); | |
8a0c9228 | 2130 | struct sky2_hw *hw = sky2->hw; |
f2b31cb3 MM |
2131 | |
2132 | /* Never really got started! */ | |
2133 | if (!sky2->tx_le) | |
2134 | return 0; | |
2135 | ||
6c35abae | 2136 | netif_info(sky2, ifdown, dev, "disabling interface\n"); |
f2b31cb3 | 2137 | |
0bdb0bd0 | 2138 | if (hw->ports == 1) { |
1401a800 | 2139 | sky2_write32(hw, B0_IMSK, 0); |
2140 | sky2_read32(hw, B0_IMSK); | |
2141 | ||
0bdb0bd0 | 2142 | napi_disable(&hw->napi); |
2143 | free_irq(hw->pdev->irq, hw); | |
282edcec | 2144 | hw->flags &= ~SKY2_HW_IRQ_SETUP; |
0bdb0bd0 | 2145 | } else { |
1401a800 | 2146 | u32 imask; |
2147 | ||
2148 | /* Disable port IRQ */ | |
2149 | imask = sky2_read32(hw, B0_IMSK); | |
2150 | imask &= ~portirq_msk[sky2->port]; | |
2151 | sky2_write32(hw, B0_IMSK, imask); | |
2152 | sky2_read32(hw, B0_IMSK); | |
2153 | ||
0bdb0bd0 | 2154 | synchronize_irq(hw->pdev->irq); |
2155 | napi_synchronize(&hw->napi); | |
2156 | } | |
8a0c9228 | 2157 | |
f2b31cb3 | 2158 | sky2_hw_down(sky2); |
481cea4a | 2159 | |
90bbebb4 | 2160 | sky2_free_buffers(sky2); |
1b537565 | 2161 | |
cd28ab6a SH |
2162 | return 0; |
2163 | } | |
2164 | ||
2165 | static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux) | |
2166 | { | |
ea76e635 | 2167 | if (hw->flags & SKY2_HW_FIBRE_PHY) |
793b883e SH |
2168 | return SPEED_1000; |
2169 | ||
05745c4a SH |
2170 | if (!(hw->flags & SKY2_HW_GIGABIT)) { |
2171 | if (aux & PHY_M_PS_SPEED_100) | |
2172 | return SPEED_100; | |
2173 | else | |
2174 | return SPEED_10; | |
2175 | } | |
cd28ab6a SH |
2176 | |
2177 | switch (aux & PHY_M_PS_SPEED_MSK) { | |
2178 | case PHY_M_PS_SPEED_1000: | |
2179 | return SPEED_1000; | |
2180 | case PHY_M_PS_SPEED_100: | |
2181 | return SPEED_100; | |
2182 | default: | |
2183 | return SPEED_10; | |
2184 | } | |
2185 | } | |
2186 | ||
2187 | static void sky2_link_up(struct sky2_port *sky2) | |
2188 | { | |
2189 | struct sky2_hw *hw = sky2->hw; | |
2190 | unsigned port = sky2->port; | |
16ad91e1 SH |
2191 | static const char *fc_name[] = { |
2192 | [FC_NONE] = "none", | |
2193 | [FC_TX] = "tx", | |
2194 | [FC_RX] = "rx", | |
2195 | [FC_BOTH] = "both", | |
2196 | }; | |
cd28ab6a | 2197 | |
8e11680f | 2198 | sky2_set_ipg(sky2); |
2199 | ||
38000a94 | 2200 | sky2_enable_rx_tx(sky2); |
cd28ab6a SH |
2201 | |
2202 | gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK); | |
2203 | ||
2204 | netif_carrier_on(sky2->netdev); | |
cd28ab6a | 2205 | |
75e80683 | 2206 | mod_timer(&hw->watchdog_timer, jiffies + 1); |
32c2c300 | 2207 | |
cd28ab6a | 2208 | /* Turn on link LED */ |
793b883e | 2209 | sky2_write8(hw, SK_REG(port, LNK_LED_REG), |
cd28ab6a SH |
2210 | LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF); |
2211 | ||
6c35abae JP |
2212 | netif_info(sky2, link, sky2->netdev, |
2213 | "Link is up at %d Mbps, %s duplex, flow control %s\n", | |
2214 | sky2->speed, | |
2215 | sky2->duplex == DUPLEX_FULL ? "full" : "half", | |
2216 | fc_name[sky2->flow_status]); | |
cd28ab6a SH |
2217 | } |
2218 | ||
2219 | static void sky2_link_down(struct sky2_port *sky2) | |
2220 | { | |
2221 | struct sky2_hw *hw = sky2->hw; | |
2222 | unsigned port = sky2->port; | |
2223 | u16 reg; | |
2224 | ||
2225 | gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0); | |
2226 | ||
2227 | reg = gma_read16(hw, port, GM_GP_CTRL); | |
2228 | reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA); | |
2229 | gma_write16(hw, port, GM_GP_CTRL, reg); | |
cd28ab6a | 2230 | |
cd28ab6a | 2231 | netif_carrier_off(sky2->netdev); |
cd28ab6a | 2232 | |
809aaaae | 2233 | /* Turn off link LED */ |
cd28ab6a SH |
2234 | sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF); |
2235 | ||
6c35abae | 2236 | netif_info(sky2, link, sky2->netdev, "Link is down\n"); |
2eaba1a2 | 2237 | |
cd28ab6a SH |
2238 | sky2_phy_init(hw, port); |
2239 | } | |
2240 | ||
16ad91e1 SH |
2241 | static enum flow_control sky2_flow(int rx, int tx) |
2242 | { | |
2243 | if (rx) | |
2244 | return tx ? FC_BOTH : FC_RX; | |
2245 | else | |
2246 | return tx ? FC_TX : FC_NONE; | |
2247 | } | |
2248 | ||
793b883e SH |
2249 | static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux) |
2250 | { | |
2251 | struct sky2_hw *hw = sky2->hw; | |
2252 | unsigned port = sky2->port; | |
da4c1ff4 | 2253 | u16 advert, lpa; |
793b883e | 2254 | |
da4c1ff4 | 2255 | advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV); |
793b883e | 2256 | lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP); |
793b883e | 2257 | if (lpa & PHY_M_AN_RF) { |
ada1db5c | 2258 | netdev_err(sky2->netdev, "remote fault\n"); |
793b883e SH |
2259 | return -1; |
2260 | } | |
2261 | ||
793b883e | 2262 | if (!(aux & PHY_M_PS_SPDUP_RES)) { |
ada1db5c | 2263 | netdev_err(sky2->netdev, "speed/duplex mismatch\n"); |
793b883e SH |
2264 | return -1; |
2265 | } | |
2266 | ||
793b883e | 2267 | sky2->speed = sky2_phy_speed(hw, aux); |
7c74ac1c | 2268 | sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF; |
793b883e | 2269 | |
da4c1ff4 SH |
2270 | /* Since the pause result bits seem to in different positions on |
2271 | * different chips. look at registers. | |
2272 | */ | |
ea76e635 | 2273 | if (hw->flags & SKY2_HW_FIBRE_PHY) { |
da4c1ff4 SH |
2274 | /* Shift for bits in fiber PHY */ |
2275 | advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM); | |
2276 | lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM); | |
2277 | ||
2278 | if (advert & ADVERTISE_1000XPAUSE) | |
2279 | advert |= ADVERTISE_PAUSE_CAP; | |
2280 | if (advert & ADVERTISE_1000XPSE_ASYM) | |
2281 | advert |= ADVERTISE_PAUSE_ASYM; | |
2282 | if (lpa & LPA_1000XPAUSE) | |
2283 | lpa |= LPA_PAUSE_CAP; | |
2284 | if (lpa & LPA_1000XPAUSE_ASYM) | |
2285 | lpa |= LPA_PAUSE_ASYM; | |
2286 | } | |
793b883e | 2287 | |
da4c1ff4 SH |
2288 | sky2->flow_status = FC_NONE; |
2289 | if (advert & ADVERTISE_PAUSE_CAP) { | |
2290 | if (lpa & LPA_PAUSE_CAP) | |
2291 | sky2->flow_status = FC_BOTH; | |
2292 | else if (advert & ADVERTISE_PAUSE_ASYM) | |
2293 | sky2->flow_status = FC_RX; | |
2294 | } else if (advert & ADVERTISE_PAUSE_ASYM) { | |
2295 | if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM)) | |
2296 | sky2->flow_status = FC_TX; | |
2297 | } | |
793b883e | 2298 | |
8e95a202 JP |
2299 | if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000 && |
2300 | !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX)) | |
16ad91e1 | 2301 | sky2->flow_status = FC_NONE; |
2eaba1a2 | 2302 | |
da4c1ff4 | 2303 | if (sky2->flow_status & FC_TX) |
793b883e SH |
2304 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON); |
2305 | else | |
2306 | sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF); | |
2307 | ||
2308 | return 0; | |
2309 | } | |
cd28ab6a | 2310 | |
e07b1aa8 SH |
2311 | /* Interrupt from PHY */ |
2312 | static void sky2_phy_intr(struct sky2_hw *hw, unsigned port) | |
cd28ab6a | 2313 | { |
e07b1aa8 SH |
2314 | struct net_device *dev = hw->dev[port]; |
2315 | struct sky2_port *sky2 = netdev_priv(dev); | |
cd28ab6a SH |
2316 | u16 istatus, phystat; |
2317 | ||
ebc646f6 SH |
2318 | if (!netif_running(dev)) |
2319 | return; | |
2320 | ||
e07b1aa8 SH |
2321 | spin_lock(&sky2->phy_lock); |
2322 | istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT); | |
2323 | phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT); | |
2324 | ||
6c35abae JP |
2325 | netif_info(sky2, intr, sky2->netdev, "phy interrupt status 0x%x 0x%x\n", |
2326 | istatus, phystat); | |
cd28ab6a | 2327 | |
0ea065e5 | 2328 | if (istatus & PHY_M_IS_AN_COMPL) { |
9badba25 | 2329 | if (sky2_autoneg_done(sky2, phystat) == 0 && |
2330 | !netif_carrier_ok(dev)) | |
793b883e SH |
2331 | sky2_link_up(sky2); |
2332 | goto out; | |
2333 | } | |
cd28ab6a | 2334 | |
793b883e SH |
2335 | if (istatus & PHY_M_IS_LSP_CHANGE) |
2336 | sky2->speed = sky2_phy_speed(hw, phystat); | |
cd28ab6a | 2337 | |
793b883e SH |
2338 | if (istatus & PHY_M_IS_DUP_CHANGE) |
2339 | sky2->duplex = | |
2340 | (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF; | |
cd28ab6a | 2341 | |
793b883e SH |
2342 | if (istatus & PHY_M_IS_LST_CHANGE) { |
2343 | if (phystat & PHY_M_PS_LINK_UP) | |
cd28ab6a | 2344 | sky2_link_up(sky2); |
793b883e SH |
2345 | else |
2346 | sky2_link_down(sky2); | |
cd28ab6a | 2347 | } |
793b883e | 2348 | out: |
e07b1aa8 | 2349 | spin_unlock(&sky2->phy_lock); |
cd28ab6a SH |
2350 | } |
2351 | ||
0f5aac70 SH |
2352 | /* Special quick link interrupt (Yukon-2 Optima only) */ |
2353 | static void sky2_qlink_intr(struct sky2_hw *hw) | |
2354 | { | |
2355 | struct sky2_port *sky2 = netdev_priv(hw->dev[0]); | |
2356 | u32 imask; | |
2357 | u16 phy; | |
2358 | ||
2359 | /* disable irq */ | |
2360 | imask = sky2_read32(hw, B0_IMSK); | |
2361 | imask &= ~Y2_IS_PHY_QLNK; | |
2362 | sky2_write32(hw, B0_IMSK, imask); | |
2363 | ||
2364 | /* reset PHY Link Detect */ | |
2365 | phy = sky2_pci_read16(hw, PSM_CONFIG_REG4); | |
a40ccc68 | 2366 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); |
0f5aac70 | 2367 | sky2_pci_write16(hw, PSM_CONFIG_REG4, phy | 1); |
a40ccc68 | 2368 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
0f5aac70 SH |
2369 | |
2370 | sky2_link_up(sky2); | |
2371 | } | |
2372 | ||
62335ab0 | 2373 | /* Transmit timeout is only called if we are running, carrier is up |
302d1252 SH |
2374 | * and tx queue is full (stopped). |
2375 | */ | |
cd28ab6a SH |
2376 | static void sky2_tx_timeout(struct net_device *dev) |
2377 | { | |
2378 | struct sky2_port *sky2 = netdev_priv(dev); | |
8cc048e3 | 2379 | struct sky2_hw *hw = sky2->hw; |
cd28ab6a | 2380 | |
6c35abae | 2381 | netif_err(sky2, timer, dev, "tx timeout\n"); |
cd28ab6a | 2382 | |
ada1db5c JP |
2383 | netdev_printk(KERN_DEBUG, dev, "transmit ring %u .. %u report=%u done=%u\n", |
2384 | sky2->tx_cons, sky2->tx_prod, | |
2385 | sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX), | |
2386 | sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE))); | |
8f24664d | 2387 | |
81906791 SH |
2388 | /* can't restart safely under softirq */ |
2389 | schedule_work(&hw->restart_work); | |
cd28ab6a SH |
2390 | } |
2391 | ||
2392 | static int sky2_change_mtu(struct net_device *dev, int new_mtu) | |
2393 | { | |
6b1a3aef SH |
2394 | struct sky2_port *sky2 = netdev_priv(dev); |
2395 | struct sky2_hw *hw = sky2->hw; | |
b628ed98 | 2396 | unsigned port = sky2->port; |
6b1a3aef SH |
2397 | int err; |
2398 | u16 ctl, mode; | |
e07b1aa8 | 2399 | u32 imask; |
cd28ab6a | 2400 | |
44dde56d | 2401 | /* MTU size outside the spec */ |
cd28ab6a SH |
2402 | if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU) |
2403 | return -EINVAL; | |
2404 | ||
44dde56d | 2405 | /* MTU > 1500 on yukon FE and FE+ not allowed */ |
05745c4a SH |
2406 | if (new_mtu > ETH_DATA_LEN && |
2407 | (hw->chip_id == CHIP_ID_YUKON_FE || | |
2408 | hw->chip_id == CHIP_ID_YUKON_FE_P)) | |
d2adf4f6 SH |
2409 | return -EINVAL; |
2410 | ||
6b1a3aef SH |
2411 | if (!netif_running(dev)) { |
2412 | dev->mtu = new_mtu; | |
f5d64037 | 2413 | netdev_update_features(dev); |
6b1a3aef SH |
2414 | return 0; |
2415 | } | |
2416 | ||
e07b1aa8 | 2417 | imask = sky2_read32(hw, B0_IMSK); |
6b1a3aef | 2418 | sky2_write32(hw, B0_IMSK, 0); |
ea589e9b | 2419 | sky2_read32(hw, B0_IMSK); |
6b1a3aef | 2420 | |
018d1c66 | 2421 | dev->trans_start = jiffies; /* prevent tx timeout */ |
bea3348e | 2422 | napi_disable(&hw->napi); |
df01093b | 2423 | netif_tx_disable(dev); |
018d1c66 | 2424 | |
e07b1aa8 SH |
2425 | synchronize_irq(hw->pdev->irq); |
2426 | ||
39dbd958 | 2427 | if (!(hw->flags & SKY2_HW_RAM_BUFFER)) |
69161611 | 2428 | sky2_set_tx_stfwd(hw, port); |
b628ed98 SH |
2429 | |
2430 | ctl = gma_read16(hw, port, GM_GP_CTRL); | |
2431 | gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA); | |
6b1a3aef SH |
2432 | sky2_rx_stop(sky2); |
2433 | sky2_rx_clean(sky2); | |
cd28ab6a SH |
2434 | |
2435 | dev->mtu = new_mtu; | |
f5d64037 | 2436 | netdev_update_features(dev); |
14d0263f | 2437 | |
8e11680f | 2438 | mode = DATA_BLIND_VAL(DATA_BLIND_DEF) | GM_SMOD_VLAN_ENA; |
2439 | if (sky2->speed > SPEED_100) | |
2440 | mode |= IPG_DATA_VAL(IPG_DATA_DEF_1000); | |
2441 | else | |
2442 | mode |= IPG_DATA_VAL(IPG_DATA_DEF_10_100); | |
6b1a3aef SH |
2443 | |
2444 | if (dev->mtu > ETH_DATA_LEN) | |
2445 | mode |= GM_SMOD_JUMBO_ENA; | |
2446 | ||
b628ed98 | 2447 | gma_write16(hw, port, GM_SERIAL_MODE, mode); |
cd28ab6a | 2448 | |
b628ed98 | 2449 | sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD); |
cd28ab6a | 2450 | |
200ac492 MM |
2451 | err = sky2_alloc_rx_skbs(sky2); |
2452 | if (!err) | |
2453 | sky2_rx_start(sky2); | |
2454 | else | |
2455 | sky2_rx_clean(sky2); | |
e07b1aa8 | 2456 | sky2_write32(hw, B0_IMSK, imask); |
018d1c66 | 2457 | |
d1d08d12 | 2458 | sky2_read32(hw, B0_Y2_SP_LISR); |
bea3348e SH |
2459 | napi_enable(&hw->napi); |
2460 | ||
1b537565 SH |
2461 | if (err) |
2462 | dev_close(dev); | |
2463 | else { | |
b628ed98 | 2464 | gma_write16(hw, port, GM_GP_CTRL, ctl); |
1b537565 | 2465 | |
1b537565 SH |
2466 | netif_wake_queue(dev); |
2467 | } | |
2468 | ||
cd28ab6a SH |
2469 | return err; |
2470 | } | |
2471 | ||
857504d0 | 2472 | static inline bool needs_copy(const struct rx_ring_info *re, |
2473 | unsigned length) | |
2474 | { | |
2475 | #ifndef CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS | |
2476 | /* Some architectures need the IP header to be aligned */ | |
2477 | if (!IS_ALIGNED(re->data_addr + ETH_HLEN, sizeof(u32))) | |
2478 | return true; | |
2479 | #endif | |
2480 | return length < copybreak; | |
2481 | } | |
2482 | ||
14d0263f SH |
2483 | /* For small just reuse existing skb for next receive */ |
2484 | static struct sk_buff *receive_copy(struct sky2_port *sky2, | |
2485 | const struct rx_ring_info *re, | |
2486 | unsigned length) | |
2487 | { | |
2488 | struct sk_buff *skb; | |
2489 | ||
89d71a66 | 2490 | skb = netdev_alloc_skb_ip_align(sky2->netdev, length); |
14d0263f | 2491 | if (likely(skb)) { |
14d0263f SH |
2492 | pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr, |
2493 | length, PCI_DMA_FROMDEVICE); | |
d626f62b | 2494 | skb_copy_from_linear_data(re->skb, skb->data, length); |
14d0263f SH |
2495 | skb->ip_summed = re->skb->ip_summed; |
2496 | skb->csum = re->skb->csum; | |
b408f94d | 2497 | skb_copy_hash(skb, re->skb); |
88dccf5b | 2498 | skb->vlan_proto = re->skb->vlan_proto; |
e072b3fa | 2499 | skb->vlan_tci = re->skb->vlan_tci; |
3f42941b | 2500 | |
14d0263f SH |
2501 | pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr, |
2502 | length, PCI_DMA_FROMDEVICE); | |
88dccf5b | 2503 | re->skb->vlan_proto = 0; |
e072b3fa | 2504 | re->skb->vlan_tci = 0; |
b408f94d | 2505 | skb_clear_hash(re->skb); |
14d0263f | 2506 | re->skb->ip_summed = CHECKSUM_NONE; |
489b10c1 | 2507 | skb_put(skb, length); |
14d0263f SH |
2508 | } |
2509 | return skb; | |
2510 | } | |
2511 | ||
2512 | /* Adjust length of skb with fragments to match received data */ | |
2513 | static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space, | |
2514 | unsigned int length) | |
2515 | { | |
2516 | int i, num_frags; | |
2517 | unsigned int size; | |
2518 | ||
2519 | /* put header into skb */ | |
2520 | size = min(length, hdr_space); | |
2521 | skb->tail += size; | |
2522 | skb->len += size; | |
2523 | length -= size; | |
2524 | ||
2525 | num_frags = skb_shinfo(skb)->nr_frags; | |
2526 | for (i = 0; i < num_frags; i++) { | |
2527 | skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; | |
2528 | ||
2529 | if (length == 0) { | |
2530 | /* don't need this page */ | |
950a5a4f | 2531 | __skb_frag_unref(frag); |
14d0263f SH |
2532 | --skb_shinfo(skb)->nr_frags; |
2533 | } else { | |
2534 | size = min(length, (unsigned) PAGE_SIZE); | |
2535 | ||
9e903e08 | 2536 | skb_frag_size_set(frag, size); |
14d0263f | 2537 | skb->data_len += size; |
7ae60b3f | 2538 | skb->truesize += PAGE_SIZE; |
14d0263f SH |
2539 | skb->len += size; |
2540 | length -= size; | |
2541 | } | |
2542 | } | |
2543 | } | |
2544 | ||
2545 | /* Normal packet - take skb from ring element and put in a new one */ | |
2546 | static struct sk_buff *receive_new(struct sky2_port *sky2, | |
2547 | struct rx_ring_info *re, | |
2548 | unsigned int length) | |
2549 | { | |
3fbd9187 | 2550 | struct sk_buff *skb; |
2551 | struct rx_ring_info nre; | |
14d0263f SH |
2552 | unsigned hdr_space = sky2->rx_data_size; |
2553 | ||
68ac3191 | 2554 | nre.skb = sky2_rx_alloc(sky2, GFP_ATOMIC); |
3fbd9187 | 2555 | if (unlikely(!nre.skb)) |
2556 | goto nobuf; | |
2557 | ||
2558 | if (sky2_rx_map_skb(sky2->hw->pdev, &nre, hdr_space)) | |
2559 | goto nomap; | |
14d0263f SH |
2560 | |
2561 | skb = re->skb; | |
2562 | sky2_rx_unmap_skb(sky2->hw->pdev, re); | |
14d0263f | 2563 | prefetch(skb->data); |
3fbd9187 | 2564 | *re = nre; |
14d0263f SH |
2565 | |
2566 | if (skb_shinfo(skb)->nr_frags) | |
2567 | skb_put_frags(skb, hdr_space, length); | |
2568 | else | |
489b10c1 | 2569 | skb_put(skb, length); |
14d0263f | 2570 | return skb; |
3fbd9187 | 2571 | |
2572 | nomap: | |
2573 | dev_kfree_skb(nre.skb); | |
2574 | nobuf: | |
2575 | return NULL; | |
14d0263f SH |
2576 | } |
2577 | ||
cd28ab6a SH |
2578 | /* |
2579 | * Receive one packet. | |
d571b694 | 2580 | * For larger packets, get new buffer. |
cd28ab6a | 2581 | */ |
497d7c86 | 2582 | static struct sk_buff *sky2_receive(struct net_device *dev, |
cd28ab6a SH |
2583 | u16 length, u32 status) |
2584 | { | |
497d7c86 | 2585 | struct sky2_port *sky2 = netdev_priv(dev); |
291ea614 | 2586 | struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next; |
79e57d32 | 2587 | struct sk_buff *skb = NULL; |
d6532232 SH |
2588 | u16 count = (status & GMR_FS_LEN) >> 16; |
2589 | ||
6c35abae JP |
2590 | netif_printk(sky2, rx_status, KERN_DEBUG, dev, |
2591 | "rx slot %u status 0x%x len %d\n", | |
2592 | sky2->rx_next, status, length); | |
cd28ab6a | 2593 | |
793b883e | 2594 | sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending; |
d70cd51a | 2595 | prefetch(sky2->rx_ring + sky2->rx_next); |
cd28ab6a | 2596 | |
df8a39de | 2597 | if (skb_vlan_tag_present(re->skb)) |
e072b3fa | 2598 | count -= VLAN_HLEN; /* Account for vlan tag */ |
2599 | ||
3b12e014 SH |
2600 | /* This chip has hardware problems that generates bogus status. |
2601 | * So do only marginal checking and expect higher level protocols | |
2602 | * to handle crap frames. | |
2603 | */ | |
2604 | if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P && | |
2605 | sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 && | |
2606 | length != count) | |
2607 | goto okay; | |
2608 | ||
42eeea01 | 2609 | if (status & GMR_FS_ANY_ERR) |
cd28ab6a SH |
2610 | goto error; |
2611 | ||
42eeea01 SH |
2612 | if (!(status & GMR_FS_RX_OK)) |
2613 | goto resubmit; | |
2614 | ||
d6532232 SH |
2615 | /* if length reported by DMA does not match PHY, packet was truncated */ |
2616 | if (length != count) | |
0885a30b | 2617 | goto error; |
71749531 | 2618 | |
3b12e014 | 2619 | okay: |
857504d0 | 2620 | if (needs_copy(re, length)) |
14d0263f SH |
2621 | skb = receive_copy(sky2, re, length); |
2622 | else | |
2623 | skb = receive_new(sky2, re, length); | |
90c30335 SH |
2624 | |
2625 | dev->stats.rx_dropped += (skb == NULL); | |
2626 | ||
793b883e | 2627 | resubmit: |
14d0263f | 2628 | sky2_rx_submit(sky2, re); |
79e57d32 | 2629 | |
cd28ab6a SH |
2630 | return skb; |
2631 | ||
2632 | error: | |
7138a0f5 | 2633 | ++dev->stats.rx_errors; |
6e15b712 | 2634 | |
6c35abae JP |
2635 | if (net_ratelimit()) |
2636 | netif_info(sky2, rx_err, dev, | |
2637 | "rx error, status 0x%x length %d\n", status, length); | |
793b883e | 2638 | |
793b883e | 2639 | goto resubmit; |
cd28ab6a SH |
2640 | } |
2641 | ||
e07b1aa8 SH |
2642 | /* Transmit complete */ |
2643 | static inline void sky2_tx_done(struct net_device *dev, u16 last) | |
13b97b74 | 2644 | { |
e07b1aa8 | 2645 | struct sky2_port *sky2 = netdev_priv(dev); |
302d1252 | 2646 | |
8a0c9228 | 2647 | if (netif_running(dev)) { |
e07b1aa8 | 2648 | sky2_tx_complete(sky2, last); |
8a0c9228 | 2649 | |
926d0977 | 2650 | /* Wake unless it's detached, and called e.g. from sky2_close() */ |
8a0c9228 MM |
2651 | if (tx_avail(sky2) > MAX_SKB_TX_LE + 4) |
2652 | netif_wake_queue(dev); | |
2653 | } | |
cd28ab6a SH |
2654 | } |
2655 | ||
37e5a243 | 2656 | static inline void sky2_skb_rx(const struct sky2_port *sky2, |
e072b3fa | 2657 | struct sk_buff *skb) |
37e5a243 | 2658 | { |
37e5a243 SH |
2659 | if (skb->ip_summed == CHECKSUM_NONE) |
2660 | netif_receive_skb(skb); | |
2661 | else | |
2662 | napi_gro_receive(&sky2->hw->napi, skb); | |
2663 | } | |
2664 | ||
bf15fe99 SH |
2665 | static inline void sky2_rx_done(struct sky2_hw *hw, unsigned port, |
2666 | unsigned packets, unsigned bytes) | |
2667 | { | |
0885a30b | 2668 | struct net_device *dev = hw->dev[port]; |
2669 | struct sky2_port *sky2 = netdev_priv(dev); | |
bf15fe99 | 2670 | |
0885a30b | 2671 | if (packets == 0) |
2672 | return; | |
2673 | ||
2674 | u64_stats_update_begin(&sky2->rx_stats.syncp); | |
2675 | sky2->rx_stats.packets += packets; | |
2676 | sky2->rx_stats.bytes += bytes; | |
2677 | u64_stats_update_end(&sky2->rx_stats.syncp); | |
2678 | ||
2679 | dev->last_rx = jiffies; | |
2680 | sky2_rx_update(netdev_priv(dev), rxqaddr[port]); | |
bf15fe99 SH |
2681 | } |
2682 | ||
375c5688 | 2683 | static void sky2_rx_checksum(struct sky2_port *sky2, u32 status) |
2684 | { | |
2685 | /* If this happens then driver assuming wrong format for chip type */ | |
2686 | BUG_ON(sky2->hw->flags & SKY2_HW_NEW_LE); | |
2687 | ||
2688 | /* Both checksum counters are programmed to start at | |
2689 | * the same offset, so unless there is a problem they | |
2690 | * should match. This failure is an early indication that | |
2691 | * hardware receive checksumming won't work. | |
2692 | */ | |
2693 | if (likely((u16)(status >> 16) == (u16)status)) { | |
2694 | struct sk_buff *skb = sky2->rx_ring[sky2->rx_next].skb; | |
2695 | skb->ip_summed = CHECKSUM_COMPLETE; | |
2696 | skb->csum = le16_to_cpu(status); | |
2697 | } else { | |
2698 | dev_notice(&sky2->hw->pdev->dev, | |
2699 | "%s: receive checksum problem (status = %#x)\n", | |
2700 | sky2->netdev->name, status); | |
2701 | ||
f5d64037 MM |
2702 | /* Disable checksum offload |
2703 | * It will be reenabled on next ndo_set_features, but if it's | |
2704 | * really broken, will get disabled again | |
2705 | */ | |
2706 | sky2->netdev->features &= ~NETIF_F_RXCSUM; | |
375c5688 | 2707 | sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), |
2708 | BMU_DIS_RX_CHKSUM); | |
2709 | } | |
2710 | } | |
2711 | ||
e072b3fa | 2712 | static void sky2_rx_tag(struct sky2_port *sky2, u16 length) |
2713 | { | |
2714 | struct sk_buff *skb; | |
2715 | ||
2716 | skb = sky2->rx_ring[sky2->rx_next].skb; | |
86a9bad3 | 2717 | __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), be16_to_cpu(length)); |
e072b3fa | 2718 | } |
2719 | ||
bf73130d SH |
2720 | static void sky2_rx_hash(struct sky2_port *sky2, u32 status) |
2721 | { | |
2722 | struct sk_buff *skb; | |
2723 | ||
2724 | skb = sky2->rx_ring[sky2->rx_next].skb; | |
b408f94d | 2725 | skb_set_hash(skb, le32_to_cpu(status), PKT_HASH_TYPE_L3); |
bf73130d SH |
2726 | } |
2727 | ||
e07b1aa8 | 2728 | /* Process status response ring */ |
26691830 | 2729 | static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx) |
cd28ab6a | 2730 | { |
e07b1aa8 | 2731 | int work_done = 0; |
bf15fe99 SH |
2732 | unsigned int total_bytes[2] = { 0 }; |
2733 | unsigned int total_packets[2] = { 0 }; | |
a8fd6266 | 2734 | |
21ceda26 EB |
2735 | if (to_do <= 0) |
2736 | return work_done; | |
2737 | ||
af2a58ac | 2738 | rmb(); |
26691830 | 2739 | do { |
55c9dd35 | 2740 | struct sky2_port *sky2; |
13210ce5 | 2741 | struct sky2_status_le *le = hw->st_le + hw->st_idx; |
ab5adecb | 2742 | unsigned port; |
13210ce5 | 2743 | struct net_device *dev; |
cd28ab6a | 2744 | struct sk_buff *skb; |
cd28ab6a SH |
2745 | u32 status; |
2746 | u16 length; | |
ab5adecb SH |
2747 | u8 opcode = le->opcode; |
2748 | ||
2749 | if (!(opcode & HW_OWNER)) | |
2750 | break; | |
cd28ab6a | 2751 | |
efe91932 | 2752 | hw->st_idx = RING_NEXT(hw->st_idx, hw->st_size); |
bea86103 | 2753 | |
ab5adecb | 2754 | port = le->css & CSS_LINK_BIT; |
69161611 | 2755 | dev = hw->dev[port]; |
13210ce5 | 2756 | sky2 = netdev_priv(dev); |
f65b138c SH |
2757 | length = le16_to_cpu(le->length); |
2758 | status = le32_to_cpu(le->status); | |
cd28ab6a | 2759 | |
ab5adecb SH |
2760 | le->opcode = 0; |
2761 | switch (opcode & ~HW_OWNER) { | |
cd28ab6a | 2762 | case OP_RXSTAT: |
bf15fe99 SH |
2763 | total_packets[port]++; |
2764 | total_bytes[port] += length; | |
90c30335 | 2765 | |
497d7c86 | 2766 | skb = sky2_receive(dev, length, status); |
90c30335 | 2767 | if (!skb) |
55c9dd35 | 2768 | break; |
13210ce5 | 2769 | |
69161611 | 2770 | /* This chip reports checksum status differently */ |
05745c4a | 2771 | if (hw->flags & SKY2_HW_NEW_LE) { |
f5d64037 | 2772 | if ((dev->features & NETIF_F_RXCSUM) && |
69161611 SH |
2773 | (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) && |
2774 | (le->css & CSS_TCPUDPCSOK)) | |
2775 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
2776 | else | |
2777 | skb->ip_summed = CHECKSUM_NONE; | |
2778 | } | |
2779 | ||
13210ce5 | 2780 | skb->protocol = eth_type_trans(skb, dev); |
e072b3fa | 2781 | sky2_skb_rx(sky2, skb); |
13210ce5 | 2782 | |
22e11703 | 2783 | /* Stop after net poll weight */ |
13210ce5 SH |
2784 | if (++work_done >= to_do) |
2785 | goto exit_loop; | |
cd28ab6a SH |
2786 | break; |
2787 | ||
d1f13708 | 2788 | case OP_RXVLAN: |
e072b3fa | 2789 | sky2_rx_tag(sky2, length); |
d1f13708 SH |
2790 | break; |
2791 | ||
2792 | case OP_RXCHKSVLAN: | |
e072b3fa | 2793 | sky2_rx_tag(sky2, length); |
d1f13708 | 2794 | /* fall through */ |
cd28ab6a | 2795 | case OP_RXCHKS: |
f5d64037 | 2796 | if (likely(dev->features & NETIF_F_RXCSUM)) |
375c5688 | 2797 | sky2_rx_checksum(sky2, status); |
cd28ab6a SH |
2798 | break; |
2799 | ||
bf73130d SH |
2800 | case OP_RSS_HASH: |
2801 | sky2_rx_hash(sky2, status); | |
2802 | break; | |
2803 | ||
cd28ab6a | 2804 | case OP_TXINDEXLE: |
13b97b74 | 2805 | /* TX index reports status for both ports */ |
f55925d7 | 2806 | sky2_tx_done(hw->dev[0], status & 0xfff); |
e07b1aa8 SH |
2807 | if (hw->dev[1]) |
2808 | sky2_tx_done(hw->dev[1], | |
2809 | ((status >> 24) & 0xff) | |
2810 | | (u16)(length & 0xf) << 8); | |
cd28ab6a SH |
2811 | break; |
2812 | ||
cd28ab6a SH |
2813 | default: |
2814 | if (net_ratelimit()) | |
fe3881cf | 2815 | pr_warn("unknown status opcode 0x%x\n", opcode); |
cd28ab6a | 2816 | } |
26691830 | 2817 | } while (hw->st_idx != idx); |
cd28ab6a | 2818 | |
fe2a24df SH |
2819 | /* Fully processed status ring so clear irq */ |
2820 | sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ); | |
2821 | ||
13210ce5 | 2822 | exit_loop: |
bf15fe99 SH |
2823 | sky2_rx_done(hw, 0, total_packets[0], total_bytes[0]); |
2824 | sky2_rx_done(hw, 1, total_packets[1], total_bytes[1]); | |
22e11703 | 2825 | |
e07b1aa8 | 2826 | return work_done; |
cd28ab6a SH |
2827 | } |
2828 | ||
2829 | static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status) | |
2830 | { | |
2831 | struct net_device *dev = hw->dev[port]; | |
2832 | ||
3be92a70 | 2833 | if (net_ratelimit()) |
ada1db5c | 2834 | netdev_info(dev, "hw error interrupt status 0x%x\n", status); |
cd28ab6a SH |
2835 | |
2836 | if (status & Y2_IS_PAR_RD1) { | |
3be92a70 | 2837 | if (net_ratelimit()) |
ada1db5c | 2838 | netdev_err(dev, "ram data read parity error\n"); |
cd28ab6a SH |
2839 | /* Clear IRQ */ |
2840 | sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR); | |
2841 | } | |
2842 | ||
2843 | if (status & Y2_IS_PAR_WR1) { | |
3be92a70 | 2844 | if (net_ratelimit()) |
ada1db5c | 2845 | netdev_err(dev, "ram data write parity error\n"); |
cd28ab6a SH |
2846 | |
2847 | sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR); | |
2848 | } | |
2849 | ||
2850 | if (status & Y2_IS_PAR_MAC1) { | |
3be92a70 | 2851 | if (net_ratelimit()) |
ada1db5c | 2852 | netdev_err(dev, "MAC parity error\n"); |
cd28ab6a SH |
2853 | sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE); |
2854 | } | |
2855 | ||
2856 | if (status & Y2_IS_PAR_RX1) { | |
3be92a70 | 2857 | if (net_ratelimit()) |
ada1db5c | 2858 | netdev_err(dev, "RX parity error\n"); |
cd28ab6a SH |
2859 | sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR); |
2860 | } | |
2861 | ||
2862 | if (status & Y2_IS_TCP_TXA1) { | |
3be92a70 | 2863 | if (net_ratelimit()) |
ada1db5c | 2864 | netdev_err(dev, "TCP segmentation error\n"); |
cd28ab6a SH |
2865 | sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP); |
2866 | } | |
2867 | } | |
2868 | ||
2869 | static void sky2_hw_intr(struct sky2_hw *hw) | |
2870 | { | |
555382cb | 2871 | struct pci_dev *pdev = hw->pdev; |
cd28ab6a | 2872 | u32 status = sky2_read32(hw, B0_HWE_ISRC); |
555382cb SH |
2873 | u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK); |
2874 | ||
2875 | status &= hwmsk; | |
cd28ab6a | 2876 | |
793b883e | 2877 | if (status & Y2_IS_TIST_OV) |
cd28ab6a | 2878 | sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ); |
cd28ab6a SH |
2879 | |
2880 | if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) { | |
793b883e SH |
2881 | u16 pci_err; |
2882 | ||
a40ccc68 | 2883 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); |
b32f40c4 | 2884 | pci_err = sky2_pci_read16(hw, PCI_STATUS); |
3be92a70 | 2885 | if (net_ratelimit()) |
555382cb | 2886 | dev_err(&pdev->dev, "PCI hardware error (0x%x)\n", |
b02a9258 | 2887 | pci_err); |
cd28ab6a | 2888 | |
b32f40c4 | 2889 | sky2_pci_write16(hw, PCI_STATUS, |
167f53d0 | 2890 | pci_err | PCI_STATUS_ERROR_BITS); |
a40ccc68 | 2891 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
cd28ab6a SH |
2892 | } |
2893 | ||
2894 | if (status & Y2_IS_PCI_EXP) { | |
d571b694 | 2895 | /* PCI-Express uncorrectable Error occurred */ |
555382cb | 2896 | u32 err; |
cd28ab6a | 2897 | |
a40ccc68 | 2898 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); |
7782c8c4 SH |
2899 | err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS); |
2900 | sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS, | |
2901 | 0xfffffffful); | |
3be92a70 | 2902 | if (net_ratelimit()) |
555382cb | 2903 | dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err); |
cf06ffb4 | 2904 | |
7782c8c4 | 2905 | sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS); |
a40ccc68 | 2906 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
cd28ab6a SH |
2907 | } |
2908 | ||
2909 | if (status & Y2_HWE_L1_MASK) | |
2910 | sky2_hw_error(hw, 0, status); | |
2911 | status >>= 8; | |
2912 | if (status & Y2_HWE_L1_MASK) | |
2913 | sky2_hw_error(hw, 1, status); | |
2914 | } | |
2915 | ||
2916 | static void sky2_mac_intr(struct sky2_hw *hw, unsigned port) | |
2917 | { | |
2918 | struct net_device *dev = hw->dev[port]; | |
2919 | struct sky2_port *sky2 = netdev_priv(dev); | |
2920 | u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC)); | |
2921 | ||
6c35abae | 2922 | netif_info(sky2, intr, dev, "mac interrupt status 0x%x\n", status); |
cd28ab6a | 2923 | |
a3caeada SH |
2924 | if (status & GM_IS_RX_CO_OV) |
2925 | gma_read16(hw, port, GM_RX_IRQ_SRC); | |
2926 | ||
2927 | if (status & GM_IS_TX_CO_OV) | |
2928 | gma_read16(hw, port, GM_TX_IRQ_SRC); | |
2929 | ||
cd28ab6a | 2930 | if (status & GM_IS_RX_FF_OR) { |
7138a0f5 | 2931 | ++dev->stats.rx_fifo_errors; |
cd28ab6a SH |
2932 | sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO); |
2933 | } | |
2934 | ||
2935 | if (status & GM_IS_TX_FF_UR) { | |
7138a0f5 | 2936 | ++dev->stats.tx_fifo_errors; |
cd28ab6a SH |
2937 | sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU); |
2938 | } | |
cd28ab6a SH |
2939 | } |
2940 | ||
40b01727 | 2941 | /* This should never happen it is a bug. */ |
c119731d | 2942 | static void sky2_le_error(struct sky2_hw *hw, unsigned port, u16 q) |
d257924e SH |
2943 | { |
2944 | struct net_device *dev = hw->dev[port]; | |
c119731d | 2945 | u16 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX)); |
d257924e | 2946 | |
ada1db5c | 2947 | dev_err(&hw->pdev->dev, "%s: descriptor error q=%#x get=%u put=%u\n", |
c119731d SH |
2948 | dev->name, (unsigned) q, (unsigned) idx, |
2949 | (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX))); | |
d257924e | 2950 | |
40b01727 | 2951 | sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK); |
d257924e | 2952 | } |
cd28ab6a | 2953 | |
75e80683 SH |
2954 | static int sky2_rx_hung(struct net_device *dev) |
2955 | { | |
2956 | struct sky2_port *sky2 = netdev_priv(dev); | |
2957 | struct sky2_hw *hw = sky2->hw; | |
2958 | unsigned port = sky2->port; | |
2959 | unsigned rxq = rxqaddr[port]; | |
2960 | u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP)); | |
2961 | u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV)); | |
2962 | u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP)); | |
2963 | u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL)); | |
2964 | ||
2965 | /* If idle and MAC or PCI is stuck */ | |
2966 | if (sky2->check.last == dev->last_rx && | |
2967 | ((mac_rp == sky2->check.mac_rp && | |
2968 | mac_lev != 0 && mac_lev >= sky2->check.mac_lev) || | |
2969 | /* Check if the PCI RX hang */ | |
2970 | (fifo_rp == sky2->check.fifo_rp && | |
2971 | fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) { | |
ada1db5c JP |
2972 | netdev_printk(KERN_DEBUG, dev, |
2973 | "hung mac %d:%d fifo %d (%d:%d)\n", | |
2974 | mac_lev, mac_rp, fifo_lev, | |
2975 | fifo_rp, sky2_read8(hw, Q_ADDR(rxq, Q_WP))); | |
75e80683 SH |
2976 | return 1; |
2977 | } else { | |
2978 | sky2->check.last = dev->last_rx; | |
2979 | sky2->check.mac_rp = mac_rp; | |
2980 | sky2->check.mac_lev = mac_lev; | |
2981 | sky2->check.fifo_rp = fifo_rp; | |
2982 | sky2->check.fifo_lev = fifo_lev; | |
2983 | return 0; | |
2984 | } | |
2985 | } | |
2986 | ||
32c2c300 | 2987 | static void sky2_watchdog(unsigned long arg) |
d27ed387 | 2988 | { |
01bd7564 | 2989 | struct sky2_hw *hw = (struct sky2_hw *) arg; |
d27ed387 | 2990 | |
75e80683 | 2991 | /* Check for lost IRQ once a second */ |
32c2c300 | 2992 | if (sky2_read32(hw, B0_ISRC)) { |
bea3348e | 2993 | napi_schedule(&hw->napi); |
75e80683 SH |
2994 | } else { |
2995 | int i, active = 0; | |
2996 | ||
2997 | for (i = 0; i < hw->ports; i++) { | |
bea3348e | 2998 | struct net_device *dev = hw->dev[i]; |
75e80683 SH |
2999 | if (!netif_running(dev)) |
3000 | continue; | |
3001 | ++active; | |
3002 | ||
3003 | /* For chips with Rx FIFO, check if stuck */ | |
39dbd958 | 3004 | if ((hw->flags & SKY2_HW_RAM_BUFFER) && |
75e80683 | 3005 | sky2_rx_hung(dev)) { |
ada1db5c | 3006 | netdev_info(dev, "receiver hang detected\n"); |
75e80683 SH |
3007 | schedule_work(&hw->restart_work); |
3008 | return; | |
3009 | } | |
3010 | } | |
3011 | ||
3012 | if (active == 0) | |
3013 | return; | |
32c2c300 | 3014 | } |
01bd7564 | 3015 | |
75e80683 | 3016 | mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ)); |
d27ed387 SH |
3017 | } |
3018 | ||
40b01727 SH |
3019 | /* Hardware/software error handling */ |
3020 | static void sky2_err_intr(struct sky2_hw *hw, u32 status) | |
cd28ab6a | 3021 | { |
40b01727 SH |
3022 | if (net_ratelimit()) |
3023 | dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status); | |
cd28ab6a | 3024 | |
1e5f1283 SH |
3025 | if (status & Y2_IS_HW_ERR) |
3026 | sky2_hw_intr(hw); | |
d257924e | 3027 | |
1e5f1283 SH |
3028 | if (status & Y2_IS_IRQ_MAC1) |
3029 | sky2_mac_intr(hw, 0); | |
cd28ab6a | 3030 | |
1e5f1283 SH |
3031 | if (status & Y2_IS_IRQ_MAC2) |
3032 | sky2_mac_intr(hw, 1); | |
cd28ab6a | 3033 | |
1e5f1283 | 3034 | if (status & Y2_IS_CHK_RX1) |
c119731d | 3035 | sky2_le_error(hw, 0, Q_R1); |
d257924e | 3036 | |
1e5f1283 | 3037 | if (status & Y2_IS_CHK_RX2) |
c119731d | 3038 | sky2_le_error(hw, 1, Q_R2); |
d257924e | 3039 | |
1e5f1283 | 3040 | if (status & Y2_IS_CHK_TXA1) |
c119731d | 3041 | sky2_le_error(hw, 0, Q_XA1); |
d257924e | 3042 | |
1e5f1283 | 3043 | if (status & Y2_IS_CHK_TXA2) |
c119731d | 3044 | sky2_le_error(hw, 1, Q_XA2); |
40b01727 SH |
3045 | } |
3046 | ||
bea3348e | 3047 | static int sky2_poll(struct napi_struct *napi, int work_limit) |
40b01727 | 3048 | { |
bea3348e | 3049 | struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi); |
40b01727 | 3050 | u32 status = sky2_read32(hw, B0_Y2_SP_EISR); |
6f535763 | 3051 | int work_done = 0; |
26691830 | 3052 | u16 idx; |
40b01727 SH |
3053 | |
3054 | if (unlikely(status & Y2_IS_ERROR)) | |
3055 | sky2_err_intr(hw, status); | |
3056 | ||
3057 | if (status & Y2_IS_IRQ_PHY1) | |
3058 | sky2_phy_intr(hw, 0); | |
3059 | ||
3060 | if (status & Y2_IS_IRQ_PHY2) | |
3061 | sky2_phy_intr(hw, 1); | |
cd28ab6a | 3062 | |
0f5aac70 SH |
3063 | if (status & Y2_IS_PHY_QLNK) |
3064 | sky2_qlink_intr(hw); | |
3065 | ||
26691830 SH |
3066 | while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) { |
3067 | work_done += sky2_status_intr(hw, work_limit - work_done, idx); | |
6f535763 DM |
3068 | |
3069 | if (work_done >= work_limit) | |
26691830 SH |
3070 | goto done; |
3071 | } | |
6f535763 | 3072 | |
26691830 SH |
3073 | napi_complete(napi); |
3074 | sky2_read32(hw, B0_Y2_SP_LISR); | |
3075 | done: | |
6f535763 | 3076 | |
bea3348e | 3077 | return work_done; |
e07b1aa8 SH |
3078 | } |
3079 | ||
7d12e780 | 3080 | static irqreturn_t sky2_intr(int irq, void *dev_id) |
e07b1aa8 SH |
3081 | { |
3082 | struct sky2_hw *hw = dev_id; | |
e07b1aa8 SH |
3083 | u32 status; |
3084 | ||
3085 | /* Reading this mask interrupts as side effect */ | |
3086 | status = sky2_read32(hw, B0_Y2_SP_ISRC2); | |
d663d181 ML |
3087 | if (status == 0 || status == ~0) { |
3088 | sky2_write32(hw, B0_Y2_SP_ICR, 2); | |
e07b1aa8 | 3089 | return IRQ_NONE; |
d663d181 | 3090 | } |
793b883e | 3091 | |
e07b1aa8 | 3092 | prefetch(&hw->st_le[hw->st_idx]); |
bea3348e SH |
3093 | |
3094 | napi_schedule(&hw->napi); | |
793b883e | 3095 | |
cd28ab6a SH |
3096 | return IRQ_HANDLED; |
3097 | } | |
3098 | ||
3099 | #ifdef CONFIG_NET_POLL_CONTROLLER | |
3100 | static void sky2_netpoll(struct net_device *dev) | |
3101 | { | |
3102 | struct sky2_port *sky2 = netdev_priv(dev); | |
3103 | ||
bea3348e | 3104 | napi_schedule(&sky2->hw->napi); |
cd28ab6a SH |
3105 | } |
3106 | #endif | |
3107 | ||
3108 | /* Chip internal frequency for clock calculations */ | |
05745c4a | 3109 | static u32 sky2_mhz(const struct sky2_hw *hw) |
cd28ab6a | 3110 | { |
793b883e | 3111 | switch (hw->chip_id) { |
cd28ab6a | 3112 | case CHIP_ID_YUKON_EC: |
5a5b1ea0 | 3113 | case CHIP_ID_YUKON_EC_U: |
93745494 | 3114 | case CHIP_ID_YUKON_EX: |
ed4d4161 | 3115 | case CHIP_ID_YUKON_SUPR: |
0ce8b98d | 3116 | case CHIP_ID_YUKON_UL_2: |
0f5aac70 | 3117 | case CHIP_ID_YUKON_OPT: |
4fb99cd6 | 3118 | case CHIP_ID_YUKON_PRM: |
3119 | case CHIP_ID_YUKON_OP_2: | |
05745c4a SH |
3120 | return 125; |
3121 | ||
cd28ab6a | 3122 | case CHIP_ID_YUKON_FE: |
05745c4a SH |
3123 | return 100; |
3124 | ||
3125 | case CHIP_ID_YUKON_FE_P: | |
3126 | return 50; | |
3127 | ||
3128 | case CHIP_ID_YUKON_XL: | |
3129 | return 156; | |
3130 | ||
3131 | default: | |
3132 | BUG(); | |
cd28ab6a SH |
3133 | } |
3134 | } | |
3135 | ||
fb17358f | 3136 | static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us) |
cd28ab6a | 3137 | { |
fb17358f | 3138 | return sky2_mhz(hw) * us; |
cd28ab6a SH |
3139 | } |
3140 | ||
fb17358f | 3141 | static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk) |
cd28ab6a | 3142 | { |
fb17358f | 3143 | return clk / sky2_mhz(hw); |
cd28ab6a SH |
3144 | } |
3145 | ||
fb17358f | 3146 | |
853e3f4c | 3147 | static int sky2_init(struct sky2_hw *hw) |
cd28ab6a | 3148 | { |
b89165f2 | 3149 | u8 t8; |
cd28ab6a | 3150 | |
167f53d0 | 3151 | /* Enable all clocks and check for bad PCI access */ |
b32f40c4 | 3152 | sky2_pci_write32(hw, PCI_DEV_REG3, 0); |
451af335 | 3153 | |
cd28ab6a | 3154 | sky2_write8(hw, B0_CTST, CS_RST_CLR); |
08c06d8a | 3155 | |
cd28ab6a | 3156 | hw->chip_id = sky2_read8(hw, B2_CHIP_ID); |
ea76e635 SH |
3157 | hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4; |
3158 | ||
060b946c | 3159 | switch (hw->chip_id) { |
ea76e635 | 3160 | case CHIP_ID_YUKON_XL: |
39dbd958 | 3161 | hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY; |
bf73130d SH |
3162 | if (hw->chip_rev < CHIP_REV_YU_XL_A2) |
3163 | hw->flags |= SKY2_HW_RSS_BROKEN; | |
ea76e635 SH |
3164 | break; |
3165 | ||
3166 | case CHIP_ID_YUKON_EC_U: | |
3167 | hw->flags = SKY2_HW_GIGABIT | |
3168 | | SKY2_HW_NEWER_PHY | |
3169 | | SKY2_HW_ADV_POWER_CTL; | |
3170 | break; | |
3171 | ||
3172 | case CHIP_ID_YUKON_EX: | |
3173 | hw->flags = SKY2_HW_GIGABIT | |
3174 | | SKY2_HW_NEWER_PHY | |
3175 | | SKY2_HW_NEW_LE | |
aa5ca96c | 3176 | | SKY2_HW_ADV_POWER_CTL |
3177 | | SKY2_HW_RSS_CHKSUM; | |
ea76e635 SH |
3178 | |
3179 | /* New transmit checksum */ | |
3180 | if (hw->chip_rev != CHIP_REV_YU_EX_B0) | |
3181 | hw->flags |= SKY2_HW_AUTO_TX_SUM; | |
3182 | break; | |
3183 | ||
3184 | case CHIP_ID_YUKON_EC: | |
3185 | /* This rev is really old, and requires untested workarounds */ | |
3186 | if (hw->chip_rev == CHIP_REV_YU_EC_A1) { | |
3187 | dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n"); | |
3188 | return -EOPNOTSUPP; | |
3189 | } | |
bf73130d | 3190 | hw->flags = SKY2_HW_GIGABIT | SKY2_HW_RSS_BROKEN; |
ea76e635 SH |
3191 | break; |
3192 | ||
3193 | case CHIP_ID_YUKON_FE: | |
bf73130d | 3194 | hw->flags = SKY2_HW_RSS_BROKEN; |
ea76e635 SH |
3195 | break; |
3196 | ||
05745c4a SH |
3197 | case CHIP_ID_YUKON_FE_P: |
3198 | hw->flags = SKY2_HW_NEWER_PHY | |
3199 | | SKY2_HW_NEW_LE | |
3200 | | SKY2_HW_AUTO_TX_SUM | |
3201 | | SKY2_HW_ADV_POWER_CTL; | |
86aa7785 SH |
3202 | |
3203 | /* The workaround for status conflicts VLAN tag detection. */ | |
3204 | if (hw->chip_rev == CHIP_REV_YU_FE2_A0) | |
aa5ca96c | 3205 | hw->flags |= SKY2_HW_VLAN_BROKEN | SKY2_HW_RSS_CHKSUM; |
05745c4a | 3206 | break; |
ed4d4161 SH |
3207 | |
3208 | case CHIP_ID_YUKON_SUPR: | |
3209 | hw->flags = SKY2_HW_GIGABIT | |
3210 | | SKY2_HW_NEWER_PHY | |
3211 | | SKY2_HW_NEW_LE | |
3212 | | SKY2_HW_AUTO_TX_SUM | |
3213 | | SKY2_HW_ADV_POWER_CTL; | |
aa5ca96c | 3214 | |
3215 | if (hw->chip_rev == CHIP_REV_YU_SU_A0) | |
3216 | hw->flags |= SKY2_HW_RSS_CHKSUM; | |
ed4d4161 SH |
3217 | break; |
3218 | ||
0ce8b98d | 3219 | case CHIP_ID_YUKON_UL_2: |
b338682d TI |
3220 | hw->flags = SKY2_HW_GIGABIT |
3221 | | SKY2_HW_ADV_POWER_CTL; | |
3222 | break; | |
3223 | ||
0f5aac70 | 3224 | case CHIP_ID_YUKON_OPT: |
4fb99cd6 | 3225 | case CHIP_ID_YUKON_PRM: |
3226 | case CHIP_ID_YUKON_OP_2: | |
0ce8b98d | 3227 | hw->flags = SKY2_HW_GIGABIT |
b338682d | 3228 | | SKY2_HW_NEW_LE |
0ce8b98d SH |
3229 | | SKY2_HW_ADV_POWER_CTL; |
3230 | break; | |
3231 | ||
ea76e635 | 3232 | default: |
b02a9258 SH |
3233 | dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n", |
3234 | hw->chip_id); | |
cd28ab6a SH |
3235 | return -EOPNOTSUPP; |
3236 | } | |
3237 | ||
ea76e635 SH |
3238 | hw->pmd_type = sky2_read8(hw, B2_PMD_TYP); |
3239 | if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P') | |
3240 | hw->flags |= SKY2_HW_FIBRE_PHY; | |
290d4de5 | 3241 | |
e3173832 SH |
3242 | hw->ports = 1; |
3243 | t8 = sky2_read8(hw, B2_Y2_HW_RES); | |
3244 | if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) { | |
3245 | if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC)) | |
3246 | ++hw->ports; | |
3247 | } | |
3248 | ||
74a61ebf MM |
3249 | if (sky2_read8(hw, B2_E_0)) |
3250 | hw->flags |= SKY2_HW_RAM_BUFFER; | |
3251 | ||
e3173832 SH |
3252 | return 0; |
3253 | } | |
3254 | ||
3255 | static void sky2_reset(struct sky2_hw *hw) | |
3256 | { | |
555382cb | 3257 | struct pci_dev *pdev = hw->pdev; |
e3173832 | 3258 | u16 status; |
1a10ccae | 3259 | int i; |
555382cb | 3260 | u32 hwe_mask = Y2_HWE_ALL_MASK; |
e3173832 | 3261 | |
cd28ab6a | 3262 | /* disable ASF */ |
acd12dde | 3263 | if (hw->chip_id == CHIP_ID_YUKON_EX |
3264 | || hw->chip_id == CHIP_ID_YUKON_SUPR) { | |
3265 | sky2_write32(hw, CPU_WDOG, 0); | |
4f44d8ba SH |
3266 | status = sky2_read16(hw, HCU_CCSR); |
3267 | status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE | | |
3268 | HCU_CCSR_UC_STATE_MSK); | |
acd12dde | 3269 | /* |
3270 | * CPU clock divider shouldn't be used because | |
3271 | * - ASF firmware may malfunction | |
3272 | * - Yukon-Supreme: Parallel FLASH doesn't support divided clocks | |
3273 | */ | |
3274 | status &= ~HCU_CCSR_CPU_CLK_DIVIDE_MSK; | |
4f44d8ba | 3275 | sky2_write16(hw, HCU_CCSR, status); |
acd12dde | 3276 | sky2_write32(hw, CPU_WDOG, 0); |
4f44d8ba SH |
3277 | } else |
3278 | sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET); | |
3279 | sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE); | |
cd28ab6a SH |
3280 | |
3281 | /* do a SW reset */ | |
3282 | sky2_write8(hw, B0_CTST, CS_RST_SET); | |
3283 | sky2_write8(hw, B0_CTST, CS_RST_CLR); | |
3284 | ||
ac93a394 SH |
3285 | /* allow writes to PCI config */ |
3286 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); | |
3287 | ||
cd28ab6a | 3288 | /* clear PCI errors, if any */ |
b32f40c4 | 3289 | status = sky2_pci_read16(hw, PCI_STATUS); |
167f53d0 | 3290 | status |= PCI_STATUS_ERROR_BITS; |
b32f40c4 | 3291 | sky2_pci_write16(hw, PCI_STATUS, status); |
cd28ab6a SH |
3292 | |
3293 | sky2_write8(hw, B0_CTST, CS_MRST_CLR); | |
3294 | ||
1a10ccae | 3295 | if (pci_is_pcie(pdev)) { |
7782c8c4 SH |
3296 | sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS, |
3297 | 0xfffffffful); | |
555382cb SH |
3298 | |
3299 | /* If error bit is stuck on ignore it */ | |
3300 | if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP) | |
3301 | dev_info(&pdev->dev, "ignoring stuck error report bit\n"); | |
7782c8c4 | 3302 | else |
555382cb SH |
3303 | hwe_mask |= Y2_IS_PCI_EXP; |
3304 | } | |
cd28ab6a | 3305 | |
ae306cca | 3306 | sky2_power_on(hw); |
a40ccc68 | 3307 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
cd28ab6a SH |
3308 | |
3309 | for (i = 0; i < hw->ports; i++) { | |
3310 | sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET); | |
3311 | sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR); | |
69161611 | 3312 | |
ed4d4161 SH |
3313 | if (hw->chip_id == CHIP_ID_YUKON_EX || |
3314 | hw->chip_id == CHIP_ID_YUKON_SUPR) | |
69161611 SH |
3315 | sky2_write16(hw, SK_REG(i, GMAC_CTRL), |
3316 | GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON | |
3317 | | GMC_BYP_RETR_ON); | |
877c8570 SH |
3318 | |
3319 | } | |
3320 | ||
3321 | if (hw->chip_id == CHIP_ID_YUKON_SUPR && hw->chip_rev > CHIP_REV_YU_SU_B0) { | |
3322 | /* enable MACSec clock gating */ | |
3323 | sky2_pci_write32(hw, PCI_DEV_REG3, P_CLK_MACSEC_DIS); | |
cd28ab6a SH |
3324 | } |
3325 | ||
4fb99cd6 | 3326 | if (hw->chip_id == CHIP_ID_YUKON_OPT || |
3327 | hw->chip_id == CHIP_ID_YUKON_PRM || | |
3328 | hw->chip_id == CHIP_ID_YUKON_OP_2) { | |
0f5aac70 | 3329 | u16 reg; |
0f5aac70 | 3330 | |
4fb99cd6 | 3331 | if (hw->chip_id == CHIP_ID_YUKON_OPT && hw->chip_rev == 0) { |
0f5aac70 SH |
3332 | /* disable PCI-E PHY power down (set PHY reg 0x80, bit 7 */ |
3333 | sky2_write32(hw, Y2_PEX_PHY_DATA, (0x80UL << 16) | (1 << 7)); | |
3334 | ||
3335 | /* set PHY Link Detect Timer to 1.1 second (11x 100ms) */ | |
3336 | reg = 10; | |
4fb99cd6 | 3337 | |
3338 | /* re-enable PEX PM in PEX PHY debug reg. 8 (clear bit 12) */ | |
3339 | sky2_write32(hw, Y2_PEX_PHY_DATA, PEX_DB_ACCESS | (0x08UL << 16)); | |
0f5aac70 SH |
3340 | } else { |
3341 | /* set PHY Link Detect Timer to 0.4 second (4x 100ms) */ | |
3342 | reg = 3; | |
3343 | } | |
3344 | ||
3345 | reg <<= PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE; | |
4fb99cd6 | 3346 | reg |= PSM_CONFIG_REG4_RST_PHY_LINK_DETECT; |
0f5aac70 SH |
3347 | |
3348 | /* reset PHY Link Detect */ | |
a40ccc68 | 3349 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON); |
0f5aac70 SH |
3350 | sky2_pci_write16(hw, PSM_CONFIG_REG4, reg); |
3351 | ||
0f5aac70 SH |
3352 | /* check if PSMv2 was running before */ |
3353 | reg = sky2_pci_read16(hw, PSM_CONFIG_REG3); | |
1a10ccae | 3354 | if (reg & PCI_EXP_LNKCTL_ASPMC) |
0f5aac70 | 3355 | /* restore the PCIe Link Control register */ |
1a10ccae JM |
3356 | sky2_pci_write16(hw, pdev->pcie_cap + PCI_EXP_LNKCTL, |
3357 | reg); | |
3358 | ||
0e767324 ML |
3359 | if (hw->chip_id == CHIP_ID_YUKON_PRM && |
3360 | hw->chip_rev == CHIP_REV_YU_PRM_A0) { | |
3361 | /* change PHY Interrupt polarity to low active */ | |
3362 | reg = sky2_read16(hw, GPHY_CTRL); | |
3363 | sky2_write16(hw, GPHY_CTRL, reg | GPC_INTPOL); | |
3364 | ||
3365 | /* adapt HW for low active PHY Interrupt */ | |
3366 | reg = sky2_read16(hw, Y2_CFG_SPC + PCI_LDO_CTRL); | |
3367 | sky2_write16(hw, Y2_CFG_SPC + PCI_LDO_CTRL, reg | PHY_M_UNDOC1); | |
3368 | } | |
3369 | ||
a40ccc68 | 3370 | sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF); |
0f5aac70 SH |
3371 | |
3372 | /* re-enable PEX PM in PEX PHY debug reg. 8 (clear bit 12) */ | |
3373 | sky2_write32(hw, Y2_PEX_PHY_DATA, PEX_DB_ACCESS | (0x08UL << 16)); | |
3374 | } | |
3375 | ||
793b883e SH |
3376 | /* Clear I2C IRQ noise */ |
3377 | sky2_write32(hw, B2_I2C_IRQ, 1); | |
cd28ab6a SH |
3378 | |
3379 | /* turn off hardware timer (unused) */ | |
3380 | sky2_write8(hw, B2_TI_CTRL, TIM_STOP); | |
3381 | sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ); | |
793b883e | 3382 | |
69634ee7 SH |
3383 | /* Turn off descriptor polling */ |
3384 | sky2_write32(hw, B28_DPT_CTRL, DPT_STOP); | |
cd28ab6a SH |
3385 | |
3386 | /* Turn off receive timestamp */ | |
3387 | sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP); | |
793b883e | 3388 | sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ); |
cd28ab6a SH |
3389 | |
3390 | /* enable the Tx Arbiters */ | |
3391 | for (i = 0; i < hw->ports; i++) | |
3392 | sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB); | |
3393 | ||
3394 | /* Initialize ram interface */ | |
3395 | for (i = 0; i < hw->ports; i++) { | |
793b883e | 3396 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR); |
cd28ab6a SH |
3397 | |
3398 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53); | |
3399 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53); | |
3400 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53); | |
3401 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53); | |
3402 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53); | |
3403 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53); | |
3404 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53); | |
3405 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53); | |
3406 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53); | |
3407 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53); | |
3408 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53); | |
3409 | sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53); | |
3410 | } | |
3411 | ||
555382cb | 3412 | sky2_write32(hw, B0_HWE_IMSK, hwe_mask); |
cd28ab6a | 3413 | |
cd28ab6a | 3414 | for (i = 0; i < hw->ports; i++) |
d3bcfbeb | 3415 | sky2_gmac_reset(hw, i); |
cd28ab6a | 3416 | |
efe91932 | 3417 | memset(hw->st_le, 0, hw->st_size * sizeof(struct sky2_status_le)); |
cd28ab6a SH |
3418 | hw->st_idx = 0; |
3419 | ||
3420 | sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET); | |
3421 | sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR); | |
3422 | ||
3423 | sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma); | |
793b883e | 3424 | sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32); |
cd28ab6a SH |
3425 | |
3426 | /* Set the list last index */ | |
efe91932 | 3427 | sky2_write16(hw, STAT_LAST_IDX, hw->st_size - 1); |
cd28ab6a | 3428 | |
290d4de5 SH |
3429 | sky2_write16(hw, STAT_TX_IDX_TH, 10); |
3430 | sky2_write8(hw, STAT_FIFO_WM, 16); | |
cd28ab6a | 3431 | |
290d4de5 SH |
3432 | /* set Status-FIFO ISR watermark */ |
3433 | if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0) | |
3434 | sky2_write8(hw, STAT_FIFO_ISR_WM, 4); | |
3435 | else | |
3436 | sky2_write8(hw, STAT_FIFO_ISR_WM, 16); | |
cd28ab6a | 3437 | |
290d4de5 | 3438 | sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000)); |
77b3d6a2 SH |
3439 | sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20)); |
3440 | sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100)); | |
cd28ab6a | 3441 | |
793b883e | 3442 | /* enable status unit */ |
cd28ab6a SH |
3443 | sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON); |
3444 | ||
3445 | sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START); | |
3446 | sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START); | |
3447 | sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START); | |
e3173832 SH |
3448 | } |
3449 | ||
af18d8b8 SH |
3450 | /* Take device down (offline). |
3451 | * Equivalent to doing dev_stop() but this does not | |
25985edc | 3452 | * inform upper layers of the transition. |
af18d8b8 SH |
3453 | */ |
3454 | static void sky2_detach(struct net_device *dev) | |
3455 | { | |
3456 | if (netif_running(dev)) { | |
c36531b9 | 3457 | netif_tx_lock(dev); |
af18d8b8 | 3458 | netif_device_detach(dev); /* stop txq */ |
c36531b9 | 3459 | netif_tx_unlock(dev); |
926d0977 | 3460 | sky2_close(dev); |
af18d8b8 SH |
3461 | } |
3462 | } | |
3463 | ||
3464 | /* Bring device back after doing sky2_detach */ | |
3465 | static int sky2_reattach(struct net_device *dev) | |
3466 | { | |
3467 | int err = 0; | |
3468 | ||
3469 | if (netif_running(dev)) { | |
926d0977 | 3470 | err = sky2_open(dev); |
af18d8b8 | 3471 | if (err) { |
ada1db5c | 3472 | netdev_info(dev, "could not restart %d\n", err); |
af18d8b8 SH |
3473 | dev_close(dev); |
3474 | } else { | |
3475 | netif_device_attach(dev); | |
3476 | sky2_set_multicast(dev); | |
3477 | } | |
3478 | } | |
3479 | ||
3480 | return err; | |
3481 | } | |
3482 | ||
d72ff8fa | 3483 | static void sky2_all_down(struct sky2_hw *hw) |
81906791 | 3484 | { |
af18d8b8 | 3485 | int i; |
81906791 | 3486 | |
282edcec | 3487 | if (hw->flags & SKY2_HW_IRQ_SETUP) { |
282edcec | 3488 | sky2_write32(hw, B0_IMSK, 0); |
ea589e9b | 3489 | sky2_read32(hw, B0_IMSK); |
1401a800 | 3490 | |
1401a800 | 3491 | synchronize_irq(hw->pdev->irq); |
282edcec | 3492 | napi_disable(&hw->napi); |
3493 | } | |
8a0c9228 MM |
3494 | |
3495 | for (i = 0; i < hw->ports; i++) { | |
3496 | struct net_device *dev = hw->dev[i]; | |
3497 | struct sky2_port *sky2 = netdev_priv(dev); | |
3498 | ||
3499 | if (!netif_running(dev)) | |
3500 | continue; | |
3501 | ||
3502 | netif_carrier_off(dev); | |
3503 | netif_tx_disable(dev); | |
3504 | sky2_hw_down(sky2); | |
3505 | } | |
d72ff8fa | 3506 | } |
8a0c9228 | 3507 | |
d72ff8fa MM |
3508 | static void sky2_all_up(struct sky2_hw *hw) |
3509 | { | |
3510 | u32 imask = Y2_IS_BASE; | |
3511 | int i; | |
81906791 | 3512 | |
8a0c9228 MM |
3513 | for (i = 0; i < hw->ports; i++) { |
3514 | struct net_device *dev = hw->dev[i]; | |
3515 | struct sky2_port *sky2 = netdev_priv(dev); | |
3516 | ||
3517 | if (!netif_running(dev)) | |
3518 | continue; | |
3519 | ||
3520 | sky2_hw_up(sky2); | |
37652522 | 3521 | sky2_set_multicast(dev); |
d72ff8fa | 3522 | imask |= portirq_msk[i]; |
8a0c9228 MM |
3523 | netif_wake_queue(dev); |
3524 | } | |
3525 | ||
282edcec | 3526 | if (hw->flags & SKY2_HW_IRQ_SETUP) { |
1401a800 | 3527 | sky2_write32(hw, B0_IMSK, imask); |
3528 | sky2_read32(hw, B0_IMSK); | |
3529 | sky2_read32(hw, B0_Y2_SP_LISR); | |
3530 | napi_enable(&hw->napi); | |
3531 | } | |
d72ff8fa MM |
3532 | } |
3533 | ||
3534 | static void sky2_restart(struct work_struct *work) | |
3535 | { | |
3536 | struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work); | |
3537 | ||
3538 | rtnl_lock(); | |
3539 | ||
3540 | sky2_all_down(hw); | |
3541 | sky2_reset(hw); | |
3542 | sky2_all_up(hw); | |
81906791 | 3543 | |
81906791 SH |
3544 | rtnl_unlock(); |
3545 | } | |
3546 | ||
e3173832 SH |
3547 | static inline u8 sky2_wol_supported(const struct sky2_hw *hw) |
3548 | { | |
3549 | return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0; | |
3550 | } | |
3551 | ||
3552 | static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
3553 | { | |
3554 | const struct sky2_port *sky2 = netdev_priv(dev); | |
3555 | ||
3556 | wol->supported = sky2_wol_supported(sky2->hw); | |
3557 | wol->wolopts = sky2->wol; | |
3558 | } | |
3559 | ||
3560 | static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
3561 | { | |
3562 | struct sky2_port *sky2 = netdev_priv(dev); | |
3563 | struct sky2_hw *hw = sky2->hw; | |
0f333d10 RW |
3564 | bool enable_wakeup = false; |
3565 | int i; | |
cd28ab6a | 3566 | |
8e95a202 JP |
3567 | if ((wol->wolopts & ~sky2_wol_supported(sky2->hw)) || |
3568 | !device_can_wakeup(&hw->pdev->dev)) | |
e3173832 SH |
3569 | return -EOPNOTSUPP; |
3570 | ||
3571 | sky2->wol = wol->wolopts; | |
0f333d10 RW |
3572 | |
3573 | for (i = 0; i < hw->ports; i++) { | |
3574 | struct net_device *dev = hw->dev[i]; | |
3575 | struct sky2_port *sky2 = netdev_priv(dev); | |
3576 | ||
3577 | if (sky2->wol) | |
3578 | enable_wakeup = true; | |
3579 | } | |
3580 | device_set_wakeup_enable(&hw->pdev->dev, enable_wakeup); | |
3581 | ||
cd28ab6a SH |
3582 | return 0; |
3583 | } | |
3584 | ||
28bd181a | 3585 | static u32 sky2_supported_modes(const struct sky2_hw *hw) |
cd28ab6a | 3586 | { |
b89165f2 SH |
3587 | if (sky2_is_copper(hw)) { |
3588 | u32 modes = SUPPORTED_10baseT_Half | |
3589 | | SUPPORTED_10baseT_Full | |
3590 | | SUPPORTED_100baseT_Half | |
2aca31e7 | 3591 | | SUPPORTED_100baseT_Full; |
cd28ab6a | 3592 | |
ea76e635 | 3593 | if (hw->flags & SKY2_HW_GIGABIT) |
cd28ab6a | 3594 | modes |= SUPPORTED_1000baseT_Half |
b89165f2 SH |
3595 | | SUPPORTED_1000baseT_Full; |
3596 | return modes; | |
cd28ab6a | 3597 | } else |
2aca31e7 SH |
3598 | return SUPPORTED_1000baseT_Half |
3599 | | SUPPORTED_1000baseT_Full; | |
cd28ab6a SH |
3600 | } |
3601 | ||
793b883e | 3602 | static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd) |
cd28ab6a SH |
3603 | { |
3604 | struct sky2_port *sky2 = netdev_priv(dev); | |
3605 | struct sky2_hw *hw = sky2->hw; | |
3606 | ||
3607 | ecmd->transceiver = XCVR_INTERNAL; | |
3608 | ecmd->supported = sky2_supported_modes(hw); | |
3609 | ecmd->phy_address = PHY_ADDR_MARV; | |
b89165f2 | 3610 | if (sky2_is_copper(hw)) { |
cd28ab6a | 3611 | ecmd->port = PORT_TP; |
70739497 | 3612 | ethtool_cmd_speed_set(ecmd, sky2->speed); |
2aca31e7 | 3613 | ecmd->supported |= SUPPORTED_Autoneg | SUPPORTED_TP; |
b89165f2 | 3614 | } else { |
70739497 | 3615 | ethtool_cmd_speed_set(ecmd, SPEED_1000); |
cd28ab6a | 3616 | ecmd->port = PORT_FIBRE; |
2aca31e7 | 3617 | ecmd->supported |= SUPPORTED_Autoneg | SUPPORTED_FIBRE; |
b89165f2 | 3618 | } |
cd28ab6a SH |
3619 | |
3620 | ecmd->advertising = sky2->advertising; | |
0ea065e5 SH |
3621 | ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_SPEED) |
3622 | ? AUTONEG_ENABLE : AUTONEG_DISABLE; | |
cd28ab6a SH |
3623 | ecmd->duplex = sky2->duplex; |
3624 | return 0; | |
3625 | } | |
3626 | ||
3627 | static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd) | |
3628 | { | |
3629 | struct sky2_port *sky2 = netdev_priv(dev); | |
3630 | const struct sky2_hw *hw = sky2->hw; | |
3631 | u32 supported = sky2_supported_modes(hw); | |
3632 | ||
3633 | if (ecmd->autoneg == AUTONEG_ENABLE) { | |
2aca31e7 SH |
3634 | if (ecmd->advertising & ~supported) |
3635 | return -EINVAL; | |
3636 | ||
3637 | if (sky2_is_copper(hw)) | |
3638 | sky2->advertising = ecmd->advertising | | |
3639 | ADVERTISED_TP | | |
3640 | ADVERTISED_Autoneg; | |
3641 | else | |
3642 | sky2->advertising = ecmd->advertising | | |
3643 | ADVERTISED_FIBRE | | |
3644 | ADVERTISED_Autoneg; | |
3645 | ||
0ea065e5 | 3646 | sky2->flags |= SKY2_FLAG_AUTO_SPEED; |
cd28ab6a SH |
3647 | sky2->duplex = -1; |
3648 | sky2->speed = -1; | |
3649 | } else { | |
3650 | u32 setting; | |
25db0338 | 3651 | u32 speed = ethtool_cmd_speed(ecmd); |
cd28ab6a | 3652 | |
25db0338 | 3653 | switch (speed) { |
cd28ab6a SH |
3654 | case SPEED_1000: |
3655 | if (ecmd->duplex == DUPLEX_FULL) | |
3656 | setting = SUPPORTED_1000baseT_Full; | |
3657 | else if (ecmd->duplex == DUPLEX_HALF) | |
3658 | setting = SUPPORTED_1000baseT_Half; | |
3659 | else | |
3660 | return -EINVAL; | |
3661 | break; | |
3662 | case SPEED_100: | |
3663 | if (ecmd->duplex == DUPLEX_FULL) | |
3664 | setting = SUPPORTED_100baseT_Full; | |
3665 | else if (ecmd->duplex == DUPLEX_HALF) | |
3666 | setting = SUPPORTED_100baseT_Half; | |
3667 | else | |
3668 | return -EINVAL; | |
3669 | break; | |
3670 | ||
3671 | case SPEED_10: | |
3672 | if (ecmd->duplex == DUPLEX_FULL) | |
3673 | setting = SUPPORTED_10baseT_Full; | |
3674 | else if (ecmd->duplex == DUPLEX_HALF) | |
3675 | setting = SUPPORTED_10baseT_Half; | |
3676 | else | |
3677 | return -EINVAL; | |
3678 | break; | |
3679 | default: | |
3680 | return -EINVAL; | |
3681 | } | |
3682 | ||
3683 | if ((setting & supported) == 0) | |
3684 | return -EINVAL; | |
3685 | ||
25db0338 | 3686 | sky2->speed = speed; |
cd28ab6a | 3687 | sky2->duplex = ecmd->duplex; |
0ea065e5 | 3688 | sky2->flags &= ~SKY2_FLAG_AUTO_SPEED; |
cd28ab6a SH |
3689 | } |
3690 | ||
d1b139c0 | 3691 | if (netif_running(dev)) { |
1b537565 | 3692 | sky2_phy_reinit(sky2); |
d1b139c0 SH |
3693 | sky2_set_multicast(dev); |
3694 | } | |
cd28ab6a SH |
3695 | |
3696 | return 0; | |
3697 | } | |
3698 | ||
3699 | static void sky2_get_drvinfo(struct net_device *dev, | |
3700 | struct ethtool_drvinfo *info) | |
3701 | { | |
3702 | struct sky2_port *sky2 = netdev_priv(dev); | |
3703 | ||
68aad78c RJ |
3704 | strlcpy(info->driver, DRV_NAME, sizeof(info->driver)); |
3705 | strlcpy(info->version, DRV_VERSION, sizeof(info->version)); | |
68aad78c RJ |
3706 | strlcpy(info->bus_info, pci_name(sky2->hw->pdev), |
3707 | sizeof(info->bus_info)); | |
cd28ab6a SH |
3708 | } |
3709 | ||
3710 | static const struct sky2_stat { | |
793b883e SH |
3711 | char name[ETH_GSTRING_LEN]; |
3712 | u16 offset; | |
cd28ab6a SH |
3713 | } sky2_stats[] = { |
3714 | { "tx_bytes", GM_TXO_OK_HI }, | |
3715 | { "rx_bytes", GM_RXO_OK_HI }, | |
3716 | { "tx_broadcast", GM_TXF_BC_OK }, | |
3717 | { "rx_broadcast", GM_RXF_BC_OK }, | |
3718 | { "tx_multicast", GM_TXF_MC_OK }, | |
3719 | { "rx_multicast", GM_RXF_MC_OK }, | |
3720 | { "tx_unicast", GM_TXF_UC_OK }, | |
3721 | { "rx_unicast", GM_RXF_UC_OK }, | |
3722 | { "tx_mac_pause", GM_TXF_MPAUSE }, | |
3723 | { "rx_mac_pause", GM_RXF_MPAUSE }, | |
eadfa7dd | 3724 | { "collisions", GM_TXF_COL }, |
cd28ab6a SH |
3725 | { "late_collision",GM_TXF_LAT_COL }, |
3726 | { "aborted", GM_TXF_ABO_COL }, | |
eadfa7dd | 3727 | { "single_collisions", GM_TXF_SNG_COL }, |
cd28ab6a | 3728 | { "multi_collisions", GM_TXF_MUL_COL }, |
eadfa7dd | 3729 | |
d2604540 | 3730 | { "rx_short", GM_RXF_SHT }, |
cd28ab6a | 3731 | { "rx_runt", GM_RXE_FRAG }, |
eadfa7dd SH |
3732 | { "rx_64_byte_packets", GM_RXF_64B }, |
3733 | { "rx_65_to_127_byte_packets", GM_RXF_127B }, | |
3734 | { "rx_128_to_255_byte_packets", GM_RXF_255B }, | |
3735 | { "rx_256_to_511_byte_packets", GM_RXF_511B }, | |
3736 | { "rx_512_to_1023_byte_packets", GM_RXF_1023B }, | |
3737 | { "rx_1024_to_1518_byte_packets", GM_RXF_1518B }, | |
3738 | { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ }, | |
cd28ab6a | 3739 | { "rx_too_long", GM_RXF_LNG_ERR }, |
eadfa7dd SH |
3740 | { "rx_fifo_overflow", GM_RXE_FIFO_OV }, |
3741 | { "rx_jabber", GM_RXF_JAB_PKT }, | |
cd28ab6a | 3742 | { "rx_fcs_error", GM_RXF_FCS_ERR }, |
eadfa7dd SH |
3743 | |
3744 | { "tx_64_byte_packets", GM_TXF_64B }, | |
3745 | { "tx_65_to_127_byte_packets", GM_TXF_127B }, | |
3746 | { "tx_128_to_255_byte_packets", GM_TXF_255B }, | |
3747 | { "tx_256_to_511_byte_packets", GM_TXF_511B }, | |
3748 | { "tx_512_to_1023_byte_packets", GM_TXF_1023B }, | |
3749 | { "tx_1024_to_1518_byte_packets", GM_TXF_1518B }, | |
3750 | { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ }, | |
3751 | { "tx_fifo_underrun", GM_TXE_FIFO_UR }, | |
cd28ab6a SH |
3752 | }; |
3753 | ||
cd28ab6a SH |
3754 | static u32 sky2_get_msglevel(struct net_device *netdev) |
3755 | { | |
3756 | struct sky2_port *sky2 = netdev_priv(netdev); | |
3757 | return sky2->msg_enable; | |
3758 | } | |
3759 | ||
9a7ae0a9 SH |
3760 | static int sky2_nway_reset(struct net_device *dev) |
3761 | { | |
3762 | struct sky2_port *sky2 = netdev_priv(dev); | |
9a7ae0a9 | 3763 | |
0ea065e5 | 3764 | if (!netif_running(dev) || !(sky2->flags & SKY2_FLAG_AUTO_SPEED)) |
9a7ae0a9 SH |
3765 | return -EINVAL; |
3766 | ||
1b537565 | 3767 | sky2_phy_reinit(sky2); |
d1b139c0 | 3768 | sky2_set_multicast(dev); |
9a7ae0a9 SH |
3769 | |
3770 | return 0; | |
3771 | } | |
3772 | ||
793b883e | 3773 | static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count) |
cd28ab6a SH |
3774 | { |
3775 | struct sky2_hw *hw = sky2->hw; | |
3776 | unsigned port = sky2->port; | |
3777 | int i; | |
3778 | ||
0885a30b | 3779 | data[0] = get_stats64(hw, port, GM_TXO_OK_LO); |
3780 | data[1] = get_stats64(hw, port, GM_RXO_OK_LO); | |
cd28ab6a | 3781 | |
793b883e | 3782 | for (i = 2; i < count; i++) |
0885a30b | 3783 | data[i] = get_stats32(hw, port, sky2_stats[i].offset); |
cd28ab6a SH |
3784 | } |
3785 | ||
cd28ab6a SH |
3786 | static void sky2_set_msglevel(struct net_device *netdev, u32 value) |
3787 | { | |
3788 | struct sky2_port *sky2 = netdev_priv(netdev); | |
3789 | sky2->msg_enable = value; | |
3790 | } | |
3791 | ||
b9f2c044 | 3792 | static int sky2_get_sset_count(struct net_device *dev, int sset) |
cd28ab6a | 3793 | { |
b9f2c044 JG |
3794 | switch (sset) { |
3795 | case ETH_SS_STATS: | |
3796 | return ARRAY_SIZE(sky2_stats); | |
3797 | default: | |
3798 | return -EOPNOTSUPP; | |
3799 | } | |
cd28ab6a SH |
3800 | } |
3801 | ||
3802 | static void sky2_get_ethtool_stats(struct net_device *dev, | |
793b883e | 3803 | struct ethtool_stats *stats, u64 * data) |
cd28ab6a SH |
3804 | { |
3805 | struct sky2_port *sky2 = netdev_priv(dev); | |
3806 | ||
793b883e | 3807 | sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats)); |
cd28ab6a SH |
3808 | } |
3809 | ||
793b883e | 3810 | static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data) |
cd28ab6a SH |
3811 | { |
3812 | int i; | |
3813 | ||
3814 | switch (stringset) { | |
3815 | case ETH_SS_STATS: | |
3816 | for (i = 0; i < ARRAY_SIZE(sky2_stats); i++) | |
3817 | memcpy(data + i * ETH_GSTRING_LEN, | |
3818 | sky2_stats[i].name, ETH_GSTRING_LEN); | |
3819 | break; | |
3820 | } | |
3821 | } | |
3822 | ||
cd28ab6a SH |
3823 | static int sky2_set_mac_address(struct net_device *dev, void *p) |
3824 | { | |
3825 | struct sky2_port *sky2 = netdev_priv(dev); | |
a8ab1ec0 SH |
3826 | struct sky2_hw *hw = sky2->hw; |
3827 | unsigned port = sky2->port; | |
3828 | const struct sockaddr *addr = p; | |
cd28ab6a SH |
3829 | |
3830 | if (!is_valid_ether_addr(addr->sa_data)) | |
3831 | return -EADDRNOTAVAIL; | |
3832 | ||
cd28ab6a | 3833 | memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN); |
a8ab1ec0 | 3834 | memcpy_toio(hw->regs + B2_MAC_1 + port * 8, |
cd28ab6a | 3835 | dev->dev_addr, ETH_ALEN); |
a8ab1ec0 | 3836 | memcpy_toio(hw->regs + B2_MAC_2 + port * 8, |
cd28ab6a | 3837 | dev->dev_addr, ETH_ALEN); |
1b537565 | 3838 | |
a8ab1ec0 SH |
3839 | /* virtual address for data */ |
3840 | gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr); | |
3841 | ||
3842 | /* physical address: used for pause frames */ | |
3843 | gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr); | |
1b537565 SH |
3844 | |
3845 | return 0; | |
cd28ab6a SH |
3846 | } |
3847 | ||
060b946c | 3848 | static inline void sky2_add_filter(u8 filter[8], const u8 *addr) |
a052b52f SH |
3849 | { |
3850 | u32 bit; | |
3851 | ||
3852 | bit = ether_crc(ETH_ALEN, addr) & 63; | |
3853 | filter[bit >> 3] |= 1 << (bit & 7); | |
3854 | } | |
3855 | ||
cd28ab6a SH |
3856 | static void sky2_set_multicast(struct net_device *dev) |
3857 | { | |
3858 | struct sky2_port *sky2 = netdev_priv(dev); | |
3859 | struct sky2_hw *hw = sky2->hw; | |
3860 | unsigned port = sky2->port; | |
22bedad3 | 3861 | struct netdev_hw_addr *ha; |
cd28ab6a SH |
3862 | u16 reg; |
3863 | u8 filter[8]; | |
a052b52f SH |
3864 | int rx_pause; |
3865 | static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 }; | |
cd28ab6a | 3866 | |
a052b52f | 3867 | rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH); |
cd28ab6a SH |
3868 | memset(filter, 0, sizeof(filter)); |
3869 | ||
3870 | reg = gma_read16(hw, port, GM_RX_CTRL); | |
3871 | reg |= GM_RXCR_UCF_ENA; | |
3872 | ||
d571b694 | 3873 | if (dev->flags & IFF_PROMISC) /* promiscuous */ |
cd28ab6a | 3874 | reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA); |
a052b52f | 3875 | else if (dev->flags & IFF_ALLMULTI) |
cd28ab6a | 3876 | memset(filter, 0xff, sizeof(filter)); |
4cd24eaf | 3877 | else if (netdev_mc_empty(dev) && !rx_pause) |
cd28ab6a SH |
3878 | reg &= ~GM_RXCR_MCF_ENA; |
3879 | else { | |
cd28ab6a SH |
3880 | reg |= GM_RXCR_MCF_ENA; |
3881 | ||
a052b52f SH |
3882 | if (rx_pause) |
3883 | sky2_add_filter(filter, pause_mc_addr); | |
3884 | ||
22bedad3 JP |
3885 | netdev_for_each_mc_addr(ha, dev) |
3886 | sky2_add_filter(filter, ha->addr); | |
cd28ab6a SH |
3887 | } |
3888 | ||
cd28ab6a | 3889 | gma_write16(hw, port, GM_MC_ADDR_H1, |
793b883e | 3890 | (u16) filter[0] | ((u16) filter[1] << 8)); |
cd28ab6a | 3891 | gma_write16(hw, port, GM_MC_ADDR_H2, |
793b883e | 3892 | (u16) filter[2] | ((u16) filter[3] << 8)); |
cd28ab6a | 3893 | gma_write16(hw, port, GM_MC_ADDR_H3, |
793b883e | 3894 | (u16) filter[4] | ((u16) filter[5] << 8)); |
cd28ab6a | 3895 | gma_write16(hw, port, GM_MC_ADDR_H4, |
793b883e | 3896 | (u16) filter[6] | ((u16) filter[7] << 8)); |
cd28ab6a SH |
3897 | |
3898 | gma_write16(hw, port, GM_RX_CTRL, reg); | |
3899 | } | |
3900 | ||
0885a30b | 3901 | static struct rtnl_link_stats64 *sky2_get_stats(struct net_device *dev, |
3902 | struct rtnl_link_stats64 *stats) | |
3903 | { | |
3904 | struct sky2_port *sky2 = netdev_priv(dev); | |
3905 | struct sky2_hw *hw = sky2->hw; | |
3906 | unsigned port = sky2->port; | |
3907 | unsigned int start; | |
3908 | u64 _bytes, _packets; | |
3909 | ||
3910 | do { | |
57a7744e | 3911 | start = u64_stats_fetch_begin_irq(&sky2->rx_stats.syncp); |
0885a30b | 3912 | _bytes = sky2->rx_stats.bytes; |
3913 | _packets = sky2->rx_stats.packets; | |
57a7744e | 3914 | } while (u64_stats_fetch_retry_irq(&sky2->rx_stats.syncp, start)); |
0885a30b | 3915 | |
3916 | stats->rx_packets = _packets; | |
3917 | stats->rx_bytes = _bytes; | |
3918 | ||
3919 | do { | |
57a7744e | 3920 | start = u64_stats_fetch_begin_irq(&sky2->tx_stats.syncp); |
0885a30b | 3921 | _bytes = sky2->tx_stats.bytes; |
3922 | _packets = sky2->tx_stats.packets; | |
57a7744e | 3923 | } while (u64_stats_fetch_retry_irq(&sky2->tx_stats.syncp, start)); |
0885a30b | 3924 | |
3925 | stats->tx_packets = _packets; | |
3926 | stats->tx_bytes = _bytes; | |
3927 | ||
3928 | stats->multicast = get_stats32(hw, port, GM_RXF_MC_OK) | |
3929 | + get_stats32(hw, port, GM_RXF_BC_OK); | |
3930 | ||
3931 | stats->collisions = get_stats32(hw, port, GM_TXF_COL); | |
3932 | ||
3933 | stats->rx_length_errors = get_stats32(hw, port, GM_RXF_LNG_ERR); | |
3934 | stats->rx_crc_errors = get_stats32(hw, port, GM_RXF_FCS_ERR); | |
3935 | stats->rx_frame_errors = get_stats32(hw, port, GM_RXF_SHT) | |
3936 | + get_stats32(hw, port, GM_RXE_FRAG); | |
3937 | stats->rx_over_errors = get_stats32(hw, port, GM_RXE_FIFO_OV); | |
3938 | ||
3939 | stats->rx_dropped = dev->stats.rx_dropped; | |
3940 | stats->rx_fifo_errors = dev->stats.rx_fifo_errors; | |
3941 | stats->tx_fifo_errors = dev->stats.tx_fifo_errors; | |
3942 | ||
3943 | return stats; | |
3944 | } | |
3945 | ||
cd28ab6a SH |
3946 | /* Can have one global because blinking is controlled by |
3947 | * ethtool and that is always under RTNL mutex | |
3948 | */ | |
a84d0a3d | 3949 | static void sky2_led(struct sky2_port *sky2, enum led_mode mode) |
cd28ab6a | 3950 | { |
a84d0a3d SH |
3951 | struct sky2_hw *hw = sky2->hw; |
3952 | unsigned port = sky2->port; | |
793b883e | 3953 | |
a84d0a3d SH |
3954 | spin_lock_bh(&sky2->phy_lock); |
3955 | if (hw->chip_id == CHIP_ID_YUKON_EC_U || | |
3956 | hw->chip_id == CHIP_ID_YUKON_EX || | |
3957 | hw->chip_id == CHIP_ID_YUKON_SUPR) { | |
3958 | u16 pg; | |
793b883e SH |
3959 | pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR); |
3960 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3); | |
793b883e | 3961 | |
a84d0a3d SH |
3962 | switch (mode) { |
3963 | case MO_LED_OFF: | |
3964 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, | |
3965 | PHY_M_LEDC_LOS_CTRL(8) | | |
3966 | PHY_M_LEDC_INIT_CTRL(8) | | |
3967 | PHY_M_LEDC_STA1_CTRL(8) | | |
3968 | PHY_M_LEDC_STA0_CTRL(8)); | |
3969 | break; | |
3970 | case MO_LED_ON: | |
3971 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, | |
3972 | PHY_M_LEDC_LOS_CTRL(9) | | |
3973 | PHY_M_LEDC_INIT_CTRL(9) | | |
3974 | PHY_M_LEDC_STA1_CTRL(9) | | |
3975 | PHY_M_LEDC_STA0_CTRL(9)); | |
3976 | break; | |
3977 | case MO_LED_BLINK: | |
3978 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, | |
3979 | PHY_M_LEDC_LOS_CTRL(0xa) | | |
3980 | PHY_M_LEDC_INIT_CTRL(0xa) | | |
3981 | PHY_M_LEDC_STA1_CTRL(0xa) | | |
3982 | PHY_M_LEDC_STA0_CTRL(0xa)); | |
3983 | break; | |
3984 | case MO_LED_NORM: | |
3985 | gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, | |
3986 | PHY_M_LEDC_LOS_CTRL(1) | | |
3987 | PHY_M_LEDC_INIT_CTRL(8) | | |
3988 | PHY_M_LEDC_STA1_CTRL(7) | | |
3989 | PHY_M_LEDC_STA0_CTRL(7)); | |
3990 | } | |
793b883e | 3991 | |
a84d0a3d SH |
3992 | gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg); |
3993 | } else | |
7d2e3cb7 | 3994 | gm_phy_write(hw, port, PHY_MARV_LED_OVER, |
a84d0a3d SH |
3995 | PHY_M_LED_MO_DUP(mode) | |
3996 | PHY_M_LED_MO_10(mode) | | |
3997 | PHY_M_LED_MO_100(mode) | | |
3998 | PHY_M_LED_MO_1000(mode) | | |
3999 | PHY_M_LED_MO_RX(mode) | | |
4000 | PHY_M_LED_MO_TX(mode)); | |
4001 | ||
4002 | spin_unlock_bh(&sky2->phy_lock); | |
cd28ab6a SH |
4003 | } |
4004 | ||
4005 | /* blink LED's for finding board */ | |
74e532ff | 4006 | static int sky2_set_phys_id(struct net_device *dev, |
4007 | enum ethtool_phys_id_state state) | |
cd28ab6a SH |
4008 | { |
4009 | struct sky2_port *sky2 = netdev_priv(dev); | |
cd28ab6a | 4010 | |
74e532ff | 4011 | switch (state) { |
4012 | case ETHTOOL_ID_ACTIVE: | |
fce55922 | 4013 | return 1; /* cycle on/off once per second */ |
74e532ff | 4014 | case ETHTOOL_ID_INACTIVE: |
4015 | sky2_led(sky2, MO_LED_NORM); | |
4016 | break; | |
4017 | case ETHTOOL_ID_ON: | |
a84d0a3d | 4018 | sky2_led(sky2, MO_LED_ON); |
74e532ff | 4019 | break; |
4020 | case ETHTOOL_ID_OFF: | |
a84d0a3d | 4021 | sky2_led(sky2, MO_LED_OFF); |
74e532ff | 4022 | break; |
793b883e | 4023 | } |
cd28ab6a SH |
4024 | |
4025 | return 0; | |
4026 | } | |
4027 | ||
4028 | static void sky2_get_pauseparam(struct net_device *dev, | |
4029 | struct ethtool_pauseparam *ecmd) | |
4030 | { | |
4031 | struct sky2_port *sky2 = netdev_priv(dev); | |
4032 | ||
16ad91e1 SH |
4033 | switch (sky2->flow_mode) { |
4034 | case FC_NONE: | |
4035 | ecmd->tx_pause = ecmd->rx_pause = 0; | |
4036 | break; | |
4037 | case FC_TX: | |
4038 | ecmd->tx_pause = 1, ecmd->rx_pause = 0; | |
4039 | break; | |
4040 | case FC_RX: | |
4041 | ecmd->tx_pause = 0, ecmd->rx_pause = 1; | |
4042 | break; | |
4043 | case FC_BOTH: | |
4044 | ecmd->tx_pause = ecmd->rx_pause = 1; | |
4045 | } | |
4046 | ||
0ea065e5 SH |
4047 | ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_PAUSE) |
4048 | ? AUTONEG_ENABLE : AUTONEG_DISABLE; | |
cd28ab6a SH |
4049 | } |
4050 | ||
4051 | static int sky2_set_pauseparam(struct net_device *dev, | |
4052 | struct ethtool_pauseparam *ecmd) | |
4053 | { | |
4054 | struct sky2_port *sky2 = netdev_priv(dev); | |
cd28ab6a | 4055 | |
0ea065e5 SH |
4056 | if (ecmd->autoneg == AUTONEG_ENABLE) |
4057 | sky2->flags |= SKY2_FLAG_AUTO_PAUSE; | |
4058 | else | |
4059 | sky2->flags &= ~SKY2_FLAG_AUTO_PAUSE; | |
4060 | ||
16ad91e1 | 4061 | sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause); |
cd28ab6a | 4062 | |
16ad91e1 SH |
4063 | if (netif_running(dev)) |
4064 | sky2_phy_reinit(sky2); | |
cd28ab6a | 4065 | |
2eaba1a2 | 4066 | return 0; |
cd28ab6a SH |
4067 | } |
4068 | ||
fb17358f SH |
4069 | static int sky2_get_coalesce(struct net_device *dev, |
4070 | struct ethtool_coalesce *ecmd) | |
4071 | { | |
4072 | struct sky2_port *sky2 = netdev_priv(dev); | |
4073 | struct sky2_hw *hw = sky2->hw; | |
4074 | ||
4075 | if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP) | |
4076 | ecmd->tx_coalesce_usecs = 0; | |
4077 | else { | |
4078 | u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI); | |
4079 | ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks); | |
4080 | } | |
4081 | ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH); | |
4082 | ||
4083 | if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP) | |
4084 | ecmd->rx_coalesce_usecs = 0; | |
4085 | else { | |
4086 | u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI); | |
4087 | ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks); | |
4088 | } | |
4089 | ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM); | |
4090 | ||
4091 | if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP) | |
4092 | ecmd->rx_coalesce_usecs_irq = 0; | |
4093 | else { | |
4094 | u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI); | |
4095 | ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks); | |
4096 | } | |
4097 | ||
4098 | ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM); | |
4099 | ||
4100 | return 0; | |
4101 | } | |
4102 | ||
4103 | /* Note: this affect both ports */ | |
4104 | static int sky2_set_coalesce(struct net_device *dev, | |
4105 | struct ethtool_coalesce *ecmd) | |
4106 | { | |
4107 | struct sky2_port *sky2 = netdev_priv(dev); | |
4108 | struct sky2_hw *hw = sky2->hw; | |
77b3d6a2 | 4109 | const u32 tmax = sky2_clk2us(hw, 0x0ffffff); |
fb17358f | 4110 | |
77b3d6a2 SH |
4111 | if (ecmd->tx_coalesce_usecs > tmax || |
4112 | ecmd->rx_coalesce_usecs > tmax || | |
4113 | ecmd->rx_coalesce_usecs_irq > tmax) | |
fb17358f SH |
4114 | return -EINVAL; |
4115 | ||
ee5f68fe | 4116 | if (ecmd->tx_max_coalesced_frames >= sky2->tx_ring_size-1) |
fb17358f | 4117 | return -EINVAL; |
ff81fbbe | 4118 | if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING) |
fb17358f | 4119 | return -EINVAL; |
060b946c | 4120 | if (ecmd->rx_max_coalesced_frames_irq > RX_MAX_PENDING) |
fb17358f SH |
4121 | return -EINVAL; |
4122 | ||
4123 | if (ecmd->tx_coalesce_usecs == 0) | |
4124 | sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP); | |
4125 | else { | |
4126 | sky2_write32(hw, STAT_TX_TIMER_INI, | |
4127 | sky2_us2clk(hw, ecmd->tx_coalesce_usecs)); | |
4128 | sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START); | |
4129 | } | |
4130 | sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames); | |
4131 | ||
4132 | if (ecmd->rx_coalesce_usecs == 0) | |
4133 | sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP); | |
4134 | else { | |
4135 | sky2_write32(hw, STAT_LEV_TIMER_INI, | |
4136 | sky2_us2clk(hw, ecmd->rx_coalesce_usecs)); | |
4137 | sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START); | |
4138 | } | |
4139 | sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames); | |
4140 | ||
4141 | if (ecmd->rx_coalesce_usecs_irq == 0) | |
4142 | sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP); | |
4143 | else { | |
d28d4870 | 4144 | sky2_write32(hw, STAT_ISR_TIMER_INI, |
fb17358f SH |
4145 | sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq)); |
4146 | sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START); | |
4147 | } | |
4148 | sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq); | |
4149 | return 0; | |
4150 | } | |
4151 | ||
738a849c | 4152 | /* |
4153 | * Hardware is limited to min of 128 and max of 2048 for ring size | |
4154 | * and rounded up to next power of two | |
4155 | * to avoid division in modulus calclation | |
4156 | */ | |
4157 | static unsigned long roundup_ring_size(unsigned long pending) | |
4158 | { | |
4159 | return max(128ul, roundup_pow_of_two(pending+1)); | |
4160 | } | |
4161 | ||
793b883e SH |
4162 | static void sky2_get_ringparam(struct net_device *dev, |
4163 | struct ethtool_ringparam *ering) | |
4164 | { | |
4165 | struct sky2_port *sky2 = netdev_priv(dev); | |
4166 | ||
4167 | ering->rx_max_pending = RX_MAX_PENDING; | |
ee5f68fe | 4168 | ering->tx_max_pending = TX_MAX_PENDING; |
793b883e SH |
4169 | |
4170 | ering->rx_pending = sky2->rx_pending; | |
793b883e SH |
4171 | ering->tx_pending = sky2->tx_pending; |
4172 | } | |
4173 | ||
4174 | static int sky2_set_ringparam(struct net_device *dev, | |
4175 | struct ethtool_ringparam *ering) | |
4176 | { | |
4177 | struct sky2_port *sky2 = netdev_priv(dev); | |
793b883e SH |
4178 | |
4179 | if (ering->rx_pending > RX_MAX_PENDING || | |
4180 | ering->rx_pending < 8 || | |
ee5f68fe SH |
4181 | ering->tx_pending < TX_MIN_PENDING || |
4182 | ering->tx_pending > TX_MAX_PENDING) | |
793b883e SH |
4183 | return -EINVAL; |
4184 | ||
af18d8b8 | 4185 | sky2_detach(dev); |
793b883e SH |
4186 | |
4187 | sky2->rx_pending = ering->rx_pending; | |
4188 | sky2->tx_pending = ering->tx_pending; | |
738a849c | 4189 | sky2->tx_ring_size = roundup_ring_size(sky2->tx_pending); |
793b883e | 4190 | |
af18d8b8 | 4191 | return sky2_reattach(dev); |
793b883e SH |
4192 | } |
4193 | ||
793b883e SH |
4194 | static int sky2_get_regs_len(struct net_device *dev) |
4195 | { | |
6e4cbb34 | 4196 | return 0x4000; |
793b883e SH |
4197 | } |
4198 | ||
c32bbff8 MM |
4199 | static int sky2_reg_access_ok(struct sky2_hw *hw, unsigned int b) |
4200 | { | |
4201 | /* This complicated switch statement is to make sure and | |
4202 | * only access regions that are unreserved. | |
4203 | * Some blocks are only valid on dual port cards. | |
4204 | */ | |
4205 | switch (b) { | |
4206 | /* second port */ | |
4207 | case 5: /* Tx Arbiter 2 */ | |
4208 | case 9: /* RX2 */ | |
4209 | case 14 ... 15: /* TX2 */ | |
4210 | case 17: case 19: /* Ram Buffer 2 */ | |
4211 | case 22 ... 23: /* Tx Ram Buffer 2 */ | |
4212 | case 25: /* Rx MAC Fifo 1 */ | |
4213 | case 27: /* Tx MAC Fifo 2 */ | |
4214 | case 31: /* GPHY 2 */ | |
4215 | case 40 ... 47: /* Pattern Ram 2 */ | |
4216 | case 52: case 54: /* TCP Segmentation 2 */ | |
4217 | case 112 ... 116: /* GMAC 2 */ | |
4218 | return hw->ports > 1; | |
4219 | ||
4220 | case 0: /* Control */ | |
4221 | case 2: /* Mac address */ | |
4222 | case 4: /* Tx Arbiter 1 */ | |
4223 | case 7: /* PCI express reg */ | |
4224 | case 8: /* RX1 */ | |
4225 | case 12 ... 13: /* TX1 */ | |
4226 | case 16: case 18:/* Rx Ram Buffer 1 */ | |
4227 | case 20 ... 21: /* Tx Ram Buffer 1 */ | |
4228 | case 24: /* Rx MAC Fifo 1 */ | |
4229 | case 26: /* Tx MAC Fifo 1 */ | |
4230 | case 28 ... 29: /* Descriptor and status unit */ | |
4231 | case 30: /* GPHY 1*/ | |
4232 | case 32 ... 39: /* Pattern Ram 1 */ | |
4233 | case 48: case 50: /* TCP Segmentation 1 */ | |
4234 | case 56 ... 60: /* PCI space */ | |
4235 | case 80 ... 84: /* GMAC 1 */ | |
4236 | return 1; | |
4237 | ||
4238 | default: | |
4239 | return 0; | |
4240 | } | |
4241 | } | |
4242 | ||
793b883e SH |
4243 | /* |
4244 | * Returns copy of control register region | |
3ead5db7 | 4245 | * Note: ethtool_get_regs always provides full size (16k) buffer |
793b883e SH |
4246 | */ |
4247 | static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs, | |
4248 | void *p) | |
4249 | { | |
4250 | const struct sky2_port *sky2 = netdev_priv(dev); | |
793b883e | 4251 | const void __iomem *io = sky2->hw->regs; |
295b54c4 | 4252 | unsigned int b; |
793b883e SH |
4253 | |
4254 | regs->version = 1; | |
793b883e | 4255 | |
295b54c4 | 4256 | for (b = 0; b < 128; b++) { |
c32bbff8 MM |
4257 | /* skip poisonous diagnostic ram region in block 3 */ |
4258 | if (b == 3) | |
295b54c4 | 4259 | memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10); |
c32bbff8 | 4260 | else if (sky2_reg_access_ok(sky2->hw, b)) |
295b54c4 | 4261 | memcpy_fromio(p, io, 128); |
c32bbff8 | 4262 | else |
295b54c4 | 4263 | memset(p, 0, 128); |
3ead5db7 | 4264 | |
295b54c4 SH |
4265 | p += 128; |
4266 | io += 128; | |
4267 | } | |
793b883e | 4268 | } |
cd28ab6a | 4269 | |
f4331a6d SH |
4270 | static int sky2_get_eeprom_len(struct net_device *dev) |
4271 | { | |
4272 | struct sky2_port *sky2 = netdev_priv(dev); | |
b32f40c4 | 4273 | struct sky2_hw *hw = sky2->hw; |
f4331a6d SH |
4274 | u16 reg2; |
4275 | ||
b32f40c4 | 4276 | reg2 = sky2_pci_read16(hw, PCI_DEV_REG2); |
f4331a6d SH |
4277 | return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8); |
4278 | } | |
4279 | ||
1413235c | 4280 | static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy) |
f4331a6d | 4281 | { |
1413235c | 4282 | unsigned long start = jiffies; |
f4331a6d | 4283 | |
1413235c SH |
4284 | while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) { |
4285 | /* Can take up to 10.6 ms for write */ | |
4286 | if (time_after(jiffies, start + HZ/4)) { | |
ada1db5c | 4287 | dev_err(&hw->pdev->dev, "VPD cycle timed out\n"); |
1413235c SH |
4288 | return -ETIMEDOUT; |
4289 | } | |
4290 | mdelay(1); | |
4291 | } | |
167f53d0 | 4292 | |
1413235c SH |
4293 | return 0; |
4294 | } | |
167f53d0 | 4295 | |
1413235c SH |
4296 | static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data, |
4297 | u16 offset, size_t length) | |
4298 | { | |
4299 | int rc = 0; | |
4300 | ||
4301 | while (length > 0) { | |
4302 | u32 val; | |
4303 | ||
4304 | sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset); | |
4305 | rc = sky2_vpd_wait(hw, cap, 0); | |
4306 | if (rc) | |
4307 | break; | |
4308 | ||
4309 | val = sky2_pci_read32(hw, cap + PCI_VPD_DATA); | |
4310 | ||
4311 | memcpy(data, &val, min(sizeof(val), length)); | |
4312 | offset += sizeof(u32); | |
4313 | data += sizeof(u32); | |
4314 | length -= sizeof(u32); | |
4315 | } | |
4316 | ||
4317 | return rc; | |
f4331a6d SH |
4318 | } |
4319 | ||
1413235c SH |
4320 | static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data, |
4321 | u16 offset, unsigned int length) | |
f4331a6d | 4322 | { |
1413235c SH |
4323 | unsigned int i; |
4324 | int rc = 0; | |
4325 | ||
4326 | for (i = 0; i < length; i += sizeof(u32)) { | |
4327 | u32 val = *(u32 *)(data + i); | |
4328 | ||
4329 | sky2_pci_write32(hw, cap + PCI_VPD_DATA, val); | |
4330 | sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F); | |
4331 | ||
4332 | rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F); | |
4333 | if (rc) | |
4334 | break; | |
4335 | } | |
4336 | return rc; | |
f4331a6d SH |
4337 | } |
4338 | ||
4339 | static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, | |
4340 | u8 *data) | |
4341 | { | |
4342 | struct sky2_port *sky2 = netdev_priv(dev); | |
4343 | int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD); | |
f4331a6d SH |
4344 | |
4345 | if (!cap) | |
4346 | return -EINVAL; | |
4347 | ||
4348 | eeprom->magic = SKY2_EEPROM_MAGIC; | |
4349 | ||
1413235c | 4350 | return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len); |
f4331a6d SH |
4351 | } |
4352 | ||
4353 | static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, | |
4354 | u8 *data) | |
4355 | { | |
4356 | struct sky2_port *sky2 = netdev_priv(dev); | |
4357 | int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD); | |
f4331a6d SH |
4358 | |
4359 | if (!cap) | |
4360 | return -EINVAL; | |
4361 | ||
4362 | if (eeprom->magic != SKY2_EEPROM_MAGIC) | |
4363 | return -EINVAL; | |
4364 | ||
1413235c SH |
4365 | /* Partial writes not supported */ |
4366 | if ((eeprom->offset & 3) || (eeprom->len & 3)) | |
4367 | return -EINVAL; | |
f4331a6d | 4368 | |
1413235c | 4369 | return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len); |
f4331a6d SH |
4370 | } |
4371 | ||
c8f44aff MM |
4372 | static netdev_features_t sky2_fix_features(struct net_device *dev, |
4373 | netdev_features_t features) | |
bf73130d | 4374 | { |
f5d64037 MM |
4375 | const struct sky2_port *sky2 = netdev_priv(dev); |
4376 | const struct sky2_hw *hw = sky2->hw; | |
bf73130d | 4377 | |
f5d64037 MM |
4378 | /* In order to do Jumbo packets on these chips, need to turn off the |
4379 | * transmit store/forward. Therefore checksum offload won't work. | |
4380 | */ | |
aa5ca96c | 4381 | if (dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U) { |
4382 | netdev_info(dev, "checksum offload not possible with jumbo frames\n"); | |
f5d64037 | 4383 | features &= ~(NETIF_F_TSO|NETIF_F_SG|NETIF_F_ALL_CSUM); |
aa5ca96c | 4384 | } |
4385 | ||
4386 | /* Some hardware requires receive checksum for RSS to work. */ | |
4387 | if ( (features & NETIF_F_RXHASH) && | |
4388 | !(features & NETIF_F_RXCSUM) && | |
4389 | (sky2->hw->flags & SKY2_HW_RSS_CHKSUM)) { | |
4390 | netdev_info(dev, "receive hashing forces receive checksum\n"); | |
4391 | features |= NETIF_F_RXCSUM; | |
4392 | } | |
86aa7785 | 4393 | |
f5d64037 MM |
4394 | return features; |
4395 | } | |
86aa7785 | 4396 | |
c8f44aff | 4397 | static int sky2_set_features(struct net_device *dev, netdev_features_t features) |
f5d64037 MM |
4398 | { |
4399 | struct sky2_port *sky2 = netdev_priv(dev); | |
c8f44aff | 4400 | netdev_features_t changed = dev->features ^ features; |
86aa7785 | 4401 | |
5ff0feac | 4402 | if ((changed & NETIF_F_RXCSUM) && |
4403 | !(sky2->hw->flags & SKY2_HW_NEW_LE)) { | |
4404 | sky2_write32(sky2->hw, | |
4405 | Q_ADDR(rxqaddr[sky2->port], Q_CSR), | |
4406 | (features & NETIF_F_RXCSUM) | |
4407 | ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM); | |
f5d64037 | 4408 | } |
bf73130d | 4409 | |
f5d64037 MM |
4410 | if (changed & NETIF_F_RXHASH) |
4411 | rx_set_rss(dev, features); | |
86aa7785 | 4412 | |
f646968f | 4413 | if (changed & (NETIF_F_HW_VLAN_CTAG_TX|NETIF_F_HW_VLAN_CTAG_RX)) |
f5d64037 | 4414 | sky2_vlan_mode(dev, features); |
bf73130d SH |
4415 | |
4416 | return 0; | |
4417 | } | |
f4331a6d | 4418 | |
7282d491 | 4419 | static const struct ethtool_ops sky2_ethtool_ops = { |
f4331a6d SH |
4420 | .get_settings = sky2_get_settings, |
4421 | .set_settings = sky2_set_settings, | |
4422 | .get_drvinfo = sky2_get_drvinfo, | |
4423 | .get_wol = sky2_get_wol, | |
4424 | .set_wol = sky2_set_wol, | |
4425 | .get_msglevel = sky2_get_msglevel, | |
4426 | .set_msglevel = sky2_set_msglevel, | |
4427 | .nway_reset = sky2_nway_reset, | |
4428 | .get_regs_len = sky2_get_regs_len, | |
4429 | .get_regs = sky2_get_regs, | |
4430 | .get_link = ethtool_op_get_link, | |
4431 | .get_eeprom_len = sky2_get_eeprom_len, | |
4432 | .get_eeprom = sky2_get_eeprom, | |
4433 | .set_eeprom = sky2_set_eeprom, | |
f4331a6d SH |
4434 | .get_strings = sky2_get_strings, |
4435 | .get_coalesce = sky2_get_coalesce, | |
4436 | .set_coalesce = sky2_set_coalesce, | |
4437 | .get_ringparam = sky2_get_ringparam, | |
4438 | .set_ringparam = sky2_set_ringparam, | |
cd28ab6a SH |
4439 | .get_pauseparam = sky2_get_pauseparam, |
4440 | .set_pauseparam = sky2_set_pauseparam, | |
74e532ff | 4441 | .set_phys_id = sky2_set_phys_id, |
b9f2c044 | 4442 | .get_sset_count = sky2_get_sset_count, |
cd28ab6a SH |
4443 | .get_ethtool_stats = sky2_get_ethtool_stats, |
4444 | }; | |
4445 | ||
3cf26753 SH |
4446 | #ifdef CONFIG_SKY2_DEBUG |
4447 | ||
4448 | static struct dentry *sky2_debug; | |
4449 | ||
e4c2abe2 SH |
4450 | |
4451 | /* | |
4452 | * Read and parse the first part of Vital Product Data | |
4453 | */ | |
4454 | #define VPD_SIZE 128 | |
4455 | #define VPD_MAGIC 0x82 | |
4456 | ||
4457 | static const struct vpd_tag { | |
4458 | char tag[2]; | |
4459 | char *label; | |
4460 | } vpd_tags[] = { | |
4461 | { "PN", "Part Number" }, | |
4462 | { "EC", "Engineering Level" }, | |
4463 | { "MN", "Manufacturer" }, | |
4464 | { "SN", "Serial Number" }, | |
4465 | { "YA", "Asset Tag" }, | |
4466 | { "VL", "First Error Log Message" }, | |
4467 | { "VF", "Second Error Log Message" }, | |
4468 | { "VB", "Boot Agent ROM Configuration" }, | |
4469 | { "VE", "EFI UNDI Configuration" }, | |
4470 | }; | |
4471 | ||
4472 | static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw) | |
4473 | { | |
4474 | size_t vpd_size; | |
4475 | loff_t offs; | |
4476 | u8 len; | |
4477 | unsigned char *buf; | |
4478 | u16 reg2; | |
4479 | ||
4480 | reg2 = sky2_pci_read16(hw, PCI_DEV_REG2); | |
4481 | vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8); | |
4482 | ||
4483 | seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev)); | |
4484 | buf = kmalloc(vpd_size, GFP_KERNEL); | |
4485 | if (!buf) { | |
4486 | seq_puts(seq, "no memory!\n"); | |
4487 | return; | |
4488 | } | |
4489 | ||
4490 | if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) { | |
4491 | seq_puts(seq, "VPD read failed\n"); | |
4492 | goto out; | |
4493 | } | |
4494 | ||
4495 | if (buf[0] != VPD_MAGIC) { | |
4496 | seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]); | |
4497 | goto out; | |
4498 | } | |
4499 | len = buf[1]; | |
4500 | if (len == 0 || len > vpd_size - 4) { | |
4501 | seq_printf(seq, "Invalid id length: %d\n", len); | |
4502 | goto out; | |
4503 | } | |
4504 | ||
4505 | seq_printf(seq, "%.*s\n", len, buf + 3); | |
4506 | offs = len + 3; | |
4507 | ||
4508 | while (offs < vpd_size - 4) { | |
4509 | int i; | |
4510 | ||
4511 | if (!memcmp("RW", buf + offs, 2)) /* end marker */ | |
4512 | break; | |
4513 | len = buf[offs + 2]; | |
4514 | if (offs + len + 3 >= vpd_size) | |
4515 | break; | |
4516 | ||
4517 | for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) { | |
4518 | if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) { | |
4519 | seq_printf(seq, " %s: %.*s\n", | |
4520 | vpd_tags[i].label, len, buf + offs + 3); | |
4521 | break; | |
4522 | } | |
4523 | } | |
4524 | offs += len + 3; | |
4525 | } | |
4526 | out: | |
4527 | kfree(buf); | |
4528 | } | |
4529 | ||
3cf26753 SH |
4530 | static int sky2_debug_show(struct seq_file *seq, void *v) |
4531 | { | |
4532 | struct net_device *dev = seq->private; | |
4533 | const struct sky2_port *sky2 = netdev_priv(dev); | |
bea3348e | 4534 | struct sky2_hw *hw = sky2->hw; |
3cf26753 SH |
4535 | unsigned port = sky2->port; |
4536 | unsigned idx, last; | |
4537 | int sop; | |
4538 | ||
e4c2abe2 | 4539 | sky2_show_vpd(seq, hw); |
3cf26753 | 4540 | |
e4c2abe2 | 4541 | seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n", |
3cf26753 SH |
4542 | sky2_read32(hw, B0_ISRC), |
4543 | sky2_read32(hw, B0_IMSK), | |
4544 | sky2_read32(hw, B0_Y2_SP_ICR)); | |
4545 | ||
e4c2abe2 SH |
4546 | if (!netif_running(dev)) { |
4547 | seq_printf(seq, "network not running\n"); | |
4548 | return 0; | |
4549 | } | |
4550 | ||
bea3348e | 4551 | napi_disable(&hw->napi); |
3cf26753 SH |
4552 | last = sky2_read16(hw, STAT_PUT_IDX); |
4553 | ||
efe91932 | 4554 | seq_printf(seq, "Status ring %u\n", hw->st_size); |
3cf26753 SH |
4555 | if (hw->st_idx == last) |
4556 | seq_puts(seq, "Status ring (empty)\n"); | |
4557 | else { | |
4558 | seq_puts(seq, "Status ring\n"); | |
efe91932 | 4559 | for (idx = hw->st_idx; idx != last && idx < hw->st_size; |
4560 | idx = RING_NEXT(idx, hw->st_size)) { | |
3cf26753 SH |
4561 | const struct sky2_status_le *le = hw->st_le + idx; |
4562 | seq_printf(seq, "[%d] %#x %d %#x\n", | |
4563 | idx, le->opcode, le->length, le->status); | |
4564 | } | |
4565 | seq_puts(seq, "\n"); | |
4566 | } | |
4567 | ||
4568 | seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n", | |
4569 | sky2->tx_cons, sky2->tx_prod, | |
4570 | sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX), | |
4571 | sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE))); | |
4572 | ||
4573 | /* Dump contents of tx ring */ | |
4574 | sop = 1; | |
ee5f68fe SH |
4575 | for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < sky2->tx_ring_size; |
4576 | idx = RING_NEXT(idx, sky2->tx_ring_size)) { | |
3cf26753 SH |
4577 | const struct sky2_tx_le *le = sky2->tx_le + idx; |
4578 | u32 a = le32_to_cpu(le->addr); | |
4579 | ||
4580 | if (sop) | |
4581 | seq_printf(seq, "%u:", idx); | |
4582 | sop = 0; | |
4583 | ||
060b946c | 4584 | switch (le->opcode & ~HW_OWNER) { |
3cf26753 SH |
4585 | case OP_ADDR64: |
4586 | seq_printf(seq, " %#x:", a); | |
4587 | break; | |
4588 | case OP_LRGLEN: | |
4589 | seq_printf(seq, " mtu=%d", a); | |
4590 | break; | |
4591 | case OP_VLAN: | |
4592 | seq_printf(seq, " vlan=%d", be16_to_cpu(le->length)); | |
4593 | break; | |
4594 | case OP_TCPLISW: | |
4595 | seq_printf(seq, " csum=%#x", a); | |
4596 | break; | |
4597 | case OP_LARGESEND: | |
4598 | seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length)); | |
4599 | break; | |
4600 | case OP_PACKET: | |
4601 | seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length)); | |
4602 | break; | |
4603 | case OP_BUFFER: | |
4604 | seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length)); | |
4605 | break; | |
4606 | default: | |
4607 | seq_printf(seq, " op=%#x,%#x(%d)", le->opcode, | |
4608 | a, le16_to_cpu(le->length)); | |
4609 | } | |
4610 | ||
4611 | if (le->ctrl & EOP) { | |
4612 | seq_putc(seq, '\n'); | |
4613 | sop = 1; | |
4614 | } | |
4615 | } | |
4616 | ||
4617 | seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n", | |
4618 | sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)), | |
c409c34b | 4619 | sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)), |
3cf26753 SH |
4620 | sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX))); |
4621 | ||
d1d08d12 | 4622 | sky2_read32(hw, B0_Y2_SP_LISR); |
bea3348e | 4623 | napi_enable(&hw->napi); |
3cf26753 SH |
4624 | return 0; |
4625 | } | |
4626 | ||
4627 | static int sky2_debug_open(struct inode *inode, struct file *file) | |
4628 | { | |
4629 | return single_open(file, sky2_debug_show, inode->i_private); | |
4630 | } | |
4631 | ||
4632 | static const struct file_operations sky2_debug_fops = { | |
4633 | .owner = THIS_MODULE, | |
4634 | .open = sky2_debug_open, | |
4635 | .read = seq_read, | |
4636 | .llseek = seq_lseek, | |
4637 | .release = single_release, | |
4638 | }; | |
4639 | ||
4640 | /* | |
4641 | * Use network device events to create/remove/rename | |
4642 | * debugfs file entries | |
4643 | */ | |
4644 | static int sky2_device_event(struct notifier_block *unused, | |
4645 | unsigned long event, void *ptr) | |
4646 | { | |
351638e7 | 4647 | struct net_device *dev = netdev_notifier_info_to_dev(ptr); |
5b296bc9 | 4648 | struct sky2_port *sky2 = netdev_priv(dev); |
3cf26753 | 4649 | |
926d0977 | 4650 | if (dev->netdev_ops->ndo_open != sky2_open || !sky2_debug) |
5b296bc9 | 4651 | return NOTIFY_DONE; |
3cf26753 | 4652 | |
060b946c | 4653 | switch (event) { |
5b296bc9 SH |
4654 | case NETDEV_CHANGENAME: |
4655 | if (sky2->debugfs) { | |
4656 | sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs, | |
4657 | sky2_debug, dev->name); | |
4658 | } | |
4659 | break; | |
3cf26753 | 4660 | |
5b296bc9 SH |
4661 | case NETDEV_GOING_DOWN: |
4662 | if (sky2->debugfs) { | |
ada1db5c | 4663 | netdev_printk(KERN_DEBUG, dev, "remove debugfs\n"); |
5b296bc9 SH |
4664 | debugfs_remove(sky2->debugfs); |
4665 | sky2->debugfs = NULL; | |
3cf26753 | 4666 | } |
5b296bc9 SH |
4667 | break; |
4668 | ||
4669 | case NETDEV_UP: | |
4670 | sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO, | |
4671 | sky2_debug, dev, | |
4672 | &sky2_debug_fops); | |
4673 | if (IS_ERR(sky2->debugfs)) | |
4674 | sky2->debugfs = NULL; | |
3cf26753 SH |
4675 | } |
4676 | ||
4677 | return NOTIFY_DONE; | |
4678 | } | |
4679 | ||
4680 | static struct notifier_block sky2_notifier = { | |
4681 | .notifier_call = sky2_device_event, | |
4682 | }; | |
4683 | ||
4684 | ||
4685 | static __init void sky2_debug_init(void) | |
4686 | { | |
4687 | struct dentry *ent; | |
4688 | ||
4689 | ent = debugfs_create_dir("sky2", NULL); | |
4690 | if (!ent || IS_ERR(ent)) | |
4691 | return; | |
4692 | ||
4693 | sky2_debug = ent; | |
4694 | register_netdevice_notifier(&sky2_notifier); | |
4695 | } | |
4696 | ||
4697 | static __exit void sky2_debug_cleanup(void) | |
4698 | { | |
4699 | if (sky2_debug) { | |
4700 | unregister_netdevice_notifier(&sky2_notifier); | |
4701 | debugfs_remove(sky2_debug); | |
4702 | sky2_debug = NULL; | |
4703 | } | |
4704 | } | |
4705 | ||
4706 | #else | |
4707 | #define sky2_debug_init() | |
4708 | #define sky2_debug_cleanup() | |
4709 | #endif | |
4710 | ||
1436b301 SH |
4711 | /* Two copies of network device operations to handle special case of |
4712 | not allowing netpoll on second port */ | |
4713 | static const struct net_device_ops sky2_netdev_ops[2] = { | |
4714 | { | |
926d0977 | 4715 | .ndo_open = sky2_open, |
4716 | .ndo_stop = sky2_close, | |
00829823 | 4717 | .ndo_start_xmit = sky2_xmit_frame, |
1436b301 SH |
4718 | .ndo_do_ioctl = sky2_ioctl, |
4719 | .ndo_validate_addr = eth_validate_addr, | |
4720 | .ndo_set_mac_address = sky2_set_mac_address, | |
afc4b13d | 4721 | .ndo_set_rx_mode = sky2_set_multicast, |
1436b301 | 4722 | .ndo_change_mtu = sky2_change_mtu, |
f5d64037 MM |
4723 | .ndo_fix_features = sky2_fix_features, |
4724 | .ndo_set_features = sky2_set_features, | |
1436b301 | 4725 | .ndo_tx_timeout = sky2_tx_timeout, |
0885a30b | 4726 | .ndo_get_stats64 = sky2_get_stats, |
1436b301 SH |
4727 | #ifdef CONFIG_NET_POLL_CONTROLLER |
4728 | .ndo_poll_controller = sky2_netpoll, | |
4729 | #endif | |
4730 | }, | |
4731 | { | |
926d0977 | 4732 | .ndo_open = sky2_open, |
4733 | .ndo_stop = sky2_close, | |
00829823 | 4734 | .ndo_start_xmit = sky2_xmit_frame, |
1436b301 SH |
4735 | .ndo_do_ioctl = sky2_ioctl, |
4736 | .ndo_validate_addr = eth_validate_addr, | |
4737 | .ndo_set_mac_address = sky2_set_mac_address, | |
afc4b13d | 4738 | .ndo_set_rx_mode = sky2_set_multicast, |
1436b301 | 4739 | .ndo_change_mtu = sky2_change_mtu, |
f5d64037 MM |
4740 | .ndo_fix_features = sky2_fix_features, |
4741 | .ndo_set_features = sky2_set_features, | |
1436b301 | 4742 | .ndo_tx_timeout = sky2_tx_timeout, |
0885a30b | 4743 | .ndo_get_stats64 = sky2_get_stats, |
1436b301 SH |
4744 | }, |
4745 | }; | |
3cf26753 | 4746 | |
cd28ab6a | 4747 | /* Initialize network device */ |
1dd06ae8 GKH |
4748 | static struct net_device *sky2_init_netdev(struct sky2_hw *hw, unsigned port, |
4749 | int highmem, int wol) | |
cd28ab6a SH |
4750 | { |
4751 | struct sky2_port *sky2; | |
4752 | struct net_device *dev = alloc_etherdev(sizeof(*sky2)); | |
3ee2f8ce | 4753 | const void *iap; |
cd28ab6a | 4754 | |
41de8d4c | 4755 | if (!dev) |
cd28ab6a | 4756 | return NULL; |
cd28ab6a | 4757 | |
cd28ab6a | 4758 | SET_NETDEV_DEV(dev, &hw->pdev->dev); |
ef743d33 | 4759 | dev->irq = hw->pdev->irq; |
7ad24ea4 | 4760 | dev->ethtool_ops = &sky2_ethtool_ops; |
cd28ab6a | 4761 | dev->watchdog_timeo = TX_WATCHDOG; |
1436b301 | 4762 | dev->netdev_ops = &sky2_netdev_ops[port]; |
cd28ab6a SH |
4763 | |
4764 | sky2 = netdev_priv(dev); | |
4765 | sky2->netdev = dev; | |
4766 | sky2->hw = hw; | |
4767 | sky2->msg_enable = netif_msg_init(debug, default_msg); | |
4768 | ||
827da44c JS |
4769 | u64_stats_init(&sky2->tx_stats.syncp); |
4770 | u64_stats_init(&sky2->rx_stats.syncp); | |
4771 | ||
cd28ab6a | 4772 | /* Auto speed and flow control */ |
0ea065e5 SH |
4773 | sky2->flags = SKY2_FLAG_AUTO_SPEED | SKY2_FLAG_AUTO_PAUSE; |
4774 | if (hw->chip_id != CHIP_ID_YUKON_XL) | |
f5d64037 | 4775 | dev->hw_features |= NETIF_F_RXCSUM; |
0ea065e5 | 4776 | |
16ad91e1 SH |
4777 | sky2->flow_mode = FC_BOTH; |
4778 | ||
cd28ab6a SH |
4779 | sky2->duplex = -1; |
4780 | sky2->speed = -1; | |
4781 | sky2->advertising = sky2_supported_modes(hw); | |
be63a21c | 4782 | sky2->wol = wol; |
75d070c5 | 4783 | |
e07b1aa8 | 4784 | spin_lock_init(&sky2->phy_lock); |
ee5f68fe | 4785 | |
793b883e | 4786 | sky2->tx_pending = TX_DEF_PENDING; |
738a849c | 4787 | sky2->tx_ring_size = roundup_ring_size(TX_DEF_PENDING); |
290d4de5 | 4788 | sky2->rx_pending = RX_DEF_PENDING; |
cd28ab6a SH |
4789 | |
4790 | hw->dev[port] = dev; | |
4791 | ||
4792 | sky2->port = port; | |
4793 | ||
f5d64037 | 4794 | dev->hw_features |= NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_TSO; |
86aa7785 | 4795 | |
cd28ab6a SH |
4796 | if (highmem) |
4797 | dev->features |= NETIF_F_HIGHDMA; | |
cd28ab6a | 4798 | |
bf73130d SH |
4799 | /* Enable receive hashing unless hardware is known broken */ |
4800 | if (!(hw->flags & SKY2_HW_RSS_BROKEN)) | |
f5d64037 MM |
4801 | dev->hw_features |= NETIF_F_RXHASH; |
4802 | ||
4803 | if (!(hw->flags & SKY2_HW_VLAN_BROKEN)) { | |
f646968f PM |
4804 | dev->hw_features |= NETIF_F_HW_VLAN_CTAG_TX | |
4805 | NETIF_F_HW_VLAN_CTAG_RX; | |
f5d64037 MM |
4806 | dev->vlan_features |= SKY2_VLAN_OFFLOADS; |
4807 | } | |
bf73130d | 4808 | |
f5d64037 | 4809 | dev->features |= dev->hw_features; |
d1f13708 | 4810 | |
3ee2f8ce TH |
4811 | /* try to get mac address in the following order: |
4812 | * 1) from device tree data | |
4813 | * 2) from internal registers set by bootloader | |
4814 | */ | |
4815 | iap = of_get_mac_address(hw->pdev->dev.of_node); | |
4816 | if (iap) | |
4817 | memcpy(dev->dev_addr, iap, ETH_ALEN); | |
4818 | else | |
4819 | memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, | |
4820 | ETH_ALEN); | |
cd28ab6a | 4821 | |
cd28ab6a SH |
4822 | return dev; |
4823 | } | |
4824 | ||
853e3f4c | 4825 | static void sky2_show_addr(struct net_device *dev) |
cd28ab6a SH |
4826 | { |
4827 | const struct sky2_port *sky2 = netdev_priv(dev); | |
4828 | ||
6c35abae | 4829 | netif_info(sky2, probe, dev, "addr %pM\n", dev->dev_addr); |
cd28ab6a SH |
4830 | } |
4831 | ||
fb2690a9 | 4832 | /* Handle software interrupt used during MSI test */ |
853e3f4c | 4833 | static irqreturn_t sky2_test_intr(int irq, void *dev_id) |
fb2690a9 SH |
4834 | { |
4835 | struct sky2_hw *hw = dev_id; | |
4836 | u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2); | |
4837 | ||
4838 | if (status == 0) | |
4839 | return IRQ_NONE; | |
4840 | ||
4841 | if (status & Y2_IS_IRQ_SW) { | |
ea76e635 | 4842 | hw->flags |= SKY2_HW_USE_MSI; |
fb2690a9 SH |
4843 | wake_up(&hw->msi_wait); |
4844 | sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ); | |
4845 | } | |
4846 | sky2_write32(hw, B0_Y2_SP_ICR, 2); | |
4847 | ||
4848 | return IRQ_HANDLED; | |
4849 | } | |
4850 | ||
4851 | /* Test interrupt path by forcing a a software IRQ */ | |
853e3f4c | 4852 | static int sky2_test_msi(struct sky2_hw *hw) |
fb2690a9 SH |
4853 | { |
4854 | struct pci_dev *pdev = hw->pdev; | |
4855 | int err; | |
4856 | ||
060b946c | 4857 | init_waitqueue_head(&hw->msi_wait); |
bb507fe1 | 4858 | |
b0a20ded | 4859 | err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw); |
fb2690a9 | 4860 | if (err) { |
b02a9258 | 4861 | dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq); |
fb2690a9 SH |
4862 | return err; |
4863 | } | |
4864 | ||
ede7193d LS |
4865 | sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW); |
4866 | ||
fb2690a9 | 4867 | sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ); |
bb507fe1 | 4868 | sky2_read8(hw, B0_CTST); |
fb2690a9 | 4869 | |
ea76e635 | 4870 | wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10); |
fb2690a9 | 4871 | |
ea76e635 | 4872 | if (!(hw->flags & SKY2_HW_USE_MSI)) { |
fb2690a9 | 4873 | /* MSI test failed, go back to INTx mode */ |
b02a9258 SH |
4874 | dev_info(&pdev->dev, "No interrupt generated using MSI, " |
4875 | "switching to INTx mode.\n"); | |
fb2690a9 SH |
4876 | |
4877 | err = -EOPNOTSUPP; | |
4878 | sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ); | |
4879 | } | |
4880 | ||
4881 | sky2_write32(hw, B0_IMSK, 0); | |
2bffc23a | 4882 | sky2_read32(hw, B0_IMSK); |
fb2690a9 SH |
4883 | |
4884 | free_irq(pdev->irq, hw); | |
4885 | ||
4886 | return err; | |
4887 | } | |
4888 | ||
c7127a34 SH |
4889 | /* This driver supports yukon2 chipset only */ |
4890 | static const char *sky2_name(u8 chipid, char *buf, int sz) | |
4891 | { | |
4892 | const char *name[] = { | |
4893 | "XL", /* 0xb3 */ | |
4894 | "EC Ultra", /* 0xb4 */ | |
4895 | "Extreme", /* 0xb5 */ | |
4896 | "EC", /* 0xb6 */ | |
4897 | "FE", /* 0xb7 */ | |
4898 | "FE+", /* 0xb8 */ | |
4899 | "Supreme", /* 0xb9 */ | |
0ce8b98d | 4900 | "UL 2", /* 0xba */ |
0f5aac70 SH |
4901 | "Unknown", /* 0xbb */ |
4902 | "Optima", /* 0xbc */ | |
0e767324 | 4903 | "OptimaEEE", /* 0xbd */ |
4fb99cd6 | 4904 | "Optima 2", /* 0xbe */ |
c7127a34 SH |
4905 | }; |
4906 | ||
4fb99cd6 | 4907 | if (chipid >= CHIP_ID_YUKON_XL && chipid <= CHIP_ID_YUKON_OP_2) |
c7127a34 SH |
4908 | strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz); |
4909 | else | |
4910 | snprintf(buf, sz, "(chip %#x)", chipid); | |
4911 | return buf; | |
4912 | } | |
4913 | ||
1dd06ae8 | 4914 | static int sky2_probe(struct pci_dev *pdev, const struct pci_device_id *ent) |
cd28ab6a | 4915 | { |
0bdb0bd0 | 4916 | struct net_device *dev, *dev1; |
cd28ab6a | 4917 | struct sky2_hw *hw; |
be63a21c | 4918 | int err, using_dac = 0, wol_default; |
3834507d | 4919 | u32 reg; |
c7127a34 | 4920 | char buf1[16]; |
cd28ab6a | 4921 | |
793b883e SH |
4922 | err = pci_enable_device(pdev); |
4923 | if (err) { | |
b02a9258 | 4924 | dev_err(&pdev->dev, "cannot enable PCI device\n"); |
cd28ab6a SH |
4925 | goto err_out; |
4926 | } | |
4927 | ||
6cc90a5a SH |
4928 | /* Get configuration information |
4929 | * Note: only regular PCI config access once to test for HW issues | |
4930 | * other PCI access through shared memory for speed and to | |
4931 | * avoid MMCONFIG problems. | |
4932 | */ | |
4933 | err = pci_read_config_dword(pdev, PCI_DEV_REG2, ®); | |
4934 | if (err) { | |
4935 | dev_err(&pdev->dev, "PCI read config failed\n"); | |
1c85382e | 4936 | goto err_out_disable; |
6cc90a5a SH |
4937 | } |
4938 | ||
4939 | if (~reg == 0) { | |
4940 | dev_err(&pdev->dev, "PCI configuration read error\n"); | |
0bd8ba18 | 4941 | err = -EIO; |
1c85382e | 4942 | goto err_out_disable; |
6cc90a5a SH |
4943 | } |
4944 | ||
793b883e SH |
4945 | err = pci_request_regions(pdev, DRV_NAME); |
4946 | if (err) { | |
b02a9258 | 4947 | dev_err(&pdev->dev, "cannot obtain PCI resources\n"); |
44a1d2e5 | 4948 | goto err_out_disable; |
cd28ab6a SH |
4949 | } |
4950 | ||
4951 | pci_set_master(pdev); | |
4952 | ||
d1f3d4dd | 4953 | if (sizeof(dma_addr_t) > sizeof(u32) && |
6a35528a | 4954 | !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) { |
d1f3d4dd | 4955 | using_dac = 1; |
6a35528a | 4956 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); |
d1f3d4dd | 4957 | if (err < 0) { |
b02a9258 SH |
4958 | dev_err(&pdev->dev, "unable to obtain 64 bit DMA " |
4959 | "for consistent allocations\n"); | |
d1f3d4dd SH |
4960 | goto err_out_free_regions; |
4961 | } | |
d1f3d4dd | 4962 | } else { |
284901a9 | 4963 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
cd28ab6a | 4964 | if (err) { |
b02a9258 | 4965 | dev_err(&pdev->dev, "no usable DMA configuration\n"); |
cd28ab6a SH |
4966 | goto err_out_free_regions; |
4967 | } | |
4968 | } | |
d1f3d4dd | 4969 | |
3834507d SH |
4970 | |
4971 | #ifdef __BIG_ENDIAN | |
4972 | /* The sk98lin vendor driver uses hardware byte swapping but | |
4973 | * this driver uses software swapping. | |
4974 | */ | |
4975 | reg &= ~PCI_REV_DESC; | |
060b946c | 4976 | err = pci_write_config_dword(pdev, PCI_DEV_REG2, reg); |
3834507d SH |
4977 | if (err) { |
4978 | dev_err(&pdev->dev, "PCI write config failed\n"); | |
4979 | goto err_out_free_regions; | |
4980 | } | |
4981 | #endif | |
4982 | ||
9d731d77 | 4983 | wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0; |
be63a21c | 4984 | |
cd28ab6a | 4985 | err = -ENOMEM; |
66466797 SH |
4986 | |
4987 | hw = kzalloc(sizeof(*hw) + strlen(DRV_NAME "@pci:") | |
4988 | + strlen(pci_name(pdev)) + 1, GFP_KERNEL); | |
b2adaca9 | 4989 | if (!hw) |
cd28ab6a | 4990 | goto err_out_free_regions; |
cd28ab6a | 4991 | |
cd28ab6a | 4992 | hw->pdev = pdev; |
66466797 | 4993 | sprintf(hw->irq_name, DRV_NAME "@pci:%s", pci_name(pdev)); |
cd28ab6a SH |
4994 | |
4995 | hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000); | |
4996 | if (!hw->regs) { | |
b02a9258 | 4997 | dev_err(&pdev->dev, "cannot map device registers\n"); |
cd28ab6a SH |
4998 | goto err_out_free_hw; |
4999 | } | |
5000 | ||
e3173832 | 5001 | err = sky2_init(hw); |
cd28ab6a | 5002 | if (err) |
793b883e | 5003 | goto err_out_iounmap; |
cd28ab6a | 5004 | |
efe91932 | 5005 | /* ring for status responses */ |
bf73130d | 5006 | hw->st_size = hw->ports * roundup_pow_of_two(3*RX_MAX_PENDING + TX_MAX_PENDING); |
efe91932 | 5007 | hw->st_le = pci_alloc_consistent(pdev, hw->st_size * sizeof(struct sky2_status_le), |
5008 | &hw->st_dma); | |
0bd8ba18 PST |
5009 | if (!hw->st_le) { |
5010 | err = -ENOMEM; | |
efe91932 | 5011 | goto err_out_reset; |
0bd8ba18 | 5012 | } |
efe91932 | 5013 | |
c844d483 SH |
5014 | dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n", |
5015 | sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev); | |
cd28ab6a | 5016 | |
e3173832 SH |
5017 | sky2_reset(hw); |
5018 | ||
be63a21c | 5019 | dev = sky2_init_netdev(hw, 0, using_dac, wol_default); |
7f60c64b | 5020 | if (!dev) { |
5021 | err = -ENOMEM; | |
cd28ab6a | 5022 | goto err_out_free_pci; |
7f60c64b | 5023 | } |
cd28ab6a | 5024 | |
9fa1b1f3 SH |
5025 | if (!disable_msi && pci_enable_msi(pdev) == 0) { |
5026 | err = sky2_test_msi(hw); | |
1c85382e | 5027 | if (err) { |
9fa1b1f3 | 5028 | pci_disable_msi(pdev); |
1c85382e LS |
5029 | if (err != -EOPNOTSUPP) |
5030 | goto err_out_free_netdev; | |
5031 | } | |
9fa1b1f3 SH |
5032 | } |
5033 | ||
731073b9 SG |
5034 | netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT); |
5035 | ||
793b883e SH |
5036 | err = register_netdev(dev); |
5037 | if (err) { | |
b02a9258 | 5038 | dev_err(&pdev->dev, "cannot register net device\n"); |
cd28ab6a SH |
5039 | goto err_out_free_netdev; |
5040 | } | |
5041 | ||
33cb7d33 BP |
5042 | netif_carrier_off(dev); |
5043 | ||
cd28ab6a SH |
5044 | sky2_show_addr(dev); |
5045 | ||
7f60c64b | 5046 | if (hw->ports > 1) { |
be63a21c | 5047 | dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default); |
0bdb0bd0 | 5048 | if (!dev1) { |
5049 | err = -ENOMEM; | |
5050 | goto err_out_unregister; | |
ca519274 | 5051 | } |
0bdb0bd0 | 5052 | |
5053 | err = register_netdev(dev1); | |
5054 | if (err) { | |
5055 | dev_err(&pdev->dev, "cannot register second net device\n"); | |
5056 | goto err_out_free_dev1; | |
5057 | } | |
5058 | ||
5059 | err = sky2_setup_irq(hw, hw->irq_name); | |
5060 | if (err) | |
5061 | goto err_out_unregister_dev1; | |
5062 | ||
5063 | sky2_show_addr(dev1); | |
cd28ab6a SH |
5064 | } |
5065 | ||
32c2c300 | 5066 | setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw); |
81906791 SH |
5067 | INIT_WORK(&hw->restart_work, sky2_restart); |
5068 | ||
793b883e | 5069 | pci_set_drvdata(pdev, hw); |
1ae861e6 | 5070 | pdev->d3_delay = 150; |
793b883e | 5071 | |
cd28ab6a SH |
5072 | return 0; |
5073 | ||
0bdb0bd0 | 5074 | err_out_unregister_dev1: |
5075 | unregister_netdev(dev1); | |
5076 | err_out_free_dev1: | |
5077 | free_netdev(dev1); | |
793b883e | 5078 | err_out_unregister: |
793b883e | 5079 | unregister_netdev(dev); |
cd28ab6a | 5080 | err_out_free_netdev: |
1c85382e LS |
5081 | if (hw->flags & SKY2_HW_USE_MSI) |
5082 | pci_disable_msi(pdev); | |
cd28ab6a | 5083 | free_netdev(dev); |
cd28ab6a | 5084 | err_out_free_pci: |
efe91932 | 5085 | pci_free_consistent(pdev, hw->st_size * sizeof(struct sky2_status_le), |
5086 | hw->st_le, hw->st_dma); | |
5087 | err_out_reset: | |
793b883e | 5088 | sky2_write8(hw, B0_CTST, CS_RST_SET); |
cd28ab6a SH |
5089 | err_out_iounmap: |
5090 | iounmap(hw->regs); | |
5091 | err_out_free_hw: | |
5092 | kfree(hw); | |
5093 | err_out_free_regions: | |
5094 | pci_release_regions(pdev); | |
44a1d2e5 | 5095 | err_out_disable: |
cd28ab6a | 5096 | pci_disable_device(pdev); |
cd28ab6a SH |
5097 | err_out: |
5098 | return err; | |
5099 | } | |
5100 | ||
853e3f4c | 5101 | static void sky2_remove(struct pci_dev *pdev) |
cd28ab6a | 5102 | { |
793b883e | 5103 | struct sky2_hw *hw = pci_get_drvdata(pdev); |
6de16237 | 5104 | int i; |
cd28ab6a | 5105 | |
793b883e | 5106 | if (!hw) |
cd28ab6a SH |
5107 | return; |
5108 | ||
32c2c300 | 5109 | del_timer_sync(&hw->watchdog_timer); |
6de16237 | 5110 | cancel_work_sync(&hw->restart_work); |
d27ed387 | 5111 | |
b877fe28 | 5112 | for (i = hw->ports-1; i >= 0; --i) |
6de16237 | 5113 | unregister_netdev(hw->dev[i]); |
81906791 | 5114 | |
d27ed387 | 5115 | sky2_write32(hw, B0_IMSK, 0); |
0bdb0bd0 | 5116 | sky2_read32(hw, B0_IMSK); |
cd28ab6a | 5117 | |
ae306cca SH |
5118 | sky2_power_aux(hw); |
5119 | ||
793b883e | 5120 | sky2_write8(hw, B0_CTST, CS_RST_SET); |
5afa0a9c | 5121 | sky2_read8(hw, B0_CTST); |
cd28ab6a | 5122 | |
0bdb0bd0 | 5123 | if (hw->ports > 1) { |
5124 | napi_disable(&hw->napi); | |
5125 | free_irq(pdev->irq, hw); | |
5126 | } | |
5127 | ||
ea76e635 | 5128 | if (hw->flags & SKY2_HW_USE_MSI) |
b0a20ded | 5129 | pci_disable_msi(pdev); |
efe91932 | 5130 | pci_free_consistent(pdev, hw->st_size * sizeof(struct sky2_status_le), |
5131 | hw->st_le, hw->st_dma); | |
cd28ab6a SH |
5132 | pci_release_regions(pdev); |
5133 | pci_disable_device(pdev); | |
793b883e | 5134 | |
b877fe28 | 5135 | for (i = hw->ports-1; i >= 0; --i) |
6de16237 SH |
5136 | free_netdev(hw->dev[i]); |
5137 | ||
cd28ab6a SH |
5138 | iounmap(hw->regs); |
5139 | kfree(hw); | |
cd28ab6a SH |
5140 | } |
5141 | ||
0f333d10 | 5142 | static int sky2_suspend(struct device *dev) |
cd28ab6a | 5143 | { |
0f333d10 | 5144 | struct pci_dev *pdev = to_pci_dev(dev); |
793b883e | 5145 | struct sky2_hw *hw = pci_get_drvdata(pdev); |
0f333d10 | 5146 | int i; |
cd28ab6a | 5147 | |
549a68c3 SH |
5148 | if (!hw) |
5149 | return 0; | |
5150 | ||
063a0b38 SH |
5151 | del_timer_sync(&hw->watchdog_timer); |
5152 | cancel_work_sync(&hw->restart_work); | |
5153 | ||
19720737 | 5154 | rtnl_lock(); |
3403aca2 MM |
5155 | |
5156 | sky2_all_down(hw); | |
f05267e7 | 5157 | for (i = 0; i < hw->ports; i++) { |
cd28ab6a | 5158 | struct net_device *dev = hw->dev[i]; |
e3173832 | 5159 | struct sky2_port *sky2 = netdev_priv(dev); |
cd28ab6a | 5160 | |
e3173832 SH |
5161 | if (sky2->wol) |
5162 | sky2_wol_init(sky2); | |
cd28ab6a SH |
5163 | } |
5164 | ||
ae306cca | 5165 | sky2_power_aux(hw); |
19720737 | 5166 | rtnl_unlock(); |
e3173832 | 5167 | |
2ccc99b7 | 5168 | return 0; |
cd28ab6a SH |
5169 | } |
5170 | ||
94252763 | 5171 | #ifdef CONFIG_PM_SLEEP |
0f333d10 | 5172 | static int sky2_resume(struct device *dev) |
cd28ab6a | 5173 | { |
0f333d10 | 5174 | struct pci_dev *pdev = to_pci_dev(dev); |
793b883e | 5175 | struct sky2_hw *hw = pci_get_drvdata(pdev); |
3403aca2 | 5176 | int err; |
cd28ab6a | 5177 | |
549a68c3 SH |
5178 | if (!hw) |
5179 | return 0; | |
5180 | ||
1ad5b4a5 | 5181 | /* Re-enable all clocks */ |
a0db28b8 | 5182 | err = pci_write_config_dword(pdev, PCI_DEV_REG3, 0); |
5183 | if (err) { | |
5184 | dev_err(&pdev->dev, "PCI write config failed\n"); | |
5185 | goto out; | |
5186 | } | |
1ad5b4a5 | 5187 | |
3403aca2 | 5188 | rtnl_lock(); |
e3173832 | 5189 | sky2_reset(hw); |
3403aca2 | 5190 | sky2_all_up(hw); |
af18d8b8 | 5191 | rtnl_unlock(); |
eb35cf60 | 5192 | |
ae306cca | 5193 | return 0; |
08c06d8a | 5194 | out: |
af18d8b8 | 5195 | |
b02a9258 | 5196 | dev_err(&pdev->dev, "resume failed (%d)\n", err); |
ae306cca | 5197 | pci_disable_device(pdev); |
08c06d8a | 5198 | return err; |
cd28ab6a | 5199 | } |
0f333d10 RW |
5200 | |
5201 | static SIMPLE_DEV_PM_OPS(sky2_pm_ops, sky2_suspend, sky2_resume); | |
5202 | #define SKY2_PM_OPS (&sky2_pm_ops) | |
5203 | ||
5204 | #else | |
5205 | ||
5206 | #define SKY2_PM_OPS NULL | |
cd28ab6a SH |
5207 | #endif |
5208 | ||
e3173832 SH |
5209 | static void sky2_shutdown(struct pci_dev *pdev) |
5210 | { | |
0f333d10 RW |
5211 | sky2_suspend(&pdev->dev); |
5212 | pci_wake_from_d3(pdev, device_may_wakeup(&pdev->dev)); | |
5213 | pci_set_power_state(pdev, PCI_D3hot); | |
e3173832 SH |
5214 | } |
5215 | ||
cd28ab6a | 5216 | static struct pci_driver sky2_driver = { |
793b883e SH |
5217 | .name = DRV_NAME, |
5218 | .id_table = sky2_id_table, | |
5219 | .probe = sky2_probe, | |
853e3f4c | 5220 | .remove = sky2_remove, |
e3173832 | 5221 | .shutdown = sky2_shutdown, |
0f333d10 | 5222 | .driver.pm = SKY2_PM_OPS, |
cd28ab6a SH |
5223 | }; |
5224 | ||
5225 | static int __init sky2_init_module(void) | |
5226 | { | |
ada1db5c | 5227 | pr_info("driver version " DRV_VERSION "\n"); |
c844d483 | 5228 | |
3cf26753 | 5229 | sky2_debug_init(); |
50241c4c | 5230 | return pci_register_driver(&sky2_driver); |
cd28ab6a SH |
5231 | } |
5232 | ||
5233 | static void __exit sky2_cleanup_module(void) | |
5234 | { | |
5235 | pci_unregister_driver(&sky2_driver); | |
3cf26753 | 5236 | sky2_debug_cleanup(); |
cd28ab6a SH |
5237 | } |
5238 | ||
5239 | module_init(sky2_init_module); | |
5240 | module_exit(sky2_cleanup_module); | |
5241 | ||
5242 | MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver"); | |
65ebe634 | 5243 | MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>"); |
cd28ab6a | 5244 | MODULE_LICENSE("GPL"); |
5f4f9dc1 | 5245 | MODULE_VERSION(DRV_VERSION); |