]>
Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
34 | #include <asm/page.h> | |
35 | #include <linux/mlx4/cq.h> | |
5a0e3ad6 | 36 | #include <linux/slab.h> |
c27a02cd YP |
37 | #include <linux/mlx4/qp.h> |
38 | #include <linux/skbuff.h> | |
39 | #include <linux/if_vlan.h> | |
40 | #include <linux/vmalloc.h> | |
fa37a958 | 41 | #include <linux/tcp.h> |
6eb07caf | 42 | #include <linux/moduleparam.h> |
c27a02cd YP |
43 | |
44 | #include "mlx4_en.h" | |
45 | ||
46 | enum { | |
47 | MAX_INLINE = 104, /* 128 - 16 - 4 - 4 */ | |
87a5c389 | 48 | MAX_BF = 256, |
c27a02cd YP |
49 | }; |
50 | ||
51 | static int inline_thold __read_mostly = MAX_INLINE; | |
52 | ||
53 | module_param_named(inline_thold, inline_thold, int, 0444); | |
af901ca1 | 54 | MODULE_PARM_DESC(inline_thold, "threshold for using inline data"); |
c27a02cd YP |
55 | |
56 | int mlx4_en_create_tx_ring(struct mlx4_en_priv *priv, | |
87a5c389 | 57 | struct mlx4_en_tx_ring *ring, int qpn, u32 size, |
c27a02cd YP |
58 | u16 stride) |
59 | { | |
60 | struct mlx4_en_dev *mdev = priv->mdev; | |
61 | int tmp; | |
62 | int err; | |
63 | ||
64 | ring->size = size; | |
65 | ring->size_mask = size - 1; | |
66 | ring->stride = stride; | |
67 | ||
68 | inline_thold = min(inline_thold, MAX_INLINE); | |
69 | ||
c27a02cd YP |
70 | tmp = size * sizeof(struct mlx4_en_tx_info); |
71 | ring->tx_info = vmalloc(tmp); | |
e404decb | 72 | if (!ring->tx_info) |
c27a02cd | 73 | return -ENOMEM; |
e404decb | 74 | |
453a6082 | 75 | en_dbg(DRV, priv, "Allocated tx_info ring at addr:%p size:%d\n", |
c27a02cd YP |
76 | ring->tx_info, tmp); |
77 | ||
78 | ring->bounce_buf = kmalloc(MAX_DESC_SIZE, GFP_KERNEL); | |
79 | if (!ring->bounce_buf) { | |
c27a02cd YP |
80 | err = -ENOMEM; |
81 | goto err_tx; | |
82 | } | |
83 | ring->buf_size = ALIGN(size * ring->stride, MLX4_EN_PAGE_SIZE); | |
84 | ||
85 | err = mlx4_alloc_hwq_res(mdev->dev, &ring->wqres, ring->buf_size, | |
86 | 2 * PAGE_SIZE); | |
87 | if (err) { | |
453a6082 | 88 | en_err(priv, "Failed allocating hwq resources\n"); |
c27a02cd YP |
89 | goto err_bounce; |
90 | } | |
91 | ||
92 | err = mlx4_en_map_buffer(&ring->wqres.buf); | |
93 | if (err) { | |
453a6082 | 94 | en_err(priv, "Failed to map TX buffer\n"); |
c27a02cd YP |
95 | goto err_hwq_res; |
96 | } | |
97 | ||
98 | ring->buf = ring->wqres.buf.direct.buf; | |
99 | ||
453a6082 YP |
100 | en_dbg(DRV, priv, "Allocated TX ring (addr:%p) - buf:%p size:%d " |
101 | "buf_size:%d dma:%llx\n", ring, ring->buf, ring->size, | |
102 | ring->buf_size, (unsigned long long) ring->wqres.buf.direct.map); | |
c27a02cd | 103 | |
87a5c389 | 104 | ring->qpn = qpn; |
c27a02cd YP |
105 | err = mlx4_qp_alloc(mdev->dev, ring->qpn, &ring->qp); |
106 | if (err) { | |
453a6082 | 107 | en_err(priv, "Failed allocating qp %d\n", ring->qpn); |
87a5c389 | 108 | goto err_map; |
c27a02cd | 109 | } |
966508f7 | 110 | ring->qp.event = mlx4_en_sqp_event; |
c27a02cd | 111 | |
87a5c389 YP |
112 | err = mlx4_bf_alloc(mdev->dev, &ring->bf); |
113 | if (err) { | |
114 | en_dbg(DRV, priv, "working without blueflame (%d)", err); | |
115 | ring->bf.uar = &mdev->priv_uar; | |
116 | ring->bf.uar->map = mdev->uar_map; | |
117 | ring->bf_enabled = false; | |
118 | } else | |
119 | ring->bf_enabled = true; | |
120 | ||
c27a02cd YP |
121 | return 0; |
122 | ||
c27a02cd YP |
123 | err_map: |
124 | mlx4_en_unmap_buffer(&ring->wqres.buf); | |
125 | err_hwq_res: | |
126 | mlx4_free_hwq_res(mdev->dev, &ring->wqres, ring->buf_size); | |
127 | err_bounce: | |
128 | kfree(ring->bounce_buf); | |
129 | ring->bounce_buf = NULL; | |
130 | err_tx: | |
131 | vfree(ring->tx_info); | |
132 | ring->tx_info = NULL; | |
133 | return err; | |
134 | } | |
135 | ||
136 | void mlx4_en_destroy_tx_ring(struct mlx4_en_priv *priv, | |
137 | struct mlx4_en_tx_ring *ring) | |
138 | { | |
139 | struct mlx4_en_dev *mdev = priv->mdev; | |
453a6082 | 140 | en_dbg(DRV, priv, "Destroying tx ring, qpn: %d\n", ring->qpn); |
c27a02cd | 141 | |
87a5c389 YP |
142 | if (ring->bf_enabled) |
143 | mlx4_bf_free(mdev->dev, &ring->bf); | |
c27a02cd YP |
144 | mlx4_qp_remove(mdev->dev, &ring->qp); |
145 | mlx4_qp_free(mdev->dev, &ring->qp); | |
c27a02cd YP |
146 | mlx4_en_unmap_buffer(&ring->wqres.buf); |
147 | mlx4_free_hwq_res(mdev->dev, &ring->wqres, ring->buf_size); | |
148 | kfree(ring->bounce_buf); | |
149 | ring->bounce_buf = NULL; | |
150 | vfree(ring->tx_info); | |
151 | ring->tx_info = NULL; | |
152 | } | |
153 | ||
154 | int mlx4_en_activate_tx_ring(struct mlx4_en_priv *priv, | |
155 | struct mlx4_en_tx_ring *ring, | |
0e98b523 | 156 | int cq, int user_prio) |
c27a02cd YP |
157 | { |
158 | struct mlx4_en_dev *mdev = priv->mdev; | |
159 | int err; | |
160 | ||
161 | ring->cqn = cq; | |
162 | ring->prod = 0; | |
163 | ring->cons = 0xffffffff; | |
164 | ring->last_nr_txbb = 1; | |
165 | ring->poll_cnt = 0; | |
c27a02cd YP |
166 | memset(ring->tx_info, 0, ring->size * sizeof(struct mlx4_en_tx_info)); |
167 | memset(ring->buf, 0, ring->buf_size); | |
168 | ||
169 | ring->qp_state = MLX4_QP_STATE_RST; | |
c5d6136e | 170 | ring->doorbell_qpn = ring->qp.qpn << 8; |
c27a02cd YP |
171 | |
172 | mlx4_en_fill_qp_context(priv, ring->size, ring->stride, 1, 0, ring->qpn, | |
0e98b523 | 173 | ring->cqn, user_prio, &ring->context); |
87a5c389 YP |
174 | if (ring->bf_enabled) |
175 | ring->context.usr_page = cpu_to_be32(ring->bf.uar->index); | |
c27a02cd YP |
176 | |
177 | err = mlx4_qp_to_ready(mdev->dev, &ring->wqres.mtt, &ring->context, | |
178 | &ring->qp, &ring->qp_state); | |
179 | ||
180 | return err; | |
181 | } | |
182 | ||
183 | void mlx4_en_deactivate_tx_ring(struct mlx4_en_priv *priv, | |
184 | struct mlx4_en_tx_ring *ring) | |
185 | { | |
186 | struct mlx4_en_dev *mdev = priv->mdev; | |
187 | ||
188 | mlx4_qp_modify(mdev->dev, NULL, ring->qp_state, | |
189 | MLX4_QP_STATE_RST, NULL, 0, 0, &ring->qp); | |
190 | } | |
191 | ||
192 | ||
193 | static u32 mlx4_en_free_tx_desc(struct mlx4_en_priv *priv, | |
194 | struct mlx4_en_tx_ring *ring, | |
195 | int index, u8 owner) | |
196 | { | |
c27a02cd YP |
197 | struct mlx4_en_tx_info *tx_info = &ring->tx_info[index]; |
198 | struct mlx4_en_tx_desc *tx_desc = ring->buf + index * TXBB_SIZE; | |
199 | struct mlx4_wqe_data_seg *data = (void *) tx_desc + tx_info->data_offset; | |
200 | struct sk_buff *skb = tx_info->skb; | |
201 | struct skb_frag_struct *frag; | |
202 | void *end = ring->buf + ring->buf_size; | |
203 | int frags = skb_shinfo(skb)->nr_frags; | |
204 | int i; | |
205 | __be32 *ptr = (__be32 *)tx_desc; | |
206 | __be32 stamp = cpu_to_be32(STAMP_VAL | (!!owner << STAMP_SHIFT)); | |
207 | ||
208 | /* Optimize the common case when there are no wraparounds */ | |
209 | if (likely((void *) tx_desc + tx_info->nr_txbb * TXBB_SIZE <= end)) { | |
41efea5a YP |
210 | if (!tx_info->inl) { |
211 | if (tx_info->linear) { | |
ebf8c9aa | 212 | dma_unmap_single(priv->ddev, |
41efea5a | 213 | (dma_addr_t) be64_to_cpu(data->addr), |
c27a02cd YP |
214 | be32_to_cpu(data->byte_count), |
215 | PCI_DMA_TODEVICE); | |
41efea5a YP |
216 | ++data; |
217 | } | |
c27a02cd | 218 | |
41efea5a YP |
219 | for (i = 0; i < frags; i++) { |
220 | frag = &skb_shinfo(skb)->frags[i]; | |
ebf8c9aa | 221 | dma_unmap_page(priv->ddev, |
41efea5a | 222 | (dma_addr_t) be64_to_cpu(data[i].addr), |
9e903e08 | 223 | skb_frag_size(frag), PCI_DMA_TODEVICE); |
41efea5a | 224 | } |
c27a02cd YP |
225 | } |
226 | /* Stamp the freed descriptor */ | |
227 | for (i = 0; i < tx_info->nr_txbb * TXBB_SIZE; i += STAMP_STRIDE) { | |
228 | *ptr = stamp; | |
229 | ptr += STAMP_DWORDS; | |
230 | } | |
231 | ||
232 | } else { | |
41efea5a YP |
233 | if (!tx_info->inl) { |
234 | if ((void *) data >= end) { | |
43d620c8 | 235 | data = ring->buf + ((void *)data - end); |
41efea5a | 236 | } |
c27a02cd | 237 | |
41efea5a | 238 | if (tx_info->linear) { |
ebf8c9aa | 239 | dma_unmap_single(priv->ddev, |
41efea5a | 240 | (dma_addr_t) be64_to_cpu(data->addr), |
c27a02cd YP |
241 | be32_to_cpu(data->byte_count), |
242 | PCI_DMA_TODEVICE); | |
41efea5a YP |
243 | ++data; |
244 | } | |
c27a02cd | 245 | |
41efea5a YP |
246 | for (i = 0; i < frags; i++) { |
247 | /* Check for wraparound before unmapping */ | |
248 | if ((void *) data >= end) | |
43d620c8 | 249 | data = ring->buf; |
41efea5a | 250 | frag = &skb_shinfo(skb)->frags[i]; |
ebf8c9aa | 251 | dma_unmap_page(priv->ddev, |
c27a02cd | 252 | (dma_addr_t) be64_to_cpu(data->addr), |
9e903e08 | 253 | skb_frag_size(frag), PCI_DMA_TODEVICE); |
eb4ad826 | 254 | ++data; |
41efea5a | 255 | } |
c27a02cd YP |
256 | } |
257 | /* Stamp the freed descriptor */ | |
258 | for (i = 0; i < tx_info->nr_txbb * TXBB_SIZE; i += STAMP_STRIDE) { | |
259 | *ptr = stamp; | |
260 | ptr += STAMP_DWORDS; | |
261 | if ((void *) ptr >= end) { | |
262 | ptr = ring->buf; | |
263 | stamp ^= cpu_to_be32(0x80000000); | |
264 | } | |
265 | } | |
266 | ||
267 | } | |
268 | dev_kfree_skb_any(skb); | |
269 | return tx_info->nr_txbb; | |
270 | } | |
271 | ||
272 | ||
273 | int mlx4_en_free_tx_buf(struct net_device *dev, struct mlx4_en_tx_ring *ring) | |
274 | { | |
275 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
276 | int cnt = 0; | |
277 | ||
278 | /* Skip last polled descriptor */ | |
279 | ring->cons += ring->last_nr_txbb; | |
453a6082 | 280 | en_dbg(DRV, priv, "Freeing Tx buf - cons:0x%x prod:0x%x\n", |
c27a02cd YP |
281 | ring->cons, ring->prod); |
282 | ||
283 | if ((u32) (ring->prod - ring->cons) > ring->size) { | |
284 | if (netif_msg_tx_err(priv)) | |
453a6082 | 285 | en_warn(priv, "Tx consumer passed producer!\n"); |
c27a02cd YP |
286 | return 0; |
287 | } | |
288 | ||
289 | while (ring->cons != ring->prod) { | |
290 | ring->last_nr_txbb = mlx4_en_free_tx_desc(priv, ring, | |
291 | ring->cons & ring->size_mask, | |
292 | !!(ring->cons & ring->size)); | |
293 | ring->cons += ring->last_nr_txbb; | |
294 | cnt++; | |
295 | } | |
296 | ||
41b74920 TH |
297 | netdev_tx_reset_queue(ring->tx_queue); |
298 | ||
c27a02cd | 299 | if (cnt) |
453a6082 | 300 | en_dbg(DRV, priv, "Freed %d uncompleted tx descriptors\n", cnt); |
c27a02cd YP |
301 | |
302 | return cnt; | |
303 | } | |
304 | ||
c27a02cd YP |
305 | static void mlx4_en_process_tx_cq(struct net_device *dev, struct mlx4_en_cq *cq) |
306 | { | |
307 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
308 | struct mlx4_cq *mcq = &cq->mcq; | |
309 | struct mlx4_en_tx_ring *ring = &priv->tx_ring[cq->ring]; | |
f0ab34f0 | 310 | struct mlx4_cqe *cqe; |
c27a02cd | 311 | u16 index; |
f0ab34f0 | 312 | u16 new_index, ring_index; |
c27a02cd | 313 | u32 txbbs_skipped = 0; |
f0ab34f0 YP |
314 | u32 cons_index = mcq->cons_index; |
315 | int size = cq->size; | |
316 | u32 size_mask = ring->size_mask; | |
317 | struct mlx4_cqe *buf = cq->buf; | |
5b263f53 YP |
318 | u32 packets = 0; |
319 | u32 bytes = 0; | |
08ff3235 | 320 | int factor = priv->cqe_factor; |
c27a02cd YP |
321 | |
322 | if (!priv->port_up) | |
323 | return; | |
324 | ||
f0ab34f0 | 325 | index = cons_index & size_mask; |
08ff3235 | 326 | cqe = &buf[(index << factor) + factor]; |
f0ab34f0 YP |
327 | ring_index = ring->cons & size_mask; |
328 | ||
329 | /* Process all completed CQEs */ | |
330 | while (XNOR(cqe->owner_sr_opcode & MLX4_CQE_OWNER_MASK, | |
331 | cons_index & size)) { | |
332 | /* | |
333 | * make sure we read the CQE after we read the | |
334 | * ownership bit | |
335 | */ | |
336 | rmb(); | |
337 | ||
338 | /* Skip over last polled CQE */ | |
339 | new_index = be16_to_cpu(cqe->wqe_index) & size_mask; | |
340 | ||
c27a02cd | 341 | do { |
c27a02cd | 342 | txbbs_skipped += ring->last_nr_txbb; |
f0ab34f0 YP |
343 | ring_index = (ring_index + ring->last_nr_txbb) & size_mask; |
344 | /* free next descriptor */ | |
c27a02cd | 345 | ring->last_nr_txbb = mlx4_en_free_tx_desc( |
f0ab34f0 YP |
346 | priv, ring, ring_index, |
347 | !!((ring->cons + txbbs_skipped) & | |
348 | ring->size)); | |
5b263f53 YP |
349 | packets++; |
350 | bytes += ring->tx_info[ring_index].nr_bytes; | |
f0ab34f0 YP |
351 | } while (ring_index != new_index); |
352 | ||
353 | ++cons_index; | |
354 | index = cons_index & size_mask; | |
08ff3235 | 355 | cqe = &buf[(index << factor) + factor]; |
f0ab34f0 | 356 | } |
c27a02cd | 357 | |
c27a02cd YP |
358 | |
359 | /* | |
360 | * To prevent CQ overflow we first update CQ consumer and only then | |
361 | * the ring consumer. | |
362 | */ | |
f0ab34f0 | 363 | mcq->cons_index = cons_index; |
c27a02cd YP |
364 | mlx4_cq_set_ci(mcq); |
365 | wmb(); | |
366 | ring->cons += txbbs_skipped; | |
5b263f53 | 367 | netdev_tx_completed_queue(ring->tx_queue, packets, bytes); |
c27a02cd | 368 | |
c18520bd YP |
369 | /* |
370 | * Wakeup Tx queue if this stopped, and at least 1 packet | |
371 | * was completed | |
372 | */ | |
373 | if (netif_tx_queue_stopped(ring->tx_queue) && txbbs_skipped > 0) { | |
374 | netif_tx_wake_queue(ring->tx_queue); | |
375 | priv->port_stats.wake_queue++; | |
c27a02cd YP |
376 | } |
377 | } | |
378 | ||
379 | void mlx4_en_tx_irq(struct mlx4_cq *mcq) | |
380 | { | |
381 | struct mlx4_en_cq *cq = container_of(mcq, struct mlx4_en_cq, mcq); | |
382 | struct mlx4_en_priv *priv = netdev_priv(cq->dev); | |
c27a02cd | 383 | |
c27a02cd | 384 | mlx4_en_process_tx_cq(cq->dev, cq); |
e22979d9 | 385 | mlx4_en_arm_cq(priv, cq); |
c27a02cd YP |
386 | } |
387 | ||
388 | ||
c27a02cd YP |
389 | static struct mlx4_en_tx_desc *mlx4_en_bounce_to_desc(struct mlx4_en_priv *priv, |
390 | struct mlx4_en_tx_ring *ring, | |
391 | u32 index, | |
392 | unsigned int desc_size) | |
393 | { | |
394 | u32 copy = (ring->size - index) * TXBB_SIZE; | |
395 | int i; | |
396 | ||
397 | for (i = desc_size - copy - 4; i >= 0; i -= 4) { | |
398 | if ((i & (TXBB_SIZE - 1)) == 0) | |
399 | wmb(); | |
400 | ||
401 | *((u32 *) (ring->buf + i)) = | |
402 | *((u32 *) (ring->bounce_buf + copy + i)); | |
403 | } | |
404 | ||
405 | for (i = copy - 4; i >= 4 ; i -= 4) { | |
406 | if ((i & (TXBB_SIZE - 1)) == 0) | |
407 | wmb(); | |
408 | ||
409 | *((u32 *) (ring->buf + index * TXBB_SIZE + i)) = | |
410 | *((u32 *) (ring->bounce_buf + i)); | |
411 | } | |
412 | ||
413 | /* Return real descriptor location */ | |
414 | return ring->buf + index * TXBB_SIZE; | |
415 | } | |
416 | ||
c27a02cd YP |
417 | static int is_inline(struct sk_buff *skb, void **pfrag) |
418 | { | |
419 | void *ptr; | |
420 | ||
421 | if (inline_thold && !skb_is_gso(skb) && skb->len <= inline_thold) { | |
422 | if (skb_shinfo(skb)->nr_frags == 1) { | |
311761c8 | 423 | ptr = skb_frag_address_safe(&skb_shinfo(skb)->frags[0]); |
c27a02cd YP |
424 | if (unlikely(!ptr)) |
425 | return 0; | |
426 | ||
427 | if (pfrag) | |
428 | *pfrag = ptr; | |
429 | ||
430 | return 1; | |
431 | } else if (unlikely(skb_shinfo(skb)->nr_frags)) | |
432 | return 0; | |
433 | else | |
434 | return 1; | |
435 | } | |
436 | ||
437 | return 0; | |
438 | } | |
439 | ||
440 | static int inline_size(struct sk_buff *skb) | |
441 | { | |
442 | if (skb->len + CTRL_SIZE + sizeof(struct mlx4_wqe_inline_seg) | |
443 | <= MLX4_INLINE_ALIGN) | |
444 | return ALIGN(skb->len + CTRL_SIZE + | |
445 | sizeof(struct mlx4_wqe_inline_seg), 16); | |
446 | else | |
447 | return ALIGN(skb->len + CTRL_SIZE + 2 * | |
448 | sizeof(struct mlx4_wqe_inline_seg), 16); | |
449 | } | |
450 | ||
451 | static int get_real_size(struct sk_buff *skb, struct net_device *dev, | |
452 | int *lso_header_size) | |
453 | { | |
454 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
c27a02cd YP |
455 | int real_size; |
456 | ||
457 | if (skb_is_gso(skb)) { | |
458 | *lso_header_size = skb_transport_offset(skb) + tcp_hdrlen(skb); | |
459 | real_size = CTRL_SIZE + skb_shinfo(skb)->nr_frags * DS_SIZE + | |
460 | ALIGN(*lso_header_size + 4, DS_SIZE); | |
461 | if (unlikely(*lso_header_size != skb_headlen(skb))) { | |
462 | /* We add a segment for the skb linear buffer only if | |
463 | * it contains data */ | |
464 | if (*lso_header_size < skb_headlen(skb)) | |
465 | real_size += DS_SIZE; | |
466 | else { | |
467 | if (netif_msg_tx_err(priv)) | |
453a6082 | 468 | en_warn(priv, "Non-linear headers\n"); |
c27a02cd YP |
469 | return 0; |
470 | } | |
471 | } | |
c27a02cd YP |
472 | } else { |
473 | *lso_header_size = 0; | |
474 | if (!is_inline(skb, NULL)) | |
475 | real_size = CTRL_SIZE + (skb_shinfo(skb)->nr_frags + 1) * DS_SIZE; | |
476 | else | |
477 | real_size = inline_size(skb); | |
478 | } | |
479 | ||
480 | return real_size; | |
481 | } | |
482 | ||
483 | static void build_inline_wqe(struct mlx4_en_tx_desc *tx_desc, struct sk_buff *skb, | |
484 | int real_size, u16 *vlan_tag, int tx_ind, void *fragptr) | |
485 | { | |
486 | struct mlx4_wqe_inline_seg *inl = &tx_desc->inl; | |
487 | int spc = MLX4_INLINE_ALIGN - CTRL_SIZE - sizeof *inl; | |
488 | ||
489 | if (skb->len <= spc) { | |
490 | inl->byte_count = cpu_to_be32(1 << 31 | skb->len); | |
491 | skb_copy_from_linear_data(skb, inl + 1, skb_headlen(skb)); | |
492 | if (skb_shinfo(skb)->nr_frags) | |
493 | memcpy(((void *)(inl + 1)) + skb_headlen(skb), fragptr, | |
9e903e08 | 494 | skb_frag_size(&skb_shinfo(skb)->frags[0])); |
c27a02cd YP |
495 | |
496 | } else { | |
497 | inl->byte_count = cpu_to_be32(1 << 31 | spc); | |
498 | if (skb_headlen(skb) <= spc) { | |
499 | skb_copy_from_linear_data(skb, inl + 1, skb_headlen(skb)); | |
500 | if (skb_headlen(skb) < spc) { | |
501 | memcpy(((void *)(inl + 1)) + skb_headlen(skb), | |
502 | fragptr, spc - skb_headlen(skb)); | |
503 | fragptr += spc - skb_headlen(skb); | |
504 | } | |
505 | inl = (void *) (inl + 1) + spc; | |
506 | memcpy(((void *)(inl + 1)), fragptr, skb->len - spc); | |
507 | } else { | |
508 | skb_copy_from_linear_data(skb, inl + 1, spc); | |
509 | inl = (void *) (inl + 1) + spc; | |
510 | skb_copy_from_linear_data_offset(skb, spc, inl + 1, | |
511 | skb_headlen(skb) - spc); | |
512 | if (skb_shinfo(skb)->nr_frags) | |
513 | memcpy(((void *)(inl + 1)) + skb_headlen(skb) - spc, | |
9e903e08 | 514 | fragptr, skb_frag_size(&skb_shinfo(skb)->frags[0])); |
c27a02cd YP |
515 | } |
516 | ||
517 | wmb(); | |
518 | inl->byte_count = cpu_to_be32(1 << 31 | (skb->len - spc)); | |
519 | } | |
c27a02cd YP |
520 | } |
521 | ||
f813cad8 | 522 | u16 mlx4_en_select_queue(struct net_device *dev, struct sk_buff *skb) |
c27a02cd | 523 | { |
bc6a4744 | 524 | struct mlx4_en_priv *priv = netdev_priv(dev); |
d317966b | 525 | u16 rings_p_up = priv->num_tx_rings_p_up; |
bc6a4744 | 526 | u8 up = 0; |
c27a02cd | 527 | |
bc6a4744 AV |
528 | if (dev->num_tc) |
529 | return skb_tx_hash(dev, skb); | |
530 | ||
531 | if (vlan_tx_tag_present(skb)) | |
532 | up = vlan_tx_tag_get(skb) >> VLAN_PRIO_SHIFT; | |
f813cad8 | 533 | |
bc6a4744 | 534 | return __skb_tx_hash(dev, skb, rings_p_up) + up * rings_p_up; |
c27a02cd YP |
535 | } |
536 | ||
966684d5 | 537 | static void mlx4_bf_copy(void __iomem *dst, unsigned long *src, unsigned bytecnt) |
87a5c389 YP |
538 | { |
539 | __iowrite64_copy(dst, src, bytecnt / 8); | |
540 | } | |
541 | ||
61357325 | 542 | netdev_tx_t mlx4_en_xmit(struct sk_buff *skb, struct net_device *dev) |
c27a02cd YP |
543 | { |
544 | struct mlx4_en_priv *priv = netdev_priv(dev); | |
545 | struct mlx4_en_dev *mdev = priv->mdev; | |
546 | struct mlx4_en_tx_ring *ring; | |
c27a02cd YP |
547 | struct mlx4_en_tx_desc *tx_desc; |
548 | struct mlx4_wqe_data_seg *data; | |
549 | struct skb_frag_struct *frag; | |
550 | struct mlx4_en_tx_info *tx_info; | |
e7c1c2c4 | 551 | struct ethhdr *ethh; |
c27a02cd YP |
552 | int tx_ind = 0; |
553 | int nr_txbb; | |
554 | int desc_size; | |
555 | int real_size; | |
556 | dma_addr_t dma; | |
87a5c389 | 557 | u32 index, bf_index; |
c27a02cd | 558 | __be32 op_own; |
f813cad8 | 559 | u16 vlan_tag = 0; |
c27a02cd YP |
560 | int i; |
561 | int lso_header_size; | |
562 | void *fragptr; | |
87a5c389 | 563 | bool bounce = false; |
c27a02cd | 564 | |
3005ad40 YP |
565 | if (!priv->port_up) |
566 | goto tx_drop; | |
567 | ||
c27a02cd YP |
568 | real_size = get_real_size(skb, dev, &lso_header_size); |
569 | if (unlikely(!real_size)) | |
7e230913 | 570 | goto tx_drop; |
c27a02cd | 571 | |
25985edc | 572 | /* Align descriptor to TXBB size */ |
c27a02cd YP |
573 | desc_size = ALIGN(real_size, TXBB_SIZE); |
574 | nr_txbb = desc_size / TXBB_SIZE; | |
575 | if (unlikely(nr_txbb > MAX_DESC_TXBBS)) { | |
576 | if (netif_msg_tx_err(priv)) | |
453a6082 | 577 | en_warn(priv, "Oversized header or SG list\n"); |
7e230913 | 578 | goto tx_drop; |
c27a02cd YP |
579 | } |
580 | ||
f813cad8 | 581 | tx_ind = skb->queue_mapping; |
c27a02cd | 582 | ring = &priv->tx_ring[tx_ind]; |
eab6d18d | 583 | if (vlan_tx_tag_present(skb)) |
f813cad8 | 584 | vlan_tag = vlan_tx_tag_get(skb); |
c27a02cd YP |
585 | |
586 | /* Check available TXBBs And 2K spare for prefetch */ | |
587 | if (unlikely(((int)(ring->prod - ring->cons)) > | |
588 | ring->size - HEADROOM - MAX_DESC_TXBBS)) { | |
f813cad8 | 589 | /* every full Tx ring stops queue */ |
5b263f53 | 590 | netif_tx_stop_queue(ring->tx_queue); |
c27a02cd YP |
591 | priv->port_stats.queue_stopped++; |
592 | ||
72259225 AV |
593 | /* If queue was emptied after the if, and before the |
594 | * stop_queue - need to wake the queue, or else it will remain | |
595 | * stopped forever. | |
596 | * Need a memory barrier to make sure ring->cons was not | |
597 | * updated before queue was stopped. | |
598 | */ | |
599 | wmb(); | |
600 | ||
601 | if (unlikely(((int)(ring->prod - ring->cons)) <= | |
602 | ring->size - HEADROOM - MAX_DESC_TXBBS)) { | |
603 | netif_tx_wake_queue(ring->tx_queue); | |
604 | priv->port_stats.wake_queue++; | |
605 | } else { | |
606 | return NETDEV_TX_BUSY; | |
607 | } | |
c27a02cd YP |
608 | } |
609 | ||
c27a02cd YP |
610 | /* Track current inflight packets for performance analysis */ |
611 | AVG_PERF_COUNTER(priv->pstats.inflight_avg, | |
612 | (u32) (ring->prod - ring->cons - 1)); | |
613 | ||
614 | /* Packet is good - grab an index and transmit it */ | |
615 | index = ring->prod & ring->size_mask; | |
87a5c389 | 616 | bf_index = ring->prod; |
c27a02cd YP |
617 | |
618 | /* See if we have enough space for whole descriptor TXBB for setting | |
619 | * SW ownership on next descriptor; if not, use a bounce buffer. */ | |
620 | if (likely(index + nr_txbb <= ring->size)) | |
621 | tx_desc = ring->buf + index * TXBB_SIZE; | |
87a5c389 | 622 | else { |
c27a02cd | 623 | tx_desc = (struct mlx4_en_tx_desc *) ring->bounce_buf; |
87a5c389 YP |
624 | bounce = true; |
625 | } | |
c27a02cd YP |
626 | |
627 | /* Save skb in tx_info ring */ | |
628 | tx_info = &ring->tx_info[index]; | |
629 | tx_info->skb = skb; | |
630 | tx_info->nr_txbb = nr_txbb; | |
631 | ||
632 | /* Prepare ctrl segement apart opcode+ownership, which depends on | |
633 | * whether LSO is used */ | |
634 | tx_desc->ctrl.vlan_tag = cpu_to_be16(vlan_tag); | |
c140d769 AV |
635 | tx_desc->ctrl.ins_vlan = MLX4_WQE_CTRL_INS_VLAN * |
636 | !!vlan_tx_tag_present(skb); | |
c27a02cd | 637 | tx_desc->ctrl.fence_size = (real_size / 16) & 0x3f; |
60d6fe99 | 638 | tx_desc->ctrl.srcrb_flags = priv->ctrl_flags; |
c27a02cd YP |
639 | if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) { |
640 | tx_desc->ctrl.srcrb_flags |= cpu_to_be32(MLX4_WQE_CTRL_IP_CSUM | | |
641 | MLX4_WQE_CTRL_TCP_UDP_CSUM); | |
ad04378c | 642 | ring->tx_csum++; |
c27a02cd YP |
643 | } |
644 | ||
79aeaccd | 645 | if (priv->flags & MLX4_EN_FLAG_ENABLE_HW_LOOPBACK) { |
213815a1 YB |
646 | /* Copy dst mac address to wqe. This allows loopback in eSwitch, |
647 | * so that VFs and PF can communicate with each other | |
648 | */ | |
649 | ethh = (struct ethhdr *)skb->data; | |
650 | tx_desc->ctrl.srcrb_flags16[0] = get_unaligned((__be16 *)ethh->h_dest); | |
651 | tx_desc->ctrl.imm = get_unaligned((__be32 *)(ethh->h_dest + 2)); | |
652 | } | |
653 | ||
c27a02cd YP |
654 | /* Handle LSO (TSO) packets */ |
655 | if (lso_header_size) { | |
656 | /* Mark opcode as LSO */ | |
657 | op_own = cpu_to_be32(MLX4_OPCODE_LSO | (1 << 6)) | | |
658 | ((ring->prod & ring->size) ? | |
659 | cpu_to_be32(MLX4_EN_BIT_DESC_OWN) : 0); | |
660 | ||
661 | /* Fill in the LSO prefix */ | |
662 | tx_desc->lso.mss_hdr_size = cpu_to_be32( | |
663 | skb_shinfo(skb)->gso_size << 16 | lso_header_size); | |
664 | ||
665 | /* Copy headers; | |
666 | * note that we already verified that it is linear */ | |
667 | memcpy(tx_desc->lso.header, skb->data, lso_header_size); | |
668 | data = ((void *) &tx_desc->lso + | |
669 | ALIGN(lso_header_size + 4, DS_SIZE)); | |
670 | ||
671 | priv->port_stats.tso_packets++; | |
672 | i = ((skb->len - lso_header_size) / skb_shinfo(skb)->gso_size) + | |
673 | !!((skb->len - lso_header_size) % skb_shinfo(skb)->gso_size); | |
5b263f53 | 674 | tx_info->nr_bytes = skb->len + (i - 1) * lso_header_size; |
c27a02cd YP |
675 | ring->packets += i; |
676 | } else { | |
677 | /* Normal (Non LSO) packet */ | |
678 | op_own = cpu_to_be32(MLX4_OPCODE_SEND) | | |
679 | ((ring->prod & ring->size) ? | |
680 | cpu_to_be32(MLX4_EN_BIT_DESC_OWN) : 0); | |
681 | data = &tx_desc->data; | |
5b263f53 | 682 | tx_info->nr_bytes = max_t(unsigned int, skb->len, ETH_ZLEN); |
c27a02cd YP |
683 | ring->packets++; |
684 | ||
685 | } | |
5b263f53 YP |
686 | ring->bytes += tx_info->nr_bytes; |
687 | netdev_tx_sent_queue(ring->tx_queue, tx_info->nr_bytes); | |
c27a02cd YP |
688 | AVG_PERF_COUNTER(priv->pstats.tx_pktsz_avg, skb->len); |
689 | ||
690 | ||
691 | /* valid only for none inline segments */ | |
692 | tx_info->data_offset = (void *) data - (void *) tx_desc; | |
693 | ||
694 | tx_info->linear = (lso_header_size < skb_headlen(skb) && !is_inline(skb, NULL)) ? 1 : 0; | |
695 | data += skb_shinfo(skb)->nr_frags + tx_info->linear - 1; | |
696 | ||
697 | if (!is_inline(skb, &fragptr)) { | |
698 | /* Map fragments */ | |
699 | for (i = skb_shinfo(skb)->nr_frags - 1; i >= 0; i--) { | |
700 | frag = &skb_shinfo(skb)->frags[i]; | |
ebf8c9aa | 701 | dma = skb_frag_dma_map(priv->ddev, frag, |
311761c8 IC |
702 | 0, skb_frag_size(frag), |
703 | DMA_TO_DEVICE); | |
c27a02cd YP |
704 | data->addr = cpu_to_be64(dma); |
705 | data->lkey = cpu_to_be32(mdev->mr.key); | |
706 | wmb(); | |
9e903e08 | 707 | data->byte_count = cpu_to_be32(skb_frag_size(frag)); |
c27a02cd YP |
708 | --data; |
709 | } | |
710 | ||
711 | /* Map linear part */ | |
712 | if (tx_info->linear) { | |
ebf8c9aa | 713 | dma = dma_map_single(priv->ddev, skb->data + lso_header_size, |
c27a02cd YP |
714 | skb_headlen(skb) - lso_header_size, PCI_DMA_TODEVICE); |
715 | data->addr = cpu_to_be64(dma); | |
716 | data->lkey = cpu_to_be32(mdev->mr.key); | |
717 | wmb(); | |
718 | data->byte_count = cpu_to_be32(skb_headlen(skb) - lso_header_size); | |
719 | } | |
41efea5a YP |
720 | tx_info->inl = 0; |
721 | } else { | |
c27a02cd | 722 | build_inline_wqe(tx_desc, skb, real_size, &vlan_tag, tx_ind, fragptr); |
41efea5a YP |
723 | tx_info->inl = 1; |
724 | } | |
c27a02cd YP |
725 | |
726 | ring->prod += nr_txbb; | |
727 | ||
728 | /* If we used a bounce buffer then copy descriptor back into place */ | |
87a5c389 | 729 | if (bounce) |
c27a02cd YP |
730 | tx_desc = mlx4_en_bounce_to_desc(priv, ring, index, desc_size); |
731 | ||
2b39a061 | 732 | if (ring->bf_enabled && desc_size <= MAX_BF && !bounce && !vlan_tx_tag_present(skb)) { |
c5d6136e | 733 | *(__be32 *) (&tx_desc->ctrl.vlan_tag) |= cpu_to_be32(ring->doorbell_qpn); |
87a5c389 YP |
734 | op_own |= htonl((bf_index & 0xffff) << 8); |
735 | /* Ensure new descirptor hits memory | |
736 | * before setting ownership of this descriptor to HW */ | |
737 | wmb(); | |
738 | tx_desc->ctrl.owner_opcode = op_own; | |
c27a02cd | 739 | |
87a5c389 YP |
740 | wmb(); |
741 | ||
742 | mlx4_bf_copy(ring->bf.reg + ring->bf.offset, (unsigned long *) &tx_desc->ctrl, | |
743 | desc_size); | |
744 | ||
745 | wmb(); | |
746 | ||
747 | ring->bf.offset ^= ring->bf.buf_size; | |
748 | } else { | |
749 | /* Ensure new descirptor hits memory | |
750 | * before setting ownership of this descriptor to HW */ | |
751 | wmb(); | |
752 | tx_desc->ctrl.owner_opcode = op_own; | |
753 | wmb(); | |
c5d6136e | 754 | iowrite32be(ring->doorbell_qpn, ring->bf.uar->map + MLX4_SEND_DOORBELL); |
87a5c389 | 755 | } |
c27a02cd | 756 | |
ec634fe3 | 757 | return NETDEV_TX_OK; |
7e230913 YP |
758 | |
759 | tx_drop: | |
760 | dev_kfree_skb_any(skb); | |
761 | priv->stats.tx_dropped++; | |
762 | return NETDEV_TX_OK; | |
c27a02cd YP |
763 | } |
764 |