]>
Commit | Line | Data |
---|---|---|
f62b8bb8 | 1 | /* |
1afff42c | 2 | * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved. |
f62b8bb8 AV |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
1afff42c MF |
32 | #ifndef __MLX5_EN_H__ |
33 | #define __MLX5_EN_H__ | |
f62b8bb8 AV |
34 | |
35 | #include <linux/if_vlan.h> | |
36 | #include <linux/etherdevice.h> | |
ef9814de EBE |
37 | #include <linux/timecounter.h> |
38 | #include <linux/net_tstamp.h> | |
3d8c38af | 39 | #include <linux/ptp_clock_kernel.h> |
f62b8bb8 AV |
40 | #include <linux/mlx5/driver.h> |
41 | #include <linux/mlx5/qp.h> | |
42 | #include <linux/mlx5/cq.h> | |
ada68c31 | 43 | #include <linux/mlx5/port.h> |
d18a9470 | 44 | #include <linux/mlx5/vport.h> |
8d7f9ecb | 45 | #include <linux/mlx5/transobj.h> |
e8f887ac | 46 | #include <linux/rhashtable.h> |
cb67b832 | 47 | #include <net/switchdev.h> |
f62b8bb8 | 48 | #include "wq.h" |
f62b8bb8 | 49 | #include "mlx5_core.h" |
9218b44d | 50 | #include "en_stats.h" |
f62b8bb8 | 51 | |
1cabe6b0 MG |
52 | #define MLX5_SET_CFG(p, f, v) MLX5_SET(create_flow_group_in, p, f, v) |
53 | ||
f62b8bb8 AV |
54 | #define MLX5E_MAX_NUM_TC 8 |
55 | ||
e842b100 | 56 | #define MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE 0x6 |
f62b8bb8 AV |
57 | #define MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE 0xa |
58 | #define MLX5E_PARAMS_MAXIMUM_LOG_SQ_SIZE 0xd | |
59 | ||
e842b100 | 60 | #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE 0x1 |
f62b8bb8 AV |
61 | #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE 0xa |
62 | #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE 0xd | |
63 | ||
461017cb | 64 | #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW 0x1 |
7e426671 | 65 | #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE_MPW 0x3 |
461017cb TT |
66 | #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW 0x6 |
67 | ||
1bfecfca SM |
68 | #define MLX5_RX_HEADROOM NET_SKB_PAD |
69 | ||
461017cb | 70 | #define MLX5_MPWRQ_LOG_STRIDE_SIZE 6 /* >= 6, HW restriction */ |
d9d9f156 | 71 | #define MLX5_MPWRQ_LOG_STRIDE_SIZE_CQE_COMPRESS 8 /* >= 6, HW restriction */ |
7e426671 | 72 | #define MLX5_MPWRQ_LOG_WQE_SZ 18 |
461017cb TT |
73 | #define MLX5_MPWRQ_WQE_PAGE_ORDER (MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT > 0 ? \ |
74 | MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT : 0) | |
75 | #define MLX5_MPWRQ_PAGES_PER_WQE BIT(MLX5_MPWRQ_WQE_PAGE_ORDER) | |
76 | #define MLX5_MPWRQ_STRIDES_PER_PAGE (MLX5_MPWRQ_NUM_STRIDES >> \ | |
77 | MLX5_MPWRQ_WQE_PAGE_ORDER) | |
fe4c988b SM |
78 | |
79 | #define MLX5_MTT_OCTW(npages) (ALIGN(npages, 8) / 2) | |
80 | #define MLX5E_REQUIRED_MTTS(rqs, wqes)\ | |
81 | (rqs * wqes * ALIGN(MLX5_MPWRQ_PAGES_PER_WQE, 8)) | |
82 | #define MLX5E_VALID_NUM_MTTS(num_mtts) (MLX5_MTT_OCTW(num_mtts) <= U16_MAX) | |
83 | ||
bc77b240 | 84 | #define MLX5_UMR_ALIGN (2048) |
461017cb TT |
85 | #define MLX5_MPWRQ_SMALL_PACKET_THRESHOLD (128) |
86 | ||
d9a40271 | 87 | #define MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ (64 * 1024) |
f62b8bb8 | 88 | #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC 0x10 |
9908aa29 | 89 | #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC_FROM_CQE 0x3 |
f62b8bb8 AV |
90 | #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS 0x20 |
91 | #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC 0x10 | |
92 | #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS 0x20 | |
93 | #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES 0x80 | |
461017cb | 94 | #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW 0x2 |
f62b8bb8 | 95 | |
936896e9 AS |
96 | #define MLX5E_LOG_INDIR_RQT_SIZE 0x7 |
97 | #define MLX5E_INDIR_RQT_SIZE BIT(MLX5E_LOG_INDIR_RQT_SIZE) | |
98 | #define MLX5E_MAX_NUM_CHANNELS (MLX5E_INDIR_RQT_SIZE >> 1) | |
507f0c81 | 99 | #define MLX5E_MAX_NUM_SQS (MLX5E_MAX_NUM_CHANNELS * MLX5E_MAX_NUM_TC) |
f62b8bb8 AV |
100 | #define MLX5E_TX_CQ_POLL_BUDGET 128 |
101 | #define MLX5E_UPDATE_STATS_INTERVAL 200 /* msecs */ | |
88a85f99 | 102 | #define MLX5E_SQ_BF_BUDGET 16 |
f62b8bb8 | 103 | |
f10b7cc7 SM |
104 | #define MLX5E_ICOSQ_MAX_WQEBBS \ |
105 | (DIV_ROUND_UP(sizeof(struct mlx5e_umr_wqe), MLX5_SEND_WQE_BB)) | |
106 | ||
b5503b99 SM |
107 | #define MLX5E_XDP_MIN_INLINE (ETH_HLEN + VLAN_HLEN) |
108 | #define MLX5E_XDP_IHS_DS_COUNT \ | |
109 | DIV_ROUND_UP(MLX5E_XDP_MIN_INLINE - 2, MLX5_SEND_WQE_DS) | |
110 | #define MLX5E_XDP_TX_DS_COUNT \ | |
111 | (MLX5E_XDP_IHS_DS_COUNT + \ | |
112 | (sizeof(struct mlx5e_tx_wqe) / MLX5_SEND_WQE_DS) + 1 /* SG DS */) | |
113 | #define MLX5E_XDP_TX_WQEBBS \ | |
114 | DIV_ROUND_UP(MLX5E_XDP_TX_DS_COUNT, MLX5_SEND_WQEBB_NUM_DS) | |
115 | ||
86d722ad | 116 | #define MLX5E_NUM_MAIN_GROUPS 9 |
2f48af12 | 117 | |
461017cb TT |
118 | static inline u16 mlx5_min_rx_wqes(int wq_type, u32 wq_size) |
119 | { | |
120 | switch (wq_type) { | |
121 | case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ: | |
122 | return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW, | |
123 | wq_size / 2); | |
124 | default: | |
125 | return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES, | |
126 | wq_size / 2); | |
127 | } | |
128 | } | |
129 | ||
130 | static inline int mlx5_min_log_rq_size(int wq_type) | |
131 | { | |
132 | switch (wq_type) { | |
133 | case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ: | |
134 | return MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW; | |
135 | default: | |
136 | return MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE; | |
137 | } | |
138 | } | |
139 | ||
140 | static inline int mlx5_max_log_rq_size(int wq_type) | |
141 | { | |
142 | switch (wq_type) { | |
143 | case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ: | |
144 | return MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW; | |
145 | default: | |
146 | return MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE; | |
147 | } | |
148 | } | |
149 | ||
cff92d7c HHZ |
150 | enum { |
151 | MLX5E_INLINE_MODE_L2, | |
152 | MLX5E_INLINE_MODE_VPORT_CONTEXT, | |
153 | MLX5_INLINE_MODE_NOT_REQUIRED, | |
154 | }; | |
155 | ||
2f48af12 TT |
156 | struct mlx5e_tx_wqe { |
157 | struct mlx5_wqe_ctrl_seg ctrl; | |
158 | struct mlx5_wqe_eth_seg eth; | |
159 | }; | |
160 | ||
161 | struct mlx5e_rx_wqe { | |
162 | struct mlx5_wqe_srq_next_seg next; | |
163 | struct mlx5_wqe_data_seg data; | |
164 | }; | |
86d722ad | 165 | |
bc77b240 TT |
166 | struct mlx5e_umr_wqe { |
167 | struct mlx5_wqe_ctrl_seg ctrl; | |
168 | struct mlx5_wqe_umr_ctrl_seg uctrl; | |
169 | struct mlx5_mkey_seg mkc; | |
170 | struct mlx5_wqe_data_seg data; | |
171 | }; | |
172 | ||
4e59e288 | 173 | static const char mlx5e_priv_flags[][ETH_GSTRING_LEN] = { |
9908aa29 | 174 | "rx_cqe_moder", |
4e59e288 GP |
175 | }; |
176 | ||
177 | enum mlx5e_priv_flag { | |
9908aa29 | 178 | MLX5E_PFLAG_RX_CQE_BASED_MODER = (1 << 0), |
4e59e288 GP |
179 | }; |
180 | ||
181 | #define MLX5E_SET_PRIV_FLAG(priv, pflag, enable) \ | |
182 | do { \ | |
183 | if (enable) \ | |
184 | priv->pflags |= pflag; \ | |
185 | else \ | |
186 | priv->pflags &= ~pflag; \ | |
187 | } while (0) | |
188 | ||
08fb1dac SM |
189 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
190 | #define MLX5E_MAX_BW_ALLOC 100 /* Max percentage of BW allocation */ | |
08fb1dac SM |
191 | #endif |
192 | ||
9908aa29 TT |
193 | struct mlx5e_cq_moder { |
194 | u16 usec; | |
195 | u16 pkts; | |
196 | }; | |
197 | ||
f62b8bb8 AV |
198 | struct mlx5e_params { |
199 | u8 log_sq_size; | |
461017cb | 200 | u8 rq_wq_type; |
d9d9f156 TT |
201 | u8 mpwqe_log_stride_sz; |
202 | u8 mpwqe_log_num_strides; | |
f62b8bb8 AV |
203 | u8 log_rq_size; |
204 | u16 num_channels; | |
f62b8bb8 | 205 | u8 num_tc; |
9908aa29 | 206 | u8 rx_cq_period_mode; |
7219ab34 TT |
207 | bool rx_cqe_compress_admin; |
208 | bool rx_cqe_compress; | |
9908aa29 TT |
209 | struct mlx5e_cq_moder rx_cq_moderation; |
210 | struct mlx5e_cq_moder tx_cq_moderation; | |
f62b8bb8 | 211 | u16 min_rx_wqes; |
f62b8bb8 AV |
212 | bool lro_en; |
213 | u32 lro_wqe_sz; | |
58d52291 | 214 | u16 tx_max_inline; |
cff92d7c | 215 | u8 tx_min_inline_mode; |
2d75b2bc AS |
216 | u8 rss_hfunc; |
217 | u8 toeplitz_hash_key[40]; | |
218 | u32 indirection_rqt[MLX5E_INDIR_RQT_SIZE]; | |
36350114 | 219 | bool vlan_strip_disable; |
08fb1dac SM |
220 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
221 | struct ieee_ets ets; | |
222 | #endif | |
cb3c7fd4 | 223 | bool rx_am_enabled; |
f62b8bb8 AV |
224 | }; |
225 | ||
ef9814de EBE |
226 | struct mlx5e_tstamp { |
227 | rwlock_t lock; | |
228 | struct cyclecounter cycles; | |
229 | struct timecounter clock; | |
230 | struct hwtstamp_config hwtstamp_config; | |
231 | u32 nominal_c_mult; | |
232 | unsigned long overflow_period; | |
233 | struct delayed_work overflow_work; | |
234 | struct mlx5_core_dev *mdev; | |
3d8c38af EBE |
235 | struct ptp_clock *ptp; |
236 | struct ptp_clock_info ptp_info; | |
ef9814de EBE |
237 | }; |
238 | ||
f62b8bb8 | 239 | enum { |
f2fde18c | 240 | MLX5E_RQ_STATE_FLUSH, |
bc77b240 | 241 | MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS, |
cb3c7fd4 | 242 | MLX5E_RQ_STATE_AM, |
f62b8bb8 AV |
243 | }; |
244 | ||
f62b8bb8 AV |
245 | struct mlx5e_cq { |
246 | /* data path - accessed per cqe */ | |
247 | struct mlx5_cqwq wq; | |
f62b8bb8 AV |
248 | |
249 | /* data path - accessed per napi poll */ | |
cb3c7fd4 | 250 | u16 event_ctr; |
f62b8bb8 AV |
251 | struct napi_struct *napi; |
252 | struct mlx5_core_cq mcq; | |
253 | struct mlx5e_channel *channel; | |
50cfa25a | 254 | struct mlx5e_priv *priv; |
f62b8bb8 | 255 | |
7219ab34 TT |
256 | /* cqe decompression */ |
257 | struct mlx5_cqe64 title; | |
258 | struct mlx5_mini_cqe8 mini_arr[MLX5_MINI_CQE_ARRAY_SIZE]; | |
259 | u8 mini_arr_idx; | |
260 | u16 decmprs_left; | |
261 | u16 decmprs_wqe_counter; | |
262 | ||
f62b8bb8 AV |
263 | /* control */ |
264 | struct mlx5_wq_ctrl wq_ctrl; | |
265 | } ____cacheline_aligned_in_smp; | |
266 | ||
2f48af12 TT |
267 | struct mlx5e_rq; |
268 | typedef void (*mlx5e_fp_handle_rx_cqe)(struct mlx5e_rq *rq, | |
269 | struct mlx5_cqe64 *cqe); | |
270 | typedef int (*mlx5e_fp_alloc_wqe)(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, | |
271 | u16 ix); | |
272 | ||
6cd392a0 DJ |
273 | typedef void (*mlx5e_fp_dealloc_wqe)(struct mlx5e_rq *rq, u16 ix); |
274 | ||
461017cb TT |
275 | struct mlx5e_dma_info { |
276 | struct page *page; | |
277 | dma_addr_t addr; | |
278 | }; | |
279 | ||
cb3c7fd4 GR |
280 | struct mlx5e_rx_am_stats { |
281 | int ppms; /* packets per msec */ | |
282 | int epms; /* events per msec */ | |
283 | }; | |
284 | ||
285 | struct mlx5e_rx_am_sample { | |
286 | ktime_t time; | |
287 | unsigned int pkt_ctr; | |
288 | u16 event_ctr; | |
289 | }; | |
290 | ||
291 | struct mlx5e_rx_am { /* Adaptive Moderation */ | |
292 | u8 state; | |
293 | struct mlx5e_rx_am_stats prev_stats; | |
294 | struct mlx5e_rx_am_sample start_sample; | |
295 | struct work_struct work; | |
296 | u8 profile_ix; | |
297 | u8 mode; | |
298 | u8 tune_state; | |
299 | u8 steps_right; | |
300 | u8 steps_left; | |
301 | u8 tired; | |
302 | }; | |
303 | ||
4415a031 TT |
304 | /* a single cache unit is capable to serve one napi call (for non-striding rq) |
305 | * or a MPWQE (for striding rq). | |
306 | */ | |
307 | #define MLX5E_CACHE_UNIT (MLX5_MPWRQ_PAGES_PER_WQE > NAPI_POLL_WEIGHT ? \ | |
308 | MLX5_MPWRQ_PAGES_PER_WQE : NAPI_POLL_WEIGHT) | |
309 | #define MLX5E_CACHE_SIZE (2 * roundup_pow_of_two(MLX5E_CACHE_UNIT)) | |
310 | struct mlx5e_page_cache { | |
311 | u32 head; | |
312 | u32 tail; | |
313 | struct mlx5e_dma_info page_cache[MLX5E_CACHE_SIZE]; | |
314 | }; | |
315 | ||
f62b8bb8 AV |
316 | struct mlx5e_rq { |
317 | /* data path */ | |
318 | struct mlx5_wq_ll wq; | |
1bfecfca | 319 | |
21c59685 SM |
320 | union { |
321 | struct mlx5e_dma_info *dma_info; | |
322 | struct { | |
323 | struct mlx5e_mpw_info *info; | |
324 | void *mtt_no_align; | |
325 | u32 mtt_offset; | |
326 | } mpwqe; | |
327 | }; | |
1bfecfca SM |
328 | struct { |
329 | u8 page_order; | |
330 | u32 wqe_sz; /* wqe data buffer size */ | |
b5503b99 | 331 | u8 map_dir; /* dma map direction */ |
1bfecfca | 332 | } buff; |
bc77b240 | 333 | __be32 mkey_be; |
f62b8bb8 AV |
334 | |
335 | struct device *pdev; | |
336 | struct net_device *netdev; | |
ef9814de | 337 | struct mlx5e_tstamp *tstamp; |
f62b8bb8 AV |
338 | struct mlx5e_rq_stats stats; |
339 | struct mlx5e_cq cq; | |
4415a031 TT |
340 | struct mlx5e_page_cache page_cache; |
341 | ||
2f48af12 TT |
342 | mlx5e_fp_handle_rx_cqe handle_rx_cqe; |
343 | mlx5e_fp_alloc_wqe alloc_wqe; | |
6cd392a0 | 344 | mlx5e_fp_dealloc_wqe dealloc_wqe; |
f62b8bb8 AV |
345 | |
346 | unsigned long state; | |
347 | int ix; | |
348 | ||
cb3c7fd4 | 349 | struct mlx5e_rx_am am; /* Adaptive Moderation */ |
86994156 | 350 | struct bpf_prog *xdp_prog; |
cb3c7fd4 | 351 | |
f62b8bb8 AV |
352 | /* control */ |
353 | struct mlx5_wq_ctrl wq_ctrl; | |
461017cb | 354 | u8 wq_type; |
d9d9f156 TT |
355 | u32 mpwqe_stride_sz; |
356 | u32 mpwqe_num_strides; | |
f62b8bb8 AV |
357 | u32 rqn; |
358 | struct mlx5e_channel *channel; | |
50cfa25a | 359 | struct mlx5e_priv *priv; |
f62b8bb8 AV |
360 | } ____cacheline_aligned_in_smp; |
361 | ||
bc77b240 TT |
362 | struct mlx5e_umr_dma_info { |
363 | __be64 *mtt; | |
bc77b240 | 364 | dma_addr_t mtt_addr; |
7e426671 TT |
365 | struct mlx5e_dma_info dma_info[MLX5_MPWRQ_PAGES_PER_WQE]; |
366 | struct mlx5e_umr_wqe wqe; | |
bc77b240 TT |
367 | }; |
368 | ||
369 | struct mlx5e_mpw_info { | |
7e426671 | 370 | struct mlx5e_umr_dma_info umr; |
bc77b240 TT |
371 | u16 consumed_strides; |
372 | u16 skbs_frags[MLX5_MPWRQ_PAGES_PER_WQE]; | |
bc77b240 TT |
373 | }; |
374 | ||
34802a42 | 375 | struct mlx5e_tx_wqe_info { |
f62b8bb8 AV |
376 | u32 num_bytes; |
377 | u8 num_wqebbs; | |
378 | u8 num_dma; | |
379 | }; | |
380 | ||
d4e28cbd AS |
381 | enum mlx5e_dma_map_type { |
382 | MLX5E_DMA_MAP_SINGLE, | |
383 | MLX5E_DMA_MAP_PAGE | |
384 | }; | |
385 | ||
f62b8bb8 | 386 | struct mlx5e_sq_dma { |
d4e28cbd AS |
387 | dma_addr_t addr; |
388 | u32 size; | |
389 | enum mlx5e_dma_map_type type; | |
f62b8bb8 AV |
390 | }; |
391 | ||
392 | enum { | |
6e8dd6d6 | 393 | MLX5E_SQ_STATE_FLUSH, |
0ba42241 | 394 | MLX5E_SQ_STATE_BF_ENABLE, |
f62b8bb8 AV |
395 | }; |
396 | ||
b5503b99 | 397 | struct mlx5e_sq_wqe_info { |
d3c9bc27 TT |
398 | u8 opcode; |
399 | u8 num_wqebbs; | |
400 | }; | |
401 | ||
f10b7cc7 SM |
402 | enum mlx5e_sq_type { |
403 | MLX5E_SQ_TXQ, | |
b5503b99 SM |
404 | MLX5E_SQ_ICO, |
405 | MLX5E_SQ_XDP | |
f10b7cc7 SM |
406 | }; |
407 | ||
f62b8bb8 AV |
408 | struct mlx5e_sq { |
409 | /* data path */ | |
410 | ||
411 | /* dirtied @completion */ | |
412 | u16 cc; | |
413 | u32 dma_fifo_cc; | |
414 | ||
415 | /* dirtied @xmit */ | |
416 | u16 pc ____cacheline_aligned_in_smp; | |
417 | u32 dma_fifo_pc; | |
88a85f99 AS |
418 | u16 bf_offset; |
419 | u16 prev_cc; | |
420 | u8 bf_budget; | |
f62b8bb8 AV |
421 | struct mlx5e_sq_stats stats; |
422 | ||
423 | struct mlx5e_cq cq; | |
424 | ||
f10b7cc7 SM |
425 | /* pointers to per tx element info: write@xmit, read@completion */ |
426 | union { | |
427 | struct { | |
428 | struct sk_buff **skb; | |
429 | struct mlx5e_sq_dma *dma_fifo; | |
430 | struct mlx5e_tx_wqe_info *wqe_info; | |
431 | } txq; | |
b5503b99 SM |
432 | struct mlx5e_sq_wqe_info *ico_wqe; |
433 | struct { | |
434 | struct mlx5e_sq_wqe_info *wqe_info; | |
435 | struct mlx5e_dma_info *di; | |
436 | } xdp; | |
f10b7cc7 | 437 | } db; |
f62b8bb8 AV |
438 | |
439 | /* read only */ | |
440 | struct mlx5_wq_cyc wq; | |
441 | u32 dma_fifo_mask; | |
442 | void __iomem *uar_map; | |
443 | struct netdev_queue *txq; | |
444 | u32 sqn; | |
88a85f99 | 445 | u16 bf_buf_size; |
12be4b21 | 446 | u16 max_inline; |
ae76715d | 447 | u8 min_inline_mode; |
12be4b21 | 448 | u16 edge; |
f62b8bb8 | 449 | struct device *pdev; |
ef9814de | 450 | struct mlx5e_tstamp *tstamp; |
f62b8bb8 AV |
451 | __be32 mkey_be; |
452 | unsigned long state; | |
453 | ||
454 | /* control path */ | |
455 | struct mlx5_wq_ctrl wq_ctrl; | |
456 | struct mlx5_uar uar; | |
457 | struct mlx5e_channel *channel; | |
458 | int tc; | |
507f0c81 | 459 | u32 rate_limit; |
f10b7cc7 | 460 | u8 type; |
f62b8bb8 AV |
461 | } ____cacheline_aligned_in_smp; |
462 | ||
463 | static inline bool mlx5e_sq_has_room_for(struct mlx5e_sq *sq, u16 n) | |
464 | { | |
465 | return (((sq->wq.sz_m1 & (sq->cc - sq->pc)) >= n) || | |
466 | (sq->cc == sq->pc)); | |
467 | } | |
468 | ||
469 | enum channel_flags { | |
470 | MLX5E_CHANNEL_NAPI_SCHED = 1, | |
471 | }; | |
472 | ||
473 | struct mlx5e_channel { | |
474 | /* data path */ | |
475 | struct mlx5e_rq rq; | |
b5503b99 | 476 | struct mlx5e_sq xdp_sq; |
f62b8bb8 | 477 | struct mlx5e_sq sq[MLX5E_MAX_NUM_TC]; |
d3c9bc27 | 478 | struct mlx5e_sq icosq; /* internal control operations */ |
b5503b99 | 479 | bool xdp; |
f62b8bb8 AV |
480 | struct napi_struct napi; |
481 | struct device *pdev; | |
482 | struct net_device *netdev; | |
483 | __be32 mkey_be; | |
484 | u8 num_tc; | |
485 | unsigned long flags; | |
486 | ||
487 | /* control */ | |
488 | struct mlx5e_priv *priv; | |
489 | int ix; | |
490 | int cpu; | |
491 | }; | |
492 | ||
493 | enum mlx5e_traffic_types { | |
5a6f8aef AS |
494 | MLX5E_TT_IPV4_TCP, |
495 | MLX5E_TT_IPV6_TCP, | |
496 | MLX5E_TT_IPV4_UDP, | |
497 | MLX5E_TT_IPV6_UDP, | |
a741749f AS |
498 | MLX5E_TT_IPV4_IPSEC_AH, |
499 | MLX5E_TT_IPV6_IPSEC_AH, | |
500 | MLX5E_TT_IPV4_IPSEC_ESP, | |
501 | MLX5E_TT_IPV6_IPSEC_ESP, | |
5a6f8aef AS |
502 | MLX5E_TT_IPV4, |
503 | MLX5E_TT_IPV6, | |
504 | MLX5E_TT_ANY, | |
505 | MLX5E_NUM_TT, | |
1da36696 | 506 | MLX5E_NUM_INDIR_TIRS = MLX5E_TT_ANY, |
f62b8bb8 AV |
507 | }; |
508 | ||
acff797c | 509 | enum { |
e0f46eb9 | 510 | MLX5E_STATE_ASYNC_EVENTS_ENABLED, |
acff797c MG |
511 | MLX5E_STATE_OPENED, |
512 | MLX5E_STATE_DESTROYING, | |
513 | }; | |
514 | ||
515 | struct mlx5e_vxlan_db { | |
516 | spinlock_t lock; /* protect vxlan table */ | |
517 | struct radix_tree_root tree; | |
518 | }; | |
519 | ||
33cfaaa8 | 520 | struct mlx5e_l2_rule { |
f62b8bb8 | 521 | u8 addr[ETH_ALEN + 2]; |
33cfaaa8 | 522 | struct mlx5_flow_rule *rule; |
f62b8bb8 AV |
523 | }; |
524 | ||
acff797c MG |
525 | struct mlx5e_flow_table { |
526 | int num_groups; | |
527 | struct mlx5_flow_table *t; | |
528 | struct mlx5_flow_group **g; | |
529 | }; | |
530 | ||
33cfaaa8 | 531 | #define MLX5E_L2_ADDR_HASH_SIZE BIT(BITS_PER_BYTE) |
f62b8bb8 | 532 | |
acff797c MG |
533 | struct mlx5e_tc_table { |
534 | struct mlx5_flow_table *t; | |
535 | ||
536 | struct rhashtable_params ht_params; | |
537 | struct rhashtable ht; | |
f62b8bb8 AV |
538 | }; |
539 | ||
acff797c MG |
540 | struct mlx5e_vlan_table { |
541 | struct mlx5e_flow_table ft; | |
aad9e6e4 | 542 | unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)]; |
86d722ad MG |
543 | struct mlx5_flow_rule *active_vlans_rule[VLAN_N_VID]; |
544 | struct mlx5_flow_rule *untagged_rule; | |
545 | struct mlx5_flow_rule *any_vlan_rule; | |
f62b8bb8 AV |
546 | bool filter_disabled; |
547 | }; | |
548 | ||
33cfaaa8 MG |
549 | struct mlx5e_l2_table { |
550 | struct mlx5e_flow_table ft; | |
551 | struct hlist_head netdev_uc[MLX5E_L2_ADDR_HASH_SIZE]; | |
552 | struct hlist_head netdev_mc[MLX5E_L2_ADDR_HASH_SIZE]; | |
553 | struct mlx5e_l2_rule broadcast; | |
554 | struct mlx5e_l2_rule allmulti; | |
555 | struct mlx5e_l2_rule promisc; | |
556 | bool broadcast_enabled; | |
557 | bool allmulti_enabled; | |
558 | bool promisc_enabled; | |
559 | }; | |
560 | ||
561 | /* L3/L4 traffic type classifier */ | |
562 | struct mlx5e_ttc_table { | |
563 | struct mlx5e_flow_table ft; | |
564 | struct mlx5_flow_rule *rules[MLX5E_NUM_TT]; | |
565 | }; | |
566 | ||
18c908e4 MG |
567 | #define ARFS_HASH_SHIFT BITS_PER_BYTE |
568 | #define ARFS_HASH_SIZE BIT(BITS_PER_BYTE) | |
1cabe6b0 MG |
569 | struct arfs_table { |
570 | struct mlx5e_flow_table ft; | |
571 | struct mlx5_flow_rule *default_rule; | |
18c908e4 | 572 | struct hlist_head rules_hash[ARFS_HASH_SIZE]; |
1cabe6b0 MG |
573 | }; |
574 | ||
575 | enum arfs_type { | |
576 | ARFS_IPV4_TCP, | |
577 | ARFS_IPV6_TCP, | |
578 | ARFS_IPV4_UDP, | |
579 | ARFS_IPV6_UDP, | |
580 | ARFS_NUM_TYPES, | |
581 | }; | |
582 | ||
583 | struct mlx5e_arfs_tables { | |
584 | struct arfs_table arfs_tables[ARFS_NUM_TYPES]; | |
18c908e4 MG |
585 | /* Protect aRFS rules list */ |
586 | spinlock_t arfs_lock; | |
587 | struct list_head rules; | |
588 | int last_filter_id; | |
589 | struct workqueue_struct *wq; | |
1cabe6b0 MG |
590 | }; |
591 | ||
592 | /* NIC prio FTS */ | |
593 | enum { | |
594 | MLX5E_VLAN_FT_LEVEL = 0, | |
595 | MLX5E_L2_FT_LEVEL, | |
596 | MLX5E_TTC_FT_LEVEL, | |
597 | MLX5E_ARFS_FT_LEVEL | |
598 | }; | |
599 | ||
6dc6071c MG |
600 | struct mlx5e_ethtool_table { |
601 | struct mlx5_flow_table *ft; | |
602 | int num_rules; | |
603 | }; | |
604 | ||
1174fce8 | 605 | #define ETHTOOL_NUM_L3_L4_FTS 7 |
6dc6071c MG |
606 | #define ETHTOOL_NUM_L2_FTS 4 |
607 | ||
608 | struct mlx5e_ethtool_steering { | |
1174fce8 | 609 | struct mlx5e_ethtool_table l3_l4_ft[ETHTOOL_NUM_L3_L4_FTS]; |
6dc6071c MG |
610 | struct mlx5e_ethtool_table l2_ft[ETHTOOL_NUM_L2_FTS]; |
611 | struct list_head rules; | |
612 | int tot_num_rules; | |
613 | }; | |
614 | ||
acff797c MG |
615 | struct mlx5e_flow_steering { |
616 | struct mlx5_flow_namespace *ns; | |
6dc6071c | 617 | struct mlx5e_ethtool_steering ethtool; |
acff797c MG |
618 | struct mlx5e_tc_table tc; |
619 | struct mlx5e_vlan_table vlan; | |
33cfaaa8 MG |
620 | struct mlx5e_l2_table l2; |
621 | struct mlx5e_ttc_table ttc; | |
1cabe6b0 | 622 | struct mlx5e_arfs_tables arfs; |
f62b8bb8 AV |
623 | }; |
624 | ||
398f3351 | 625 | struct mlx5e_rqt { |
1da36696 | 626 | u32 rqtn; |
398f3351 HHZ |
627 | bool enabled; |
628 | }; | |
629 | ||
630 | struct mlx5e_tir { | |
631 | u32 tirn; | |
632 | struct mlx5e_rqt rqt; | |
633 | struct list_head list; | |
1da36696 TT |
634 | }; |
635 | ||
acff797c MG |
636 | enum { |
637 | MLX5E_TC_PRIO = 0, | |
638 | MLX5E_NIC_PRIO | |
639 | }; | |
640 | ||
6bfd390b HHZ |
641 | struct mlx5e_profile { |
642 | void (*init)(struct mlx5_core_dev *mdev, | |
643 | struct net_device *netdev, | |
127ea380 | 644 | const struct mlx5e_profile *profile, void *ppriv); |
6bfd390b HHZ |
645 | void (*cleanup)(struct mlx5e_priv *priv); |
646 | int (*init_rx)(struct mlx5e_priv *priv); | |
647 | void (*cleanup_rx)(struct mlx5e_priv *priv); | |
648 | int (*init_tx)(struct mlx5e_priv *priv); | |
649 | void (*cleanup_tx)(struct mlx5e_priv *priv); | |
650 | void (*enable)(struct mlx5e_priv *priv); | |
651 | void (*disable)(struct mlx5e_priv *priv); | |
652 | void (*update_stats)(struct mlx5e_priv *priv); | |
653 | int (*max_nch)(struct mlx5_core_dev *mdev); | |
654 | int max_tc; | |
655 | }; | |
656 | ||
f62b8bb8 AV |
657 | struct mlx5e_priv { |
658 | /* priv data path fields - start */ | |
03289b88 | 659 | struct mlx5e_sq **txq_to_sq_map; |
5283af89 | 660 | int channeltc_to_txq_map[MLX5E_MAX_NUM_CHANNELS][MLX5E_MAX_NUM_TC]; |
86994156 | 661 | struct bpf_prog *xdp_prog; |
f62b8bb8 AV |
662 | /* priv data path fields - end */ |
663 | ||
664 | unsigned long state; | |
665 | struct mutex state_lock; /* Protects Interface state */ | |
bc77b240 | 666 | struct mlx5_core_mkey umr_mkey; |
50cfa25a | 667 | struct mlx5e_rq drop_rq; |
f62b8bb8 AV |
668 | |
669 | struct mlx5e_channel **channel; | |
670 | u32 tisn[MLX5E_MAX_NUM_TC]; | |
398f3351 | 671 | struct mlx5e_rqt indir_rqt; |
724b2aa1 HHZ |
672 | struct mlx5e_tir indir_tir[MLX5E_NUM_INDIR_TIRS]; |
673 | struct mlx5e_tir direct_tir[MLX5E_MAX_NUM_CHANNELS]; | |
507f0c81 | 674 | u32 tx_rates[MLX5E_MAX_NUM_SQS]; |
f62b8bb8 | 675 | |
acff797c | 676 | struct mlx5e_flow_steering fs; |
b3f63c3d | 677 | struct mlx5e_vxlan_db vxlan; |
f62b8bb8 AV |
678 | |
679 | struct mlx5e_params params; | |
7bb29755 | 680 | struct workqueue_struct *wq; |
f62b8bb8 AV |
681 | struct work_struct update_carrier_work; |
682 | struct work_struct set_rx_mode_work; | |
3947ca18 | 683 | struct work_struct tx_timeout_work; |
f62b8bb8 AV |
684 | struct delayed_work update_stats_work; |
685 | ||
4e59e288 | 686 | u32 pflags; |
f62b8bb8 AV |
687 | struct mlx5_core_dev *mdev; |
688 | struct net_device *netdev; | |
689 | struct mlx5e_stats stats; | |
ef9814de | 690 | struct mlx5e_tstamp tstamp; |
593cf338 | 691 | u16 q_counter; |
6bfd390b | 692 | const struct mlx5e_profile *profile; |
127ea380 | 693 | void *ppriv; |
f62b8bb8 AV |
694 | }; |
695 | ||
665bc539 GP |
696 | void mlx5e_build_ptys2ethtool_map(void); |
697 | ||
12be4b21 | 698 | void mlx5e_send_nop(struct mlx5e_sq *sq, bool notify_hw); |
f62b8bb8 AV |
699 | u16 mlx5e_select_queue(struct net_device *dev, struct sk_buff *skb, |
700 | void *accel_priv, select_queue_fallback_t fallback); | |
701 | netdev_tx_t mlx5e_xmit(struct sk_buff *skb, struct net_device *dev); | |
f62b8bb8 AV |
702 | |
703 | void mlx5e_completion_event(struct mlx5_core_cq *mcq); | |
704 | void mlx5e_cq_error_event(struct mlx5_core_cq *mcq, enum mlx5_event event); | |
705 | int mlx5e_napi_poll(struct napi_struct *napi, int budget); | |
8ec736e5 | 706 | bool mlx5e_poll_tx_cq(struct mlx5e_cq *cq, int napi_budget); |
44fb6fbb | 707 | int mlx5e_poll_rx_cq(struct mlx5e_cq *cq, int budget); |
b5503b99 | 708 | void mlx5e_free_sq_descs(struct mlx5e_sq *sq); |
461017cb | 709 | |
4415a031 TT |
710 | void mlx5e_page_release(struct mlx5e_rq *rq, struct mlx5e_dma_info *dma_info, |
711 | bool recycle); | |
2f48af12 | 712 | void mlx5e_handle_rx_cqe(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe); |
461017cb | 713 | void mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe); |
f62b8bb8 | 714 | bool mlx5e_post_rx_wqes(struct mlx5e_rq *rq); |
2f48af12 | 715 | int mlx5e_alloc_rx_wqe(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, u16 ix); |
7e426671 | 716 | int mlx5e_alloc_rx_mpwqe(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, u16 ix); |
6cd392a0 DJ |
717 | void mlx5e_dealloc_rx_wqe(struct mlx5e_rq *rq, u16 ix); |
718 | void mlx5e_dealloc_rx_mpwqe(struct mlx5e_rq *rq, u16 ix); | |
7e426671 TT |
719 | void mlx5e_post_rx_mpwqe(struct mlx5e_rq *rq); |
720 | void mlx5e_free_rx_mpwqe(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi); | |
f62b8bb8 AV |
721 | struct mlx5_cqe64 *mlx5e_get_cqe(struct mlx5e_cq *cq); |
722 | ||
cb3c7fd4 GR |
723 | void mlx5e_rx_am(struct mlx5e_rq *rq); |
724 | void mlx5e_rx_am_work(struct work_struct *work); | |
725 | struct mlx5e_cq_moder mlx5e_am_get_def_profile(u8 rx_cq_period_mode); | |
726 | ||
f62b8bb8 AV |
727 | void mlx5e_update_stats(struct mlx5e_priv *priv); |
728 | ||
acff797c MG |
729 | int mlx5e_create_flow_steering(struct mlx5e_priv *priv); |
730 | void mlx5e_destroy_flow_steering(struct mlx5e_priv *priv); | |
33cfaaa8 | 731 | void mlx5e_init_l2_addr(struct mlx5e_priv *priv); |
1cabe6b0 | 732 | void mlx5e_destroy_flow_table(struct mlx5e_flow_table *ft); |
f913a72a MG |
733 | int mlx5e_ethtool_get_flow(struct mlx5e_priv *priv, struct ethtool_rxnfc *info, |
734 | int location); | |
735 | int mlx5e_ethtool_get_all_flows(struct mlx5e_priv *priv, | |
736 | struct ethtool_rxnfc *info, u32 *rule_locs); | |
6dc6071c MG |
737 | int mlx5e_ethtool_flow_replace(struct mlx5e_priv *priv, |
738 | struct ethtool_rx_flow_spec *fs); | |
739 | int mlx5e_ethtool_flow_remove(struct mlx5e_priv *priv, | |
740 | int location); | |
741 | void mlx5e_ethtool_init_steering(struct mlx5e_priv *priv); | |
742 | void mlx5e_ethtool_cleanup_steering(struct mlx5e_priv *priv); | |
f62b8bb8 AV |
743 | void mlx5e_set_rx_mode_work(struct work_struct *work); |
744 | ||
ef9814de EBE |
745 | void mlx5e_fill_hwstamp(struct mlx5e_tstamp *clock, u64 timestamp, |
746 | struct skb_shared_hwtstamps *hwts); | |
747 | void mlx5e_timestamp_init(struct mlx5e_priv *priv); | |
748 | void mlx5e_timestamp_cleanup(struct mlx5e_priv *priv); | |
749 | int mlx5e_hwstamp_set(struct net_device *dev, struct ifreq *ifr); | |
750 | int mlx5e_hwstamp_get(struct net_device *dev, struct ifreq *ifr); | |
7219ab34 | 751 | void mlx5e_modify_rx_cqe_compression(struct mlx5e_priv *priv, bool val); |
ef9814de | 752 | |
f62b8bb8 AV |
753 | int mlx5e_vlan_rx_add_vid(struct net_device *dev, __always_unused __be16 proto, |
754 | u16 vid); | |
755 | int mlx5e_vlan_rx_kill_vid(struct net_device *dev, __always_unused __be16 proto, | |
756 | u16 vid); | |
757 | void mlx5e_enable_vlan_filter(struct mlx5e_priv *priv); | |
758 | void mlx5e_disable_vlan_filter(struct mlx5e_priv *priv); | |
f62b8bb8 | 759 | |
36350114 GP |
760 | int mlx5e_modify_rqs_vsd(struct mlx5e_priv *priv, bool vsd); |
761 | ||
1da36696 | 762 | int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz, int ix); |
bdfc028d | 763 | void mlx5e_build_tir_ctx_hash(void *tirc, struct mlx5e_priv *priv); |
2d75b2bc | 764 | |
f62b8bb8 AV |
765 | int mlx5e_open_locked(struct net_device *netdev); |
766 | int mlx5e_close_locked(struct net_device *netdev); | |
d8c9660d TT |
767 | void mlx5e_build_default_indir_rqt(struct mlx5_core_dev *mdev, |
768 | u32 *indirection_rqt, int len, | |
85082dba | 769 | int num_channels); |
b797a684 | 770 | int mlx5e_get_max_linkspeed(struct mlx5_core_dev *mdev, u32 *speed); |
f62b8bb8 | 771 | |
9908aa29 TT |
772 | void mlx5e_set_rx_cq_mode_params(struct mlx5e_params *params, |
773 | u8 cq_period_mode); | |
774 | ||
f62b8bb8 | 775 | static inline void mlx5e_tx_notify_hw(struct mlx5e_sq *sq, |
bc77b240 | 776 | struct mlx5_wqe_ctrl_seg *ctrl, int bf_sz) |
f62b8bb8 | 777 | { |
88a85f99 AS |
778 | u16 ofst = MLX5_BF_OFFSET + sq->bf_offset; |
779 | ||
f62b8bb8 AV |
780 | /* ensure wqe is visible to device before updating doorbell record */ |
781 | dma_wmb(); | |
782 | ||
783 | *sq->wq.db = cpu_to_be32(sq->pc); | |
784 | ||
785 | /* ensure doorbell record is visible to device before ringing the | |
786 | * doorbell | |
787 | */ | |
788 | wmb(); | |
0ba42241 | 789 | if (bf_sz) |
bc77b240 | 790 | __iowrite64_copy(sq->uar_map + ofst, ctrl, bf_sz); |
0ba42241 | 791 | else |
bc77b240 | 792 | mlx5_write64((__be32 *)ctrl, sq->uar_map + ofst, NULL); |
0ba42241 ML |
793 | /* flush the write-combining mapped buffer */ |
794 | wmb(); | |
f62b8bb8 AV |
795 | |
796 | sq->bf_offset ^= sq->bf_buf_size; | |
797 | } | |
798 | ||
799 | static inline void mlx5e_cq_arm(struct mlx5e_cq *cq) | |
800 | { | |
801 | struct mlx5_core_cq *mcq; | |
802 | ||
803 | mcq = &cq->mcq; | |
804 | mlx5_cq_arm(mcq, MLX5_CQ_DB_REQ_NOT, mcq->uar->map, NULL, cq->wq.cc); | |
805 | } | |
806 | ||
7e426671 TT |
807 | static inline u32 mlx5e_get_wqe_mtt_offset(struct mlx5e_rq *rq, u16 wqe_ix) |
808 | { | |
21c59685 | 809 | return rq->mpwqe.mtt_offset + |
7e426671 TT |
810 | wqe_ix * ALIGN(MLX5_MPWRQ_PAGES_PER_WQE, 8); |
811 | } | |
812 | ||
3435ab59 AS |
813 | static inline int mlx5e_get_max_num_channels(struct mlx5_core_dev *mdev) |
814 | { | |
815 | return min_t(int, mdev->priv.eq_table.num_comp_vectors, | |
816 | MLX5E_MAX_NUM_CHANNELS); | |
817 | } | |
818 | ||
f62b8bb8 | 819 | extern const struct ethtool_ops mlx5e_ethtool_ops; |
08fb1dac SM |
820 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
821 | extern const struct dcbnl_rtnl_ops mlx5e_dcbnl_ops; | |
822 | int mlx5e_dcbnl_ieee_setets_core(struct mlx5e_priv *priv, struct ieee_ets *ets); | |
823 | #endif | |
824 | ||
1cabe6b0 MG |
825 | #ifndef CONFIG_RFS_ACCEL |
826 | static inline int mlx5e_arfs_create_tables(struct mlx5e_priv *priv) | |
827 | { | |
828 | return 0; | |
829 | } | |
830 | ||
831 | static inline void mlx5e_arfs_destroy_tables(struct mlx5e_priv *priv) {} | |
45bf454a MG |
832 | |
833 | static inline int mlx5e_arfs_enable(struct mlx5e_priv *priv) | |
834 | { | |
835 | return -ENOTSUPP; | |
836 | } | |
837 | ||
838 | static inline int mlx5e_arfs_disable(struct mlx5e_priv *priv) | |
839 | { | |
840 | return -ENOTSUPP; | |
841 | } | |
1cabe6b0 MG |
842 | #else |
843 | int mlx5e_arfs_create_tables(struct mlx5e_priv *priv); | |
844 | void mlx5e_arfs_destroy_tables(struct mlx5e_priv *priv); | |
45bf454a MG |
845 | int mlx5e_arfs_enable(struct mlx5e_priv *priv); |
846 | int mlx5e_arfs_disable(struct mlx5e_priv *priv); | |
18c908e4 MG |
847 | int mlx5e_rx_flow_steer(struct net_device *dev, const struct sk_buff *skb, |
848 | u16 rxq_index, u32 flow_id); | |
1cabe6b0 MG |
849 | #endif |
850 | ||
58d52291 | 851 | u16 mlx5e_get_max_inline_cap(struct mlx5_core_dev *mdev); |
724b2aa1 HHZ |
852 | int mlx5e_create_tir(struct mlx5_core_dev *mdev, |
853 | struct mlx5e_tir *tir, u32 *in, int inlen); | |
854 | void mlx5e_destroy_tir(struct mlx5_core_dev *mdev, | |
855 | struct mlx5e_tir *tir); | |
b50d292b HHZ |
856 | int mlx5e_create_mdev_resources(struct mlx5_core_dev *mdev); |
857 | void mlx5e_destroy_mdev_resources(struct mlx5_core_dev *mdev); | |
724b2aa1 | 858 | int mlx5e_refresh_tirs_self_loopback_enable(struct mlx5_core_dev *mdev); |
1afff42c | 859 | |
cb67b832 HHZ |
860 | struct mlx5_eswitch_rep; |
861 | int mlx5e_vport_rep_load(struct mlx5_eswitch *esw, | |
862 | struct mlx5_eswitch_rep *rep); | |
863 | void mlx5e_vport_rep_unload(struct mlx5_eswitch *esw, | |
864 | struct mlx5_eswitch_rep *rep); | |
865 | int mlx5e_nic_rep_load(struct mlx5_eswitch *esw, struct mlx5_eswitch_rep *rep); | |
866 | void mlx5e_nic_rep_unload(struct mlx5_eswitch *esw, | |
867 | struct mlx5_eswitch_rep *rep); | |
868 | int mlx5e_add_sqs_fwd_rules(struct mlx5e_priv *priv); | |
869 | void mlx5e_remove_sqs_fwd_rules(struct mlx5e_priv *priv); | |
870 | int mlx5e_attr_get(struct net_device *dev, struct switchdev_attr *attr); | |
871 | ||
872 | int mlx5e_create_direct_rqts(struct mlx5e_priv *priv); | |
873 | void mlx5e_destroy_rqt(struct mlx5e_priv *priv, struct mlx5e_rqt *rqt); | |
874 | int mlx5e_create_direct_tirs(struct mlx5e_priv *priv); | |
875 | void mlx5e_destroy_direct_tirs(struct mlx5e_priv *priv); | |
876 | int mlx5e_create_tises(struct mlx5e_priv *priv); | |
877 | void mlx5e_cleanup_nic_tx(struct mlx5e_priv *priv); | |
878 | int mlx5e_close(struct net_device *netdev); | |
879 | int mlx5e_open(struct net_device *netdev); | |
880 | void mlx5e_update_stats_work(struct work_struct *work); | |
26e59d80 MHY |
881 | struct net_device *mlx5e_create_netdev(struct mlx5_core_dev *mdev, |
882 | const struct mlx5e_profile *profile, | |
883 | void *ppriv); | |
cb67b832 | 884 | void mlx5e_destroy_netdev(struct mlx5_core_dev *mdev, struct mlx5e_priv *priv); |
26e59d80 MHY |
885 | int mlx5e_attach_netdev(struct mlx5_core_dev *mdev, struct net_device *netdev); |
886 | void mlx5e_detach_netdev(struct mlx5_core_dev *mdev, struct net_device *netdev); | |
cb67b832 HHZ |
887 | struct rtnl_link_stats64 * |
888 | mlx5e_get_stats(struct net_device *dev, struct rtnl_link_stats64 *stats); | |
889 | ||
1afff42c | 890 | #endif /* __MLX5_EN_H__ */ |