]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/net/ethernet/mellanox/mlx5/core/en_dcbnl.c
Merge remote-tracking branches 'asoc/topic/sgtl5000', 'asoc/topic/simple', 'asoc...
[mirror_ubuntu-bionic-kernel.git] / drivers / net / ethernet / mellanox / mlx5 / core / en_dcbnl.c
CommitLineData
08fb1dac
SM
1/*
2 * Copyright (c) 2016, Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32#include <linux/device.h>
33#include <linux/netdevice.h>
34#include "en.h"
35
36#define MLX5E_MAX_PRIORITY 8
37
d8880795
TT
38#define MLX5E_100MB (100000)
39#define MLX5E_1GB (1000000)
40
08fb1dac
SM
41static int mlx5e_dcbnl_ieee_getets(struct net_device *netdev,
42 struct ieee_ets *ets)
43{
44 struct mlx5e_priv *priv = netdev_priv(netdev);
45
46 if (!MLX5_CAP_GEN(priv->mdev, ets))
47 return -ENOTSUPP;
48
49 memcpy(ets, &priv->params.ets, sizeof(*ets));
50 return 0;
51}
52
53enum {
54 MLX5E_VENDOR_TC_GROUP_NUM = 7,
55 MLX5E_ETS_TC_GROUP_NUM = 0,
56};
57
58static void mlx5e_build_tc_group(struct ieee_ets *ets, u8 *tc_group, int max_tc)
59{
60 bool any_tc_mapped_to_ets = false;
61 int strict_group;
62 int i;
63
64 for (i = 0; i <= max_tc; i++)
65 if (ets->tc_tsa[i] == IEEE_8021QAZ_TSA_ETS)
66 any_tc_mapped_to_ets = true;
67
68 strict_group = any_tc_mapped_to_ets ? 1 : 0;
69
70 for (i = 0; i <= max_tc; i++) {
71 switch (ets->tc_tsa[i]) {
72 case IEEE_8021QAZ_TSA_VENDOR:
73 tc_group[i] = MLX5E_VENDOR_TC_GROUP_NUM;
74 break;
75 case IEEE_8021QAZ_TSA_STRICT:
76 tc_group[i] = strict_group++;
77 break;
78 case IEEE_8021QAZ_TSA_ETS:
79 tc_group[i] = MLX5E_ETS_TC_GROUP_NUM;
80 break;
81 }
82 }
83}
84
85static void mlx5e_build_tc_tx_bw(struct ieee_ets *ets, u8 *tc_tx_bw,
86 u8 *tc_group, int max_tc)
87{
88 int i;
89
90 for (i = 0; i <= max_tc; i++) {
91 switch (ets->tc_tsa[i]) {
92 case IEEE_8021QAZ_TSA_VENDOR:
93 tc_tx_bw[i] = MLX5E_MAX_BW_ALLOC;
94 break;
95 case IEEE_8021QAZ_TSA_STRICT:
96 tc_tx_bw[i] = MLX5E_MAX_BW_ALLOC;
97 break;
98 case IEEE_8021QAZ_TSA_ETS:
cdcf1121 99 tc_tx_bw[i] = ets->tc_tx_bw[i];
08fb1dac
SM
100 break;
101 }
102 }
103}
104
105int mlx5e_dcbnl_ieee_setets_core(struct mlx5e_priv *priv, struct ieee_ets *ets)
106{
107 struct mlx5_core_dev *mdev = priv->mdev;
108 u8 tc_tx_bw[IEEE_8021QAZ_MAX_TCS];
109 u8 tc_group[IEEE_8021QAZ_MAX_TCS];
110 int max_tc = mlx5_max_tc(mdev);
111 int err;
112
113 if (!MLX5_CAP_GEN(mdev, ets))
114 return -ENOTSUPP;
115
116 mlx5e_build_tc_group(ets, tc_group, max_tc);
117 mlx5e_build_tc_tx_bw(ets, tc_tx_bw, tc_group, max_tc);
118
119 err = mlx5_set_port_prio_tc(mdev, ets->prio_tc);
120 if (err)
121 return err;
122
123 err = mlx5_set_port_tc_group(mdev, tc_group);
124 if (err)
125 return err;
126
127 return mlx5_set_port_tc_bw_alloc(mdev, tc_tx_bw);
128}
129
1722b969
EBE
130static int mlx5e_dbcnl_validate_ets(struct net_device *netdev,
131 struct ieee_ets *ets)
08fb1dac
SM
132{
133 int bw_sum = 0;
134 int i;
135
136 /* Validate Priority */
137 for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++) {
1722b969
EBE
138 if (ets->prio_tc[i] >= MLX5E_MAX_PRIORITY) {
139 netdev_err(netdev,
140 "Failed to validate ETS: priority value greater than max(%d)\n",
141 MLX5E_MAX_PRIORITY);
08fb1dac 142 return -EINVAL;
1722b969 143 }
08fb1dac
SM
144 }
145
146 /* Validate Bandwidth Sum */
147 for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++) {
cdcf1121 148 if (ets->tc_tsa[i] == IEEE_8021QAZ_TSA_ETS) {
1722b969
EBE
149 if (!ets->tc_tx_bw[i]) {
150 netdev_err(netdev,
151 "Failed to validate ETS: BW 0 is illegal\n");
cdcf1121 152 return -EINVAL;
1722b969 153 }
cdcf1121 154
08fb1dac 155 bw_sum += ets->tc_tx_bw[i];
cdcf1121 156 }
08fb1dac
SM
157 }
158
1722b969
EBE
159 if (bw_sum != 0 && bw_sum != 100) {
160 netdev_err(netdev,
161 "Failed to validate ETS: BW sum is illegal\n");
08fb1dac 162 return -EINVAL;
1722b969 163 }
08fb1dac
SM
164 return 0;
165}
166
167static int mlx5e_dcbnl_ieee_setets(struct net_device *netdev,
168 struct ieee_ets *ets)
169{
170 struct mlx5e_priv *priv = netdev_priv(netdev);
171 int err;
172
1722b969 173 err = mlx5e_dbcnl_validate_ets(netdev, ets);
08fb1dac
SM
174 if (err)
175 return err;
176
177 err = mlx5e_dcbnl_ieee_setets_core(priv, ets);
178 if (err)
179 return err;
180
181 memcpy(&priv->params.ets, ets, sizeof(*ets));
182 priv->params.ets.ets_cap = mlx5_max_tc(priv->mdev) + 1;
183
184 return 0;
185}
186
ef918433
AS
187static int mlx5e_dcbnl_ieee_getpfc(struct net_device *dev,
188 struct ieee_pfc *pfc)
189{
190 struct mlx5e_priv *priv = netdev_priv(dev);
191 struct mlx5_core_dev *mdev = priv->mdev;
cf678570
GP
192 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
193 int i;
ef918433
AS
194
195 pfc->pfc_cap = mlx5_max_tc(mdev) + 1;
cf678570
GP
196 for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++) {
197 pfc->requests[i] = PPORT_PER_PRIO_GET(pstats, i, tx_pause);
198 pfc->indications[i] = PPORT_PER_PRIO_GET(pstats, i, rx_pause);
199 }
ef918433
AS
200
201 return mlx5_query_port_pfc(mdev, &pfc->pfc_en, NULL);
202}
203
204static int mlx5e_dcbnl_ieee_setpfc(struct net_device *dev,
205 struct ieee_pfc *pfc)
206{
207 struct mlx5e_priv *priv = netdev_priv(dev);
208 struct mlx5_core_dev *mdev = priv->mdev;
ef918433
AS
209 u8 curr_pfc_en;
210 int ret;
211
212 mlx5_query_port_pfc(mdev, &curr_pfc_en, NULL);
213
214 if (pfc->pfc_en == curr_pfc_en)
215 return 0;
216
ef918433 217 ret = mlx5_set_port_pfc(mdev, pfc->pfc_en, pfc->pfc_en);
667daeda 218 mlx5_toggle_port_link(mdev);
ef918433
AS
219
220 return ret;
221}
222
08fb1dac
SM
223static u8 mlx5e_dcbnl_getdcbx(struct net_device *dev)
224{
225 return DCB_CAP_DCBX_HOST | DCB_CAP_DCBX_VER_IEEE;
226}
227
228static u8 mlx5e_dcbnl_setdcbx(struct net_device *dev, u8 mode)
229{
230 if ((mode & DCB_CAP_DCBX_LLD_MANAGED) ||
231 (mode & DCB_CAP_DCBX_VER_CEE) ||
232 !(mode & DCB_CAP_DCBX_VER_IEEE) ||
233 !(mode & DCB_CAP_DCBX_HOST))
234 return 1;
235
236 return 0;
237}
238
d8880795
TT
239static int mlx5e_dcbnl_ieee_getmaxrate(struct net_device *netdev,
240 struct ieee_maxrate *maxrate)
241{
242 struct mlx5e_priv *priv = netdev_priv(netdev);
243 struct mlx5_core_dev *mdev = priv->mdev;
244 u8 max_bw_value[IEEE_8021QAZ_MAX_TCS];
245 u8 max_bw_unit[IEEE_8021QAZ_MAX_TCS];
246 int err;
247 int i;
248
249 err = mlx5_query_port_ets_rate_limit(mdev, max_bw_value, max_bw_unit);
250 if (err)
251 return err;
252
253 memset(maxrate->tc_maxrate, 0, sizeof(maxrate->tc_maxrate));
254
255 for (i = 0; i <= mlx5_max_tc(mdev); i++) {
256 switch (max_bw_unit[i]) {
257 case MLX5_100_MBPS_UNIT:
258 maxrate->tc_maxrate[i] = max_bw_value[i] * MLX5E_100MB;
259 break;
260 case MLX5_GBPS_UNIT:
261 maxrate->tc_maxrate[i] = max_bw_value[i] * MLX5E_1GB;
262 break;
263 case MLX5_BW_NO_LIMIT:
264 break;
265 default:
266 WARN(true, "non-supported BW unit");
267 break;
268 }
269 }
270
271 return 0;
272}
273
274static int mlx5e_dcbnl_ieee_setmaxrate(struct net_device *netdev,
275 struct ieee_maxrate *maxrate)
276{
277 struct mlx5e_priv *priv = netdev_priv(netdev);
278 struct mlx5_core_dev *mdev = priv->mdev;
279 u8 max_bw_value[IEEE_8021QAZ_MAX_TCS];
280 u8 max_bw_unit[IEEE_8021QAZ_MAX_TCS];
281 __u64 upper_limit_mbps = roundup(255 * MLX5E_100MB, MLX5E_1GB);
282 int i;
283
284 memset(max_bw_value, 0, sizeof(max_bw_value));
285 memset(max_bw_unit, 0, sizeof(max_bw_unit));
286
287 for (i = 0; i <= mlx5_max_tc(mdev); i++) {
288 if (!maxrate->tc_maxrate[i]) {
289 max_bw_unit[i] = MLX5_BW_NO_LIMIT;
290 continue;
291 }
292 if (maxrate->tc_maxrate[i] < upper_limit_mbps) {
293 max_bw_value[i] = div_u64(maxrate->tc_maxrate[i],
294 MLX5E_100MB);
295 max_bw_value[i] = max_bw_value[i] ? max_bw_value[i] : 1;
296 max_bw_unit[i] = MLX5_100_MBPS_UNIT;
297 } else {
298 max_bw_value[i] = div_u64(maxrate->tc_maxrate[i],
299 MLX5E_1GB);
300 max_bw_unit[i] = MLX5_GBPS_UNIT;
301 }
302 }
303
304 return mlx5_modify_port_ets_rate_limit(mdev, max_bw_value, max_bw_unit);
305}
306
08fb1dac
SM
307const struct dcbnl_rtnl_ops mlx5e_dcbnl_ops = {
308 .ieee_getets = mlx5e_dcbnl_ieee_getets,
309 .ieee_setets = mlx5e_dcbnl_ieee_setets,
d8880795
TT
310 .ieee_getmaxrate = mlx5e_dcbnl_ieee_getmaxrate,
311 .ieee_setmaxrate = mlx5e_dcbnl_ieee_setmaxrate,
ef918433
AS
312 .ieee_getpfc = mlx5e_dcbnl_ieee_getpfc,
313 .ieee_setpfc = mlx5e_dcbnl_ieee_setpfc,
08fb1dac
SM
314 .getdcbx = mlx5e_dcbnl_getdcbx,
315 .setdcbx = mlx5e_dcbnl_setdcbx,
316};