]>
Commit | Line | Data |
---|---|---|
e712d52b YM |
1 | /* QLogic qede NIC Driver |
2 | * Copyright (c) 2015 QLogic Corporation | |
3 | * | |
4 | * This software is available under the terms of the GNU General Public License | |
5 | * (GPL) Version 2, available from the file COPYING in the main directory of | |
6 | * this source tree. | |
7 | */ | |
8 | ||
9 | #ifndef _QEDE_H_ | |
10 | #define _QEDE_H_ | |
11 | #include <linux/compiler.h> | |
12 | #include <linux/version.h> | |
13 | #include <linux/workqueue.h> | |
14 | #include <linux/netdevice.h> | |
15 | #include <linux/interrupt.h> | |
16 | #include <linux/bitmap.h> | |
17 | #include <linux/kernel.h> | |
18 | #include <linux/mutex.h> | |
19 | #include <linux/io.h> | |
20 | #include <linux/qed/common_hsi.h> | |
21 | #include <linux/qed/eth_common.h> | |
22 | #include <linux/qed/qed_if.h> | |
23 | #include <linux/qed/qed_chain.h> | |
24 | #include <linux/qed/qed_eth_if.h> | |
25 | ||
26 | #define QEDE_MAJOR_VERSION 8 | |
831a8e6c | 27 | #define QEDE_MINOR_VERSION 10 |
05fafbfb | 28 | #define QEDE_REVISION_VERSION 9 |
7c2d7d74 | 29 | #define QEDE_ENGINEERING_VERSION 20 |
e712d52b YM |
30 | #define DRV_MODULE_VERSION __stringify(QEDE_MAJOR_VERSION) "." \ |
31 | __stringify(QEDE_MINOR_VERSION) "." \ | |
32 | __stringify(QEDE_REVISION_VERSION) "." \ | |
33 | __stringify(QEDE_ENGINEERING_VERSION) | |
34 | ||
e712d52b YM |
35 | #define DRV_MODULE_SYM qede |
36 | ||
133fac0e SK |
37 | struct qede_stats { |
38 | u64 no_buff_discards; | |
1a5a366f SRK |
39 | u64 packet_too_big_discard; |
40 | u64 ttl0_discard; | |
133fac0e SK |
41 | u64 rx_ucast_bytes; |
42 | u64 rx_mcast_bytes; | |
43 | u64 rx_bcast_bytes; | |
44 | u64 rx_ucast_pkts; | |
45 | u64 rx_mcast_pkts; | |
46 | u64 rx_bcast_pkts; | |
47 | u64 mftag_filter_discards; | |
48 | u64 mac_filter_discards; | |
49 | u64 tx_ucast_bytes; | |
50 | u64 tx_mcast_bytes; | |
51 | u64 tx_bcast_bytes; | |
52 | u64 tx_ucast_pkts; | |
53 | u64 tx_mcast_pkts; | |
54 | u64 tx_bcast_pkts; | |
55 | u64 tx_err_drop_pkts; | |
56 | u64 coalesced_pkts; | |
57 | u64 coalesced_events; | |
58 | u64 coalesced_aborts_num; | |
59 | u64 non_coalesced_pkts; | |
60 | u64 coalesced_bytes; | |
61 | ||
62 | /* port */ | |
63 | u64 rx_64_byte_packets; | |
d4967cf3 YM |
64 | u64 rx_65_to_127_byte_packets; |
65 | u64 rx_128_to_255_byte_packets; | |
66 | u64 rx_256_to_511_byte_packets; | |
67 | u64 rx_512_to_1023_byte_packets; | |
68 | u64 rx_1024_to_1518_byte_packets; | |
69 | u64 rx_1519_to_1522_byte_packets; | |
70 | u64 rx_1519_to_2047_byte_packets; | |
71 | u64 rx_2048_to_4095_byte_packets; | |
72 | u64 rx_4096_to_9216_byte_packets; | |
73 | u64 rx_9217_to_16383_byte_packets; | |
133fac0e SK |
74 | u64 rx_crc_errors; |
75 | u64 rx_mac_crtl_frames; | |
76 | u64 rx_pause_frames; | |
77 | u64 rx_pfc_frames; | |
78 | u64 rx_align_errors; | |
79 | u64 rx_carrier_errors; | |
80 | u64 rx_oversize_packets; | |
81 | u64 rx_jabbers; | |
82 | u64 rx_undersize_packets; | |
83 | u64 rx_fragments; | |
84 | u64 tx_64_byte_packets; | |
85 | u64 tx_65_to_127_byte_packets; | |
86 | u64 tx_128_to_255_byte_packets; | |
87 | u64 tx_256_to_511_byte_packets; | |
88 | u64 tx_512_to_1023_byte_packets; | |
89 | u64 tx_1024_to_1518_byte_packets; | |
90 | u64 tx_1519_to_2047_byte_packets; | |
91 | u64 tx_2048_to_4095_byte_packets; | |
92 | u64 tx_4096_to_9216_byte_packets; | |
93 | u64 tx_9217_to_16383_byte_packets; | |
94 | u64 tx_pause_frames; | |
95 | u64 tx_pfc_frames; | |
96 | u64 tx_lpi_entry_count; | |
97 | u64 tx_total_collisions; | |
98 | u64 brb_truncates; | |
99 | u64 brb_discards; | |
100 | u64 tx_mac_ctrl_frames; | |
101 | }; | |
102 | ||
7c1bfcad SRK |
103 | struct qede_vlan { |
104 | struct list_head list; | |
105 | u16 vid; | |
106 | bool configured; | |
107 | }; | |
108 | ||
e712d52b YM |
109 | struct qede_dev { |
110 | struct qed_dev *cdev; | |
111 | struct net_device *ndev; | |
112 | struct pci_dev *pdev; | |
113 | ||
114 | u32 dp_module; | |
115 | u8 dp_level; | |
116 | ||
fefb0202 YM |
117 | u32 flags; |
118 | #define QEDE_FLAG_IS_VF BIT(0) | |
119 | #define IS_VF(edev) (!!((edev)->flags & QEDE_FLAG_IS_VF)) | |
120 | ||
e712d52b YM |
121 | const struct qed_eth_ops *ops; |
122 | ||
123 | struct qed_dev_eth_info dev_info; | |
124 | #define QEDE_MAX_RSS_CNT(edev) ((edev)->dev_info.num_queues) | |
125 | #define QEDE_MAX_TSS_CNT(edev) ((edev)->dev_info.num_queues * \ | |
126 | (edev)->dev_info.num_tc) | |
127 | ||
2950219d | 128 | struct qede_fastpath *fp_array; |
8edf049d | 129 | u16 req_rss; |
e712d52b YM |
130 | u16 num_rss; |
131 | u8 num_tc; | |
132 | #define QEDE_RSS_CNT(edev) ((edev)->num_rss) | |
133 | #define QEDE_TSS_CNT(edev) ((edev)->num_rss * \ | |
134 | (edev)->num_tc) | |
135 | #define QEDE_TSS_IDX(edev, txqidx) ((txqidx) % (edev)->num_rss) | |
136 | #define QEDE_TC_IDX(edev, txqidx) ((txqidx) / (edev)->num_rss) | |
2950219d YM |
137 | #define QEDE_TX_QUEUE(edev, txqidx) \ |
138 | (&(edev)->fp_array[QEDE_TSS_IDX((edev), (txqidx))].txqs[QEDE_TC_IDX( \ | |
139 | (edev), (txqidx))]) | |
e712d52b YM |
140 | |
141 | struct qed_int_info int_info; | |
142 | unsigned char primary_mac[ETH_ALEN]; | |
143 | ||
144 | /* Smaller private varaiant of the RTNL lock */ | |
145 | struct mutex qede_lock; | |
146 | u32 state; /* Protected by qede_lock */ | |
2950219d | 147 | u16 rx_buf_size; |
3d789994 MC |
148 | u32 rx_copybreak; |
149 | ||
2950219d YM |
150 | /* L2 header size + 2*VLANs (8 bytes) + LLC SNAP (8 bytes) */ |
151 | #define ETH_OVERHEAD (ETH_HLEN + 8 + 8) | |
152 | /* Max supported alignment is 256 (8 shift) | |
153 | * minimal alignment shift 6 is optimal for 57xxx HW performance | |
154 | */ | |
155 | #define QEDE_RX_ALIGN_SHIFT max(6, min(8, L1_CACHE_SHIFT)) | |
156 | /* We assume skb_build() uses sizeof(struct skb_shared_info) bytes | |
157 | * at the end of skb->data, to avoid wasting a full cache line. | |
158 | * This reduces memory use (skb->truesize). | |
159 | */ | |
160 | #define QEDE_FW_RX_ALIGN_END \ | |
161 | max_t(u64, 1UL << QEDE_RX_ALIGN_SHIFT, \ | |
162 | SKB_DATA_ALIGN(sizeof(struct skb_shared_info))) | |
163 | ||
133fac0e | 164 | struct qede_stats stats; |
961acdea SRK |
165 | #define QEDE_RSS_INDIR_INITED BIT(0) |
166 | #define QEDE_RSS_KEY_INITED BIT(1) | |
167 | #define QEDE_RSS_CAPS_INITED BIT(2) | |
168 | u32 rss_params_inited; /* bit-field to track initialized rss params */ | |
2950219d YM |
169 | struct qed_update_vport_rss_params rss_params; |
170 | u16 q_num_rx_buffers; /* Must be a power of two */ | |
171 | u16 q_num_tx_buffers; /* Must be a power of two */ | |
0d8e0aa0 | 172 | |
55482edc | 173 | bool gro_disable; |
7c1bfcad SRK |
174 | struct list_head vlan_list; |
175 | u16 configured_vlans; | |
176 | u16 non_configured_vlans; | |
177 | bool accept_any_vlan; | |
0d8e0aa0 SK |
178 | struct delayed_work sp_task; |
179 | unsigned long sp_flags; | |
b18e170c | 180 | u16 vxlan_dst_port; |
9a109dd0 | 181 | u16 geneve_dst_port; |
2950219d YM |
182 | }; |
183 | ||
184 | enum QEDE_STATE { | |
185 | QEDE_STATE_CLOSED, | |
186 | QEDE_STATE_OPEN, | |
187 | }; | |
188 | ||
189 | #define HILO_U64(hi, lo) ((((u64)(hi)) << 32) + (lo)) | |
190 | ||
191 | #define MAX_NUM_TC 8 | |
192 | #define MAX_NUM_PRI 8 | |
193 | ||
194 | /* The driver supports the new build_skb() API: | |
195 | * RX ring buffer contains pointer to kmalloc() data only, | |
196 | * skb are built only after the frame was DMA-ed. | |
197 | */ | |
198 | struct sw_rx_data { | |
fc48b7a6 YM |
199 | struct page *data; |
200 | dma_addr_t mapping; | |
201 | unsigned int page_offset; | |
2950219d YM |
202 | }; |
203 | ||
55482edc MC |
204 | enum qede_agg_state { |
205 | QEDE_AGG_STATE_NONE = 0, | |
206 | QEDE_AGG_STATE_START = 1, | |
207 | QEDE_AGG_STATE_ERROR = 2 | |
208 | }; | |
209 | ||
210 | struct qede_agg_info { | |
211 | struct sw_rx_data replace_buf; | |
212 | dma_addr_t replace_buf_mapping; | |
213 | struct sw_rx_data start_buf; | |
214 | dma_addr_t start_buf_mapping; | |
215 | struct eth_fast_path_rx_tpa_start_cqe start_cqe; | |
216 | enum qede_agg_state agg_state; | |
217 | struct sk_buff *skb; | |
218 | int frag_id; | |
219 | u16 vlan_tag; | |
220 | }; | |
221 | ||
2950219d YM |
222 | struct qede_rx_queue { |
223 | __le16 *hw_cons_ptr; | |
224 | struct sw_rx_data *sw_rx_ring; | |
225 | u16 sw_rx_cons; | |
226 | u16 sw_rx_prod; | |
227 | struct qed_chain rx_bd_ring; | |
228 | struct qed_chain rx_comp_ring; | |
229 | void __iomem *hw_rxq_prod_addr; | |
230 | ||
55482edc MC |
231 | /* GRO */ |
232 | struct qede_agg_info tpa_info[ETH_TPA_MAX_AGGS_NUM]; | |
233 | ||
2950219d | 234 | int rx_buf_size; |
fc48b7a6 | 235 | unsigned int rx_buf_seg_size; |
2950219d YM |
236 | |
237 | u16 num_rx_buffers; | |
238 | u16 rxq_id; | |
239 | ||
68db9ec2 | 240 | u64 rcv_pkts; |
2950219d YM |
241 | u64 rx_hw_errors; |
242 | u64 rx_alloc_errors; | |
c72a6125 | 243 | u64 rx_ip_frags; |
2950219d YM |
244 | }; |
245 | ||
246 | union db_prod { | |
247 | struct eth_db_data data; | |
248 | u32 raw; | |
249 | }; | |
250 | ||
251 | struct sw_tx_bd { | |
252 | struct sk_buff *skb; | |
253 | u8 flags; | |
254 | /* Set on the first BD descriptor when there is a split BD */ | |
255 | #define QEDE_TSO_SPLIT_BD BIT(0) | |
256 | }; | |
257 | ||
258 | struct qede_tx_queue { | |
259 | int index; /* Queue index */ | |
260 | __le16 *hw_cons_ptr; | |
261 | struct sw_tx_bd *sw_tx_ring; | |
262 | u16 sw_tx_cons; | |
263 | u16 sw_tx_prod; | |
264 | struct qed_chain tx_pbl; | |
265 | void __iomem *doorbell_addr; | |
266 | union db_prod tx_db; | |
267 | ||
268 | u16 num_tx_buffers; | |
68db9ec2 SRK |
269 | u64 xmit_pkts; |
270 | u64 stopped_cnt; | |
d8c2c7e3 YM |
271 | |
272 | bool is_legacy; | |
2950219d YM |
273 | }; |
274 | ||
275 | #define BD_UNMAP_ADDR(bd) HILO_U64(le32_to_cpu((bd)->addr.hi), \ | |
276 | le32_to_cpu((bd)->addr.lo)) | |
277 | #define BD_SET_UNMAP_ADDR_LEN(bd, maddr, len) \ | |
278 | do { \ | |
279 | (bd)->addr.hi = cpu_to_le32(upper_32_bits(maddr)); \ | |
280 | (bd)->addr.lo = cpu_to_le32(lower_32_bits(maddr)); \ | |
281 | (bd)->nbytes = cpu_to_le16(len); \ | |
282 | } while (0) | |
283 | #define BD_UNMAP_LEN(bd) (le16_to_cpu((bd)->nbytes)) | |
284 | ||
285 | struct qede_fastpath { | |
286 | struct qede_dev *edev; | |
287 | u8 rss_id; | |
288 | struct napi_struct napi; | |
289 | struct qed_sb_info *sb_info; | |
290 | struct qede_rx_queue *rxq; | |
291 | struct qede_tx_queue *txqs; | |
292 | ||
293 | #define VEC_NAME_SIZE (sizeof(((struct net_device *)0)->name) + 8) | |
294 | char name[VEC_NAME_SIZE]; | |
e712d52b YM |
295 | }; |
296 | ||
297 | /* Debug print definitions */ | |
298 | #define DP_NAME(edev) ((edev)->ndev->name) | |
299 | ||
2950219d YM |
300 | #define XMIT_PLAIN 0 |
301 | #define XMIT_L4_CSUM BIT(0) | |
302 | #define XMIT_LSO BIT(1) | |
303 | #define XMIT_ENC BIT(2) | |
304 | ||
305 | #define QEDE_CSUM_ERROR BIT(0) | |
306 | #define QEDE_CSUM_UNNECESSARY BIT(1) | |
14db81de | 307 | #define QEDE_TUNN_CSUM_UNNECESSARY BIT(2) |
0d8e0aa0 | 308 | |
b18e170c MC |
309 | #define QEDE_SP_RX_MODE 1 |
310 | #define QEDE_SP_VXLAN_PORT_CONFIG 2 | |
9a109dd0 | 311 | #define QEDE_SP_GENEVE_PORT_CONFIG 3 |
0d8e0aa0 SK |
312 | |
313 | union qede_reload_args { | |
314 | u16 mtu; | |
315 | }; | |
316 | ||
489e45ae SRK |
317 | #ifdef CONFIG_DCB |
318 | void qede_set_dcbnl_ops(struct net_device *ndev); | |
319 | #endif | |
133fac0e SK |
320 | void qede_config_debug(uint debug, u32 *p_dp_module, u8 *p_dp_level); |
321 | void qede_set_ethtool_ops(struct net_device *netdev); | |
322 | void qede_reload(struct qede_dev *edev, | |
323 | void (*func)(struct qede_dev *edev, | |
324 | union qede_reload_args *args), | |
325 | union qede_reload_args *args); | |
326 | int qede_change_mtu(struct net_device *dev, int new_mtu); | |
327 | void qede_fill_by_demand_stats(struct qede_dev *edev); | |
16f46bf0 SRK |
328 | bool qede_has_rx_work(struct qede_rx_queue *rxq); |
329 | int qede_txq_has_work(struct qede_tx_queue *txq); | |
330 | void qede_recycle_rx_bd_ring(struct qede_rx_queue *rxq, struct qede_dev *edev, | |
331 | u8 count); | |
133fac0e | 332 | |
2950219d | 333 | #define RX_RING_SIZE_POW 13 |
01ef7e05 | 334 | #define RX_RING_SIZE ((u16)BIT(RX_RING_SIZE_POW)) |
2950219d YM |
335 | #define NUM_RX_BDS_MAX (RX_RING_SIZE - 1) |
336 | #define NUM_RX_BDS_MIN 128 | |
337 | #define NUM_RX_BDS_DEF NUM_RX_BDS_MAX | |
338 | ||
339 | #define TX_RING_SIZE_POW 13 | |
01ef7e05 | 340 | #define TX_RING_SIZE ((u16)BIT(TX_RING_SIZE_POW)) |
2950219d YM |
341 | #define NUM_TX_BDS_MAX (TX_RING_SIZE - 1) |
342 | #define NUM_TX_BDS_MIN 128 | |
343 | #define NUM_TX_BDS_DEF NUM_TX_BDS_MAX | |
344 | ||
3d789994 | 345 | #define QEDE_MIN_PKT_LEN 64 |
fc48b7a6 | 346 | #define QEDE_RX_HDR_SIZE 256 |
2950219d YM |
347 | #define for_each_rss(i) for (i = 0; i < edev->num_rss; i++) |
348 | ||
e712d52b | 349 | #endif /* _QEDE_H_ */ |