]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/net/ethernet/qlogic/qlcnic/qlcnic_83xx_hw.h
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'qlcnic'
[mirror_ubuntu-bionic-kernel.git] / drivers / net / ethernet / qlogic / qlcnic / qlcnic_83xx_hw.h
CommitLineData
577ae39d
JK		 1/*
2 * QLogic qlcnic NIC Driver
3 * Copyright (c) 2009-2013 QLogic Corporation
4 *
5 * See LICENSE.qlcnic for copyright and licensing details.
6 */
7
7f966452
SC		 8#ifndef __QLCNIC_83XX_HW_H
9#define __QLCNIC_83XX_HW_H
10
11#include <linux/types.h>
12#include <linux/etherdevice.h>
13#include "qlcnic_hw.h"
14
a520030e
HM		 15#define QLCNIC_83XX_BAR0_LENGTH 0x4000
16
7f966452
SC		 17/* Directly mapped registers */
18#define QLC_83XX_CRB_WIN_BASE 0x3800
19#define QLC_83XX_CRB_WIN_FUNC(f) (QLC_83XX_CRB_WIN_BASE+((f)*4))
20#define QLC_83XX_SEM_LOCK_BASE 0x3840
21#define QLC_83XX_SEM_UNLOCK_BASE 0x3844
22#define QLC_83XX_SEM_LOCK_FUNC(f) (QLC_83XX_SEM_LOCK_BASE+((f)*8))
23#define QLC_83XX_SEM_UNLOCK_FUNC(f) (QLC_83XX_SEM_UNLOCK_BASE+((f)*8))
24#define QLC_83XX_LINK_STATE(f) (0x3698+((f) > 7 ? 4 : 0))
25#define QLC_83XX_LINK_SPEED(f) (0x36E0+(((f) >> 2) * 4))
26#define QLC_83XX_LINK_SPEED_FACTOR 10
27#define QLC_83xx_FUNC_VAL(v, f) ((v) & (1 << (f * 4)))
28#define QLC_83XX_INTX_PTR 0x38C0
29#define QLC_83XX_INTX_TRGR 0x38C4
30#define QLC_83XX_INTX_MASK 0x38C8
31
32#define QLC_83XX_DRV_LOCK_WAIT_COUNTER 100
33#define QLC_83XX_DRV_LOCK_WAIT_DELAY 20
34#define QLC_83XX_NEED_DRV_LOCK_RECOVERY 1
35#define QLC_83XX_DRV_LOCK_RECOVERY_IN_PROGRESS 2
36#define QLC_83XX_MAX_DRV_LOCK_RECOVERY_ATTEMPT 3
37#define QLC_83XX_DRV_LOCK_RECOVERY_DELAY 200
38#define QLC_83XX_DRV_LOCK_RECOVERY_STATUS_MASK 0x3
2c4a7878
JK		 39#define QLC_83XX_LB_WAIT_COUNT 250
40#define QLC_83XX_LB_MSLEEP_COUNT 20
7f966452
SC		 41#define QLC_83XX_NO_NIC_RESOURCE 0x5
42#define QLC_83XX_MAC_PRESENT 0xC
43#define QLC_83XX_MAC_ABSENT 0xD
44
45
46#define QLC_83XX_FLASH_SECTOR_SIZE (64 * 1024)
47
48/* PEG status definitions */
49#define QLC_83XX_CMDPEG_COMPLETE 0xff01
50#define QLC_83XX_VALID_INTX_BIT30(val) ((val) & BIT_30)
51#define QLC_83XX_VALID_INTX_BIT31(val) ((val) & BIT_31)
52#define QLC_83XX_INTX_FUNC(val) ((val) & 0xFF)
53#define QLC_83XX_LEGACY_INTX_MAX_RETRY 100
54#define QLC_83XX_LEGACY_INTX_DELAY 4
55#define QLC_83XX_REG_DESC 1
56#define QLC_83XX_LRO_DESC 2
57#define QLC_83XX_CTRL_DESC 3
58#define QLC_83XX_FW_CAPABILITY_TSO BIT_6
59#define QLC_83XX_FW_CAP_LRO_MSS BIT_17
60#define QLC_83XX_HOST_RDS_MODE_UNIQUE 0
61#define QLC_83XX_HOST_SDS_MBX_IDX 8
62
63#define QLCNIC_HOST_RDS_MBX_IDX 88
7f966452 64
629263ac
SC		 65/* Pause control registers */
66#define QLC_83XX_SRE_SHIM_REG 0x0D200284
67#define QLC_83XX_PORT0_THRESHOLD 0x0B2003A4
68#define QLC_83XX_PORT1_THRESHOLD 0x0B2013A4
69#define QLC_83XX_PORT0_TC_MC_REG 0x0B200388
70#define QLC_83XX_PORT1_TC_MC_REG 0x0B201388
71#define QLC_83XX_PORT0_TC_STATS 0x0B20039C
72#define QLC_83XX_PORT1_TC_STATS 0x0B20139C
73#define QLC_83XX_PORT2_IFB_THRESHOLD 0x0B200704
74#define QLC_83XX_PORT3_IFB_THRESHOLD 0x0B201704
75
76/* Peg PC status registers */
77#define QLC_83XX_CRB_PEG_NET_0 0x3400003c
78#define QLC_83XX_CRB_PEG_NET_1 0x3410003c
79#define QLC_83XX_CRB_PEG_NET_2 0x3420003c
80#define QLC_83XX_CRB_PEG_NET_3 0x3430003c
81#define QLC_83XX_CRB_PEG_NET_4 0x34b0003c
82
83/* Firmware image definitions */
84#define QLC_83XX_BOOTLOADER_FLASH_ADDR 0x10000
85#define QLC_83XX_FW_FILE_NAME "83xx_fw.bin"
fef349ce 86#define QLC_84XX_FW_FILE_NAME "84xx_fw.bin"
629263ac
SC		 87#define QLC_83XX_BOOT_FROM_FLASH 0
88#define QLC_83XX_BOOT_FROM_FILE 0x12345678
89
fef349ce 90#define QLC_FW_FILE_NAME_LEN 20
81d0aeb0
SC		 91#define QLC_83XX_MAX_RESET_SEQ_ENTRIES 16
92
e5c4e6c6
MC		 93#define QLC_83XX_MBX_POST_BC_OP 0x1
94#define QLC_83XX_MBX_COMPLETION 0x0
95#define QLC_83XX_MBX_REQUEST 0x1
96
97#define QLC_83XX_MBX_TIMEOUT (5 * HZ)
98#define QLC_83XX_MBX_CMD_LOOP 5000000
99
7cb03b23
RB		 100/* status descriptor mailbox data
101 * @phy_addr_{low|high}: physical address of buffer
102 * @sds_ring_size: buffer size
103 * @intrpt_id: interrupt id
104 * @intrpt_val: source of interrupt
105 */
106struct qlcnic_sds_mbx {
107 u32 phy_addr_low;
108 u32 phy_addr_high;
109 u32 rsvd1[4];
110#if defined(__LITTLE_ENDIAN)
111 u16 sds_ring_size;
112 u16 rsvd2;
113 u16 rsvd3[2];
114 u16 intrpt_id;
115 u8 intrpt_val;
116 u8 rsvd4;
117#elif defined(__BIG_ENDIAN)
118 u16 rsvd2;
119 u16 sds_ring_size;
120 u16 rsvd3[2];
121 u8 rsvd4;
122 u8 intrpt_val;
123 u16 intrpt_id;
124#endif
125 u32 rsvd5;
126} __packed;
127
128/* receive descriptor buffer data
129 * phy_addr_reg_{low|high}: physical address of regular buffer
130 * phy_addr_jmb_{low|high}: physical address of jumbo buffer
131 * reg_ring_sz: size of regular buffer
132 * reg_ring_len: no. of entries in regular buffer
133 * jmb_ring_len: no. of entries in jumbo buffer
134 * jmb_ring_sz: size of jumbo buffer
135 */
136struct qlcnic_rds_mbx {
137 u32 phy_addr_reg_low;
138 u32 phy_addr_reg_high;
139 u32 phy_addr_jmb_low;
140 u32 phy_addr_jmb_high;
141#if defined(__LITTLE_ENDIAN)
142 u16 reg_ring_sz;
143 u16 reg_ring_len;
144 u16 jmb_ring_sz;
145 u16 jmb_ring_len;
146#elif defined(__BIG_ENDIAN)
147 u16 reg_ring_len;
148 u16 reg_ring_sz;
149 u16 jmb_ring_len;
150 u16 jmb_ring_sz;
151#endif
152} __packed;
153
154/* host producers for regular and jumbo rings */
155struct __host_producer_mbx {
156 u32 reg_buf;
157 u32 jmb_buf;
158} __packed;
159
160/* Receive context mailbox data outbox registers
161 * @state: state of the context
162 * @vport_id: virtual port id
163 * @context_id: receive context id
164 * @num_pci_func: number of pci functions of the port
165 * @phy_port: physical port id
166 */
167struct qlcnic_rcv_mbx_out {
168#if defined(__LITTLE_ENDIAN)
169 u8 rcv_num;
170 u8 sts_num;
171 u16 ctx_id;
172 u8 state;
173 u8 num_pci_func;
174 u8 phy_port;
175 u8 vport_id;
176#elif defined(__BIG_ENDIAN)
177 u16 ctx_id;
178 u8 sts_num;
179 u8 rcv_num;
180 u8 vport_id;
181 u8 phy_port;
182 u8 num_pci_func;
183 u8 state;
184#endif
34e8c406
HM		 185 u32 host_csmr[QLCNIC_MAX_SDS_RINGS];
186 struct __host_producer_mbx host_prod[QLCNIC_MAX_SDS_RINGS];
7cb03b23
RB		 187} __packed;
188
189struct qlcnic_add_rings_mbx_out {
190#if defined(__LITTLE_ENDIAN)
191 u8 rcv_num;
192 u8 sts_num;
193 u16 ctx_id;
194#elif defined(__BIG_ENDIAN)
195 u16 ctx_id;
196 u8 sts_num;
197 u8 rcv_num;
198#endif
34e8c406
HM		 199 u32 host_csmr[QLCNIC_MAX_SDS_RINGS];
200 struct __host_producer_mbx host_prod[QLCNIC_MAX_SDS_RINGS];
7cb03b23
RB		 201} __packed;
202
203/* Transmit context mailbox inbox registers
204 * @phys_addr_{low|high}: DMA address of the transmit buffer
205 * @cnsmr_index_{low|high}: host consumer index
206 * @size: legth of transmit buffer ring
207 * @intr_id: interrput id
208 * @src: src of interrupt
209 */
210struct qlcnic_tx_mbx {
211 u32 phys_addr_low;
212 u32 phys_addr_high;
213 u32 cnsmr_index_low;
214 u32 cnsmr_index_high;
215#if defined(__LITTLE_ENDIAN)
216 u16 size;
217 u16 intr_id;
218 u8 src;
219 u8 rsvd[3];
220#elif defined(__BIG_ENDIAN)
221 u16 intr_id;
222 u16 size;
223 u8 rsvd[3];
224 u8 src;
225#endif
226} __packed;
227
228/* Transmit context mailbox outbox registers
229 * @host_prod: host producer index
230 * @ctx_id: transmit context id
231 * @state: state of the transmit context
232 */
233
234struct qlcnic_tx_mbx_out {
235 u32 host_prod;
236#if defined(__LITTLE_ENDIAN)
237 u16 ctx_id;
238 u8 state;
239 u8 rsvd;
240#elif defined(__BIG_ENDIAN)
241 u8 rsvd;
242 u8 state;
243 u16 ctx_id;
244#endif
245} __packed;
246
7f966452
SC		 247struct qlcnic_intrpt_config {
248 u8 type;
249 u8 enabled;
250 u16 id;
251 u32 src;
252};
253
254struct qlcnic_macvlan_mbx {
a96227e6
SS		 255#if defined(__LITTLE_ENDIAN)
256 u8 mac_addr0;
257 u8 mac_addr1;
258 u8 mac_addr2;
259 u8 mac_addr3;
260 u8 mac_addr4;
261 u8 mac_addr5;
7f966452 262 u16 vlan;
a96227e6
SS		 263#elif defined(__BIG_ENDIAN)
264 u8 mac_addr3;
265 u8 mac_addr2;
266 u8 mac_addr1;
267 u8 mac_addr0;
268 u16 vlan;
269 u8 mac_addr5;
270 u8 mac_addr4;
271#endif
7f966452
SC		 272};
273
629263ac
SC		 274struct qlc_83xx_fw_info {
275 const struct firmware *fw;
7000078a 276 char fw_file_name[QLC_FW_FILE_NAME_LEN];
629263ac
SC		 277};
278
81d0aeb0
SC		 279struct qlc_83xx_reset {
280 struct qlc_83xx_reset_hdr *hdr;
281 int seq_index;
282 int seq_error;
283 int array_index;
284 u32 array[QLC_83XX_MAX_RESET_SEQ_ENTRIES];
285 u8 *buff;
286 u8 *stop_offset;
287 u8 *start_offset;
288 u8 *init_offset;
289 u8 seq_end;
290 u8 template_end;
291};
292
629263ac
SC		 293#define QLC_83XX_IDC_DISABLE_FW_RESET_RECOVERY 0x1
294#define QLC_83XX_IDC_GRACEFULL_RESET 0x2
890b6e02 295#define QLC_83XX_IDC_DISABLE_FW_DUMP 0x4
629263ac
SC		 296#define QLC_83XX_IDC_TIMESTAMP 0
297#define QLC_83XX_IDC_DURATION 1
298#define QLC_83XX_IDC_INIT_TIMEOUT_SECS 30
299#define QLC_83XX_IDC_RESET_ACK_TIMEOUT_SECS 10
300#define QLC_83XX_IDC_RESET_TIMEOUT_SECS 10
301#define QLC_83XX_IDC_QUIESCE_ACK_TIMEOUT_SECS 20
302#define QLC_83XX_IDC_FW_POLL_DELAY (1 * HZ)
303#define QLC_83XX_IDC_FW_FAIL_THRESH 2
304#define QLC_83XX_IDC_MAX_FUNC_PER_PARTITION_INFO 8
305#define QLC_83XX_IDC_MAX_CNA_FUNCTIONS 16
306#define QLC_83XX_IDC_MAJOR_VERSION 1
307#define QLC_83XX_IDC_MINOR_VERSION 0
308#define QLC_83XX_IDC_FLASH_PARAM_ADDR 0x3e8020
309
629263ac
SC		 310struct qlcnic_adapter;
311struct qlc_83xx_idc {
312 int (*state_entry) (struct qlcnic_adapter *);
313 u64 sec_counter;
314 u64 delay;
315 unsigned long status;
316 int err_code;
317 int collect_dump;
318 u8 curr_state;
319 u8 prev_state;
320 u8 vnic_state;
321 u8 vnic_wait_limit;
322 u8 quiesce_req;
099907fa 323 u8 delay_reset;
629263ac
SC		 324 char **name;
325};
7f966452 326
f036e4f4
RB		 327/* Device States */
328enum qlcnic_83xx_states {
329 QLC_83XX_IDC_DEV_UNKNOWN,
330 QLC_83XX_IDC_DEV_COLD,
331 QLC_83XX_IDC_DEV_INIT,
332 QLC_83XX_IDC_DEV_READY,
333 QLC_83XX_IDC_DEV_NEED_RESET,
334 QLC_83XX_IDC_DEV_NEED_QUISCENT,
335 QLC_83XX_IDC_DEV_FAILED,
336 QLC_83XX_IDC_DEV_QUISCENT
337};
338
483202d5
JK		 339#define QLCNIC_MBX_RSP(reg) LSW(reg)
340#define QLCNIC_MBX_NUM_REGS(reg) (MSW(reg) & 0x1FF)
341#define QLCNIC_MBX_STATUS(reg) (((reg) >> 25) & 0x7F)
342#define QLCNIC_MBX_HOST(ahw, i) ((ahw)->pci_base0 + ((i) * 4))
343#define QLCNIC_MBX_FW(ahw, i) ((ahw)->pci_base0 + 0x800 + ((i) * 4))
344
7f966452
SC		 345/* Mailbox process AEN count */
346#define QLC_83XX_IDC_COMP_AEN 3
347#define QLC_83XX_MBX_AEN_CNT 5
348#define QLC_83XX_MODULE_LOADED 1
349#define QLC_83XX_MBX_READY 2
350#define QLC_83XX_MBX_AEN_ACK 3
351#define QLC_83XX_SFP_PRESENT(data) ((data) & 3)
352#define QLC_83XX_SFP_ERR(data) (((data) >> 2) & 3)
353#define QLC_83XX_SFP_MODULE_TYPE(data) (((data) >> 4) & 0x1F)
354#define QLC_83XX_SFP_CU_LENGTH(data) (LSB((data) >> 16))
355#define QLC_83XX_SFP_TX_FAULT(data) ((data) & BIT_10)
356#define QLC_83XX_SFP_10G_CAPABLE(data) ((data) & BIT_11)
357#define QLC_83XX_LINK_STATS(data) ((data) & BIT_0)
358#define QLC_83XX_CURRENT_LINK_SPEED(data) (((data) >> 3) & 7)
359#define QLC_83XX_LINK_PAUSE(data) (((data) >> 6) & 3)
360#define QLC_83XX_LINK_LB(data) (((data) >> 8) & 7)
361#define QLC_83XX_LINK_FEC(data) ((data) & BIT_12)
362#define QLC_83XX_LINK_EEE(data) ((data) & BIT_13)
363#define QLC_83XX_DCBX(data) (((data) >> 28) & 7)
364#define QLC_83XX_AUTONEG(data) ((data) & BIT_15)
6177a95a
JK		 365#define QLC_83XX_TX_PAUSE 0x10
366#define QLC_83XX_RX_PAUSE 0x20
367#define QLC_83XX_TX_RX_PAUSE 0x30
7f966452
SC		 368#define QLC_83XX_CFG_STD_PAUSE (1 << 5)
369#define QLC_83XX_CFG_STD_TX_PAUSE (1 << 20)
370#define QLC_83XX_CFG_STD_RX_PAUSE (2 << 20)
371#define QLC_83XX_CFG_STD_TX_RX_PAUSE (3 << 20)
372#define QLC_83XX_ENABLE_AUTONEG (1 << 15)
373#define QLC_83XX_CFG_LOOPBACK_HSS (2 << 1)
374#define QLC_83XX_CFG_LOOPBACK_PHY (3 << 1)
375#define QLC_83XX_CFG_LOOPBACK_EXT (4 << 1)
376
377/* LED configuration settings */
378#define QLC_83XX_ENABLE_BEACON 0xe
379#define QLC_83XX_LED_RATE 0xff
380#define QLC_83XX_LED_ACT (1 << 10)
381#define QLC_83XX_LED_MOD (0 << 13)
382#define QLC_83XX_LED_CONFIG (QLC_83XX_LED_RATE | QLC_83XX_LED_ACT | \
383 QLC_83XX_LED_MOD)
384
385#define QLC_83XX_10M_LINK 1
386#define QLC_83XX_100M_LINK 2
387#define QLC_83XX_1G_LINK 3
388#define QLC_83XX_10G_LINK 4
389#define QLC_83XX_STAT_TX 3
390#define QLC_83XX_STAT_RX 2
391#define QLC_83XX_STAT_MAC 1
392#define QLC_83XX_TX_STAT_REGS 14
393#define QLC_83XX_RX_STAT_REGS 40
52290740 394#define QLC_83XX_MAC_STAT_REGS 94
7f966452
SC		 395
396#define QLC_83XX_GET_FUNC_PRIVILEGE(VAL, FN) (0x3 & ((VAL) >> (FN * 2)))
397#define QLC_83XX_SET_FUNC_OPMODE(VAL, FN) ((VAL) << (FN * 2))
398#define QLC_83XX_DEFAULT_OPMODE 0x55555555
399#define QLC_83XX_PRIVLEGED_FUNC 0x1
400#define QLC_83XX_VIRTUAL_FUNC 0x2
401
402#define QLC_83XX_LB_MAX_FILTERS 2048
403#define QLC_83XX_LB_BUCKET_SIZE 256
404#define QLC_83XX_MINIMUM_VECTOR 3
52e493d0
JK		 405#define QLC_83XX_MAX_MC_COUNT 38
406#define QLC_83XX_MAX_UC_COUNT 4096
7f966452 407
58945e1b 408#define QLC_83XX_PVID_STRIP_CAPABILITY BIT_22
7f966452
SC		 409#define QLC_83XX_GET_FUNC_MODE_FROM_NPAR_INFO(val) (val & 0x80000000)
410#define QLC_83XX_GET_LRO_CAPABILITY(val) (val & 0x20)
411#define QLC_83XX_GET_LSO_CAPABILITY(val) (val & 0x40)
412#define QLC_83XX_GET_LSO_CAPABILITY(val) (val & 0x40)
413#define QLC_83XX_GET_HW_LRO_CAPABILITY(val) (val & 0x400)
414#define QLC_83XX_GET_VLAN_ALIGN_CAPABILITY(val) (val & 0x4000)
99e85879 415#define QLC_83XX_GET_FW_LRO_MSS_CAPABILITY(val) (val & 0x20000)
35dafcb0 416#define QLC_83XX_ESWITCH_CAPABILITY BIT_23
02feda17 417#define QLC_83XX_SRIOV_MODE 0x1
7f966452
SC		 418#define QLCNIC_BRDTYPE_83XX_10G 0x0083
419
d865ebb4
SC		 420#define QLC_83XX_FLASH_SPI_STATUS 0x2808E010
421#define QLC_83XX_FLASH_SPI_CONTROL 0x2808E014
422#define QLC_83XX_FLASH_STATUS 0x42100004
423#define QLC_83XX_FLASH_CONTROL 0x42110004
424#define QLC_83XX_FLASH_ADDR 0x42110008
425#define QLC_83XX_FLASH_WRDATA 0x4211000C
426#define QLC_83XX_FLASH_RDDATA 0x42110018
427#define QLC_83XX_FLASH_DIRECT_WINDOW 0x42110030
428#define QLC_83XX_FLASH_DIRECT_DATA(DATA) (0x42150000 | (0x0000FFFF&DATA))
429#define QLC_83XX_FLASH_SECTOR_ERASE_CMD 0xdeadbeef
430#define QLC_83XX_FLASH_WRITE_CMD 0xdacdacda
431#define QLC_83XX_FLASH_BULK_WRITE_CMD 0xcadcadca
432#define QLC_83XX_FLASH_READ_RETRY_COUNT 5000
433#define QLC_83XX_FLASH_STATUS_READY 0x6
a520030e
HM		 434#define QLC_83XX_FLASH_WRITE_MIN 2
435#define QLC_83XX_FLASH_WRITE_MAX 64
d865ebb4
SC		 436#define QLC_83XX_FLASH_STATUS_REG_POLL_DELAY 1
437#define QLC_83XX_ERASE_MODE 1
438#define QLC_83XX_WRITE_MODE 2
439#define QLC_83XX_BULK_WRITE_MODE 3
440#define QLC_83XX_FLASH_FDT_WRITE_DEF_SIG 0xFD0100
441#define QLC_83XX_FLASH_FDT_ERASE_DEF_SIG 0xFD0300
442#define QLC_83XX_FLASH_FDT_READ_MFG_ID_VAL 0xFD009F
443#define QLC_83XX_FLASH_OEM_ERASE_SIG 0xFD03D8
444#define QLC_83XX_FLASH_OEM_WRITE_SIG 0xFD0101
445#define QLC_83XX_FLASH_OEM_READ_SIG 0xFD0005
446#define QLC_83XX_FLASH_ADDR_TEMP_VAL 0x00800000
447#define QLC_83XX_FLASH_ADDR_SECOND_TEMP_VAL 0x00800001
448#define QLC_83XX_FLASH_WRDATA_DEF 0x0
449#define QLC_83XX_FLASH_READ_CTRL 0x3F
450#define QLC_83XX_FLASH_SPI_CTRL 0x4
451#define QLC_83XX_FLASH_FIRST_ERASE_MS_VAL 0x2
452#define QLC_83XX_FLASH_SECOND_ERASE_MS_VAL 0x5
453#define QLC_83XX_FLASH_LAST_ERASE_MS_VAL 0x3D
454#define QLC_83XX_FLASH_FIRST_MS_PATTERN 0x43
455#define QLC_83XX_FLASH_SECOND_MS_PATTERN 0x7F
456#define QLC_83XX_FLASH_LAST_MS_PATTERN 0x7D
457#define QLC_83xx_FLASH_MAX_WAIT_USEC 100
458#define QLC_83XX_FLASH_LOCK_TIMEOUT 10000
459
e5c4e6c6
MC		 460enum qlc_83xx_mbx_cmd_type {
461 QLC_83XX_MBX_CMD_WAIT = 0,
462 QLC_83XX_MBX_CMD_NO_WAIT,
463 QLC_83XX_MBX_CMD_BUSY_WAIT,
464};
465
466enum qlc_83xx_mbx_response_states {
467 QLC_83XX_MBX_RESPONSE_WAIT = 0,
468 QLC_83XX_MBX_RESPONSE_ARRIVED,
469};
470
471#define QLC_83XX_MBX_RESPONSE_FAILED 0x2
472#define QLC_83XX_MBX_RESPONSE_UNKNOWN 0x3
473
7f966452
SC		 474/* Additional registers in 83xx */
475enum qlc_83xx_ext_regs {
476 QLCNIC_GLOBAL_RESET = 0,
477 QLCNIC_WILDCARD,
478 QLCNIC_INFORMANT,
479 QLCNIC_HOST_MBX_CTRL,
480 QLCNIC_FW_MBX_CTRL,
481 QLCNIC_BOOTLOADER_ADDR,
482 QLCNIC_BOOTLOADER_SIZE,
483 QLCNIC_FW_IMAGE_ADDR,
484 QLCNIC_MBX_INTR_ENBL,
485 QLCNIC_DEF_INT_MASK,
486 QLCNIC_DEF_INT_ID,
487 QLC_83XX_IDC_MAJ_VERSION,
488 QLC_83XX_IDC_DEV_STATE,
489 QLC_83XX_IDC_DRV_PRESENCE,
490 QLC_83XX_IDC_DRV_ACK,
491 QLC_83XX_IDC_CTRL,
492 QLC_83XX_IDC_DRV_AUDIT,
493 QLC_83XX_IDC_MIN_VERSION,
494 QLC_83XX_RECOVER_DRV_LOCK,
495 QLC_83XX_IDC_PF_0,
496 QLC_83XX_IDC_PF_1,
497 QLC_83XX_IDC_PF_2,
498 QLC_83XX_IDC_PF_3,
499 QLC_83XX_IDC_PF_4,
500 QLC_83XX_IDC_PF_5,
501 QLC_83XX_IDC_PF_6,
502 QLC_83XX_IDC_PF_7,
503 QLC_83XX_IDC_PF_8,
504 QLC_83XX_IDC_PF_9,
505 QLC_83XX_IDC_PF_10,
506 QLC_83XX_IDC_PF_11,
507 QLC_83XX_IDC_PF_12,
508 QLC_83XX_IDC_PF_13,
509 QLC_83XX_IDC_PF_14,
510 QLC_83XX_IDC_PF_15,
511 QLC_83XX_IDC_DEV_PARTITION_INFO_1,
512 QLC_83XX_IDC_DEV_PARTITION_INFO_2,
513 QLC_83XX_DRV_OP_MODE,
514 QLC_83XX_VNIC_STATE,
515 QLC_83XX_DRV_LOCK,
516 QLC_83XX_DRV_UNLOCK,
517 QLC_83XX_DRV_LOCK_ID,
518 QLC_83XX_ASIC_TEMP,
519};
520
521/* 83xx funcitons */
522int qlcnic_83xx_get_fw_version(struct qlcnic_adapter *);
e5c4e6c6 523int qlcnic_83xx_issue_cmd(struct qlcnic_adapter *, struct qlcnic_cmd_args *);
34e8c406 524int qlcnic_83xx_setup_intr(struct qlcnic_adapter *);
7f966452
SC		 525void qlcnic_83xx_get_func_no(struct qlcnic_adapter *);
526int qlcnic_83xx_cam_lock(struct qlcnic_adapter *);
527void qlcnic_83xx_cam_unlock(struct qlcnic_adapter *);
528int qlcnic_send_ctrl_op(struct qlcnic_adapter *, struct qlcnic_cmd_args *, u32);
319ecf12
SC		 529void qlcnic_83xx_add_sysfs(struct qlcnic_adapter *);
530void qlcnic_83xx_remove_sysfs(struct qlcnic_adapter *);
7f966452
SC		 531void qlcnic_83xx_write_crb(struct qlcnic_adapter *, char *, loff_t, size_t);
532void qlcnic_83xx_read_crb(struct qlcnic_adapter *, char *, loff_t, size_t);
4bd8e738 533int qlcnic_83xx_rd_reg_indirect(struct qlcnic_adapter *, ulong, int *);
7f966452 534int qlcnic_83xx_wrt_reg_indirect(struct qlcnic_adapter *, ulong, u32);
4be41e92 535void qlcnic_83xx_process_rcv_diag(struct qlcnic_adapter *, int, u64 []);
7f966452
SC		 536int qlcnic_83xx_nic_set_promisc(struct qlcnic_adapter *, u32);
537int qlcnic_83xx_set_lb_mode(struct qlcnic_adapter *, u8);
538int qlcnic_83xx_clear_lb_mode(struct qlcnic_adapter *, u8);
539int qlcnic_83xx_config_hw_lro(struct qlcnic_adapter *, int);
540int qlcnic_83xx_config_rss(struct qlcnic_adapter *, int);
541int qlcnic_83xx_config_intr_coalesce(struct qlcnic_adapter *);
f80bc8fe 542void qlcnic_83xx_change_l2_filter(struct qlcnic_adapter *, u64 *, u16);
7f966452
SC		 543int qlcnic_83xx_get_pci_info(struct qlcnic_adapter *, struct qlcnic_pci_info *);
544int qlcnic_83xx_set_nic_info(struct qlcnic_adapter *, struct qlcnic_info *);
545void qlcnic_83xx_register_nic_idc_func(struct qlcnic_adapter *, int);
546
4be41e92
SC		 547int qlcnic_83xx_napi_add(struct qlcnic_adapter *, struct net_device *);
548void qlcnic_83xx_napi_del(struct qlcnic_adapter *);
549void qlcnic_83xx_napi_enable(struct qlcnic_adapter *);
550void qlcnic_83xx_napi_disable(struct qlcnic_adapter *);
319ecf12 551int qlcnic_83xx_config_led(struct qlcnic_adapter *, u32, u32);
7f966452
SC		 552void qlcnic_ind_wr(struct qlcnic_adapter *, u32, u32);
553int qlcnic_ind_rd(struct qlcnic_adapter *, u32);
7f966452
SC		 554int qlcnic_83xx_create_rx_ctx(struct qlcnic_adapter *);
555int qlcnic_83xx_create_tx_ctx(struct qlcnic_adapter *,
556 struct qlcnic_host_tx_ring *, int);
7cb03b23
RB		 557void qlcnic_83xx_del_rx_ctx(struct qlcnic_adapter *);
558void qlcnic_83xx_del_tx_ctx(struct qlcnic_adapter *,
559 struct qlcnic_host_tx_ring *);
7f966452
SC		 560int qlcnic_83xx_get_nic_info(struct qlcnic_adapter *, struct qlcnic_info *, u8);
561int qlcnic_83xx_setup_link_event(struct qlcnic_adapter *, int);
562void qlcnic_83xx_process_rcv_ring_diag(struct qlcnic_host_sds_ring *);
563int qlcnic_83xx_config_intrpt(struct qlcnic_adapter *, bool);
f80bc8fe 564int qlcnic_83xx_sre_macaddr_change(struct qlcnic_adapter *, u8 *, u16, u8);
07a251c8 565int qlcnic_83xx_get_mac_address(struct qlcnic_adapter *, u8 *, u8);
7f966452
SC		 566void qlcnic_83xx_configure_mac(struct qlcnic_adapter *, u8 *, u8,
567 struct qlcnic_cmd_args *);
568int qlcnic_83xx_alloc_mbx_args(struct qlcnic_cmd_args *,
569 struct qlcnic_adapter *, u32);
570void qlcnic_free_mbx_args(struct qlcnic_cmd_args *);
571void qlcnic_set_npar_data(struct qlcnic_adapter *, const struct qlcnic_info *,
572 struct qlcnic_info *);
573void qlcnic_83xx_config_intr_coal(struct qlcnic_adapter *);
574irqreturn_t qlcnic_83xx_handle_aen(int, void *);
575int qlcnic_83xx_get_port_info(struct qlcnic_adapter *);
e5c4e6c6 576void qlcnic_83xx_enable_mbx_interrupt(struct qlcnic_adapter *);
f036e4f4 577void qlcnic_83xx_disable_mbx_intr(struct qlcnic_adapter *);
7f966452 578irqreturn_t qlcnic_83xx_clear_legacy_intr(struct qlcnic_adapter *);
ac166700 579irqreturn_t qlcnic_83xx_intr(int, void *);
7f966452
SC		 580irqreturn_t qlcnic_83xx_tmp_intr(int, void *);
581void qlcnic_83xx_enable_intr(struct qlcnic_adapter *,
582 struct qlcnic_host_sds_ring *);
ac166700
HM		 583void qlcnic_83xx_disable_intr(struct qlcnic_adapter *,
584 struct qlcnic_host_sds_ring *);
7f966452
SC		 585void qlcnic_83xx_check_vf(struct qlcnic_adapter *,
586 const struct pci_device_id *);
d1a1105e 587void __qlcnic_83xx_process_aen(struct qlcnic_adapter *);
7f966452
SC		 588int qlcnic_83xx_get_port_config(struct qlcnic_adapter *);
589int qlcnic_83xx_set_port_config(struct qlcnic_adapter *);
590int qlcnic_enable_eswitch(struct qlcnic_adapter *, u8, u8);
591int qlcnic_83xx_get_nic_configuration(struct qlcnic_adapter *);
592int qlcnic_83xx_config_default_opmode(struct qlcnic_adapter *);
593int qlcnic_83xx_setup_mbx_intr(struct qlcnic_adapter *);
594void qlcnic_83xx_free_mbx_intr(struct qlcnic_adapter *);
595void qlcnic_83xx_register_map(struct qlcnic_hardware_context *);
596void qlcnic_83xx_idc_aen_work(struct work_struct *);
597void qlcnic_83xx_config_ipaddr(struct qlcnic_adapter *, __be32, int);
d865ebb4
SC		 598
599int qlcnic_83xx_erase_flash_sector(struct qlcnic_adapter *, u32);
600int qlcnic_83xx_flash_bulk_write(struct qlcnic_adapter *, u32, u32 *, int);
601int qlcnic_83xx_flash_write32(struct qlcnic_adapter *, u32, u32 *);
602int qlcnic_83xx_lock_flash(struct qlcnic_adapter *);
603void qlcnic_83xx_unlock_flash(struct qlcnic_adapter *);
604int qlcnic_83xx_save_flash_status(struct qlcnic_adapter *);
605int qlcnic_83xx_restore_flash_status(struct qlcnic_adapter *, int);
606int qlcnic_83xx_read_flash_mfg_id(struct qlcnic_adapter *);
607int qlcnic_83xx_read_flash_descriptor_table(struct qlcnic_adapter *);
629263ac
SC		 608int qlcnic_83xx_flash_read32(struct qlcnic_adapter *, u32, u8 *, int);
609int qlcnic_83xx_lockless_flash_read32(struct qlcnic_adapter *,
610 u32, u8 *, int);
f8468331 611int qlcnic_83xx_init(struct qlcnic_adapter *, int);
629263ac
SC		 612int qlcnic_83xx_idc_ready_state_entry(struct qlcnic_adapter *);
613int qlcnic_83xx_check_hw_status(struct qlcnic_adapter *p_dev);
614void qlcnic_83xx_idc_poll_dev_state(struct work_struct *);
81d0aeb0 615int qlcnic_83xx_get_reset_instruction_template(struct qlcnic_adapter *);
629263ac
SC		 616void qlcnic_83xx_idc_exit(struct qlcnic_adapter *);
617void qlcnic_83xx_idc_request_reset(struct qlcnic_adapter *, u32);
618int qlcnic_83xx_lock_driver(struct qlcnic_adapter *);
619void qlcnic_83xx_unlock_driver(struct qlcnic_adapter *);
620int qlcnic_83xx_set_default_offload_settings(struct qlcnic_adapter *);
621int qlcnic_83xx_ms_mem_write128(struct qlcnic_adapter *, u64, u32 *, u32);
d71170fb
SC		 622int qlcnic_83xx_idc_vnic_pf_entry(struct qlcnic_adapter *);
623int qlcnic_83xx_enable_vnic_mode(struct qlcnic_adapter *, int);
624int qlcnic_83xx_disable_vnic_mode(struct qlcnic_adapter *, int);
625int qlcnic_83xx_config_vnic_opmode(struct qlcnic_adapter *);
626int qlcnic_83xx_get_vnic_vport_info(struct qlcnic_adapter *,
627 struct qlcnic_info *, u8);
628int qlcnic_83xx_get_vnic_pf_info(struct qlcnic_adapter *, struct qlcnic_info *);
4c776aad 629int qlcnic_83xx_set_port_eswitch_status(struct qlcnic_adapter *, int, int *);
4e60ac46
SC		 630
631void qlcnic_83xx_get_minidump_template(struct qlcnic_adapter *);
7e38d04b 632void qlcnic_83xx_get_stats(struct qlcnic_adapter *adapter, u64 *data);
b938662d 633int qlcnic_83xx_get_settings(struct qlcnic_adapter *, struct ethtool_cmd *);
7e38d04b
SC		 634int qlcnic_83xx_set_settings(struct qlcnic_adapter *, struct ethtool_cmd *);
635void qlcnic_83xx_get_pauseparam(struct qlcnic_adapter *,
636 struct ethtool_pauseparam *);
637int qlcnic_83xx_set_pauseparam(struct qlcnic_adapter *,
638 struct ethtool_pauseparam *);
639int qlcnic_83xx_test_link(struct qlcnic_adapter *);
640int qlcnic_83xx_reg_test(struct qlcnic_adapter *);
641int qlcnic_83xx_get_regs_len(struct qlcnic_adapter *);
642int qlcnic_83xx_get_registers(struct qlcnic_adapter *, u32 *);
ba4468db 643int qlcnic_83xx_loopback_test(struct net_device *, u8);
58ead415 644int qlcnic_83xx_interrupt_test(struct net_device *);
d16951d9 645int qlcnic_83xx_set_led(struct net_device *, enum ethtool_phys_id_state);
7e38d04b 646int qlcnic_83xx_flash_test(struct qlcnic_adapter *);
a520030e
HM		 647int qlcnic_83xx_enable_flash_write(struct qlcnic_adapter *);
648int qlcnic_83xx_disable_flash_write(struct qlcnic_adapter *);
7ed3ce48
RB		 649void qlcnic_83xx_enable_mbx_poll(struct qlcnic_adapter *);
650void qlcnic_83xx_disable_mbx_poll(struct qlcnic_adapter *);
52e493d0 651void qlcnic_83xx_set_mac_filter_count(struct qlcnic_adapter *);
486a5bc7
RB		 652int qlcnic_83xx_shutdown(struct pci_dev *);
653int qlcnic_83xx_resume(struct qlcnic_adapter *);
654int qlcnic_83xx_idc_init(struct qlcnic_adapter *);
655int qlcnic_83xx_idc_reattach_driver(struct qlcnic_adapter *);
656int qlcnic_83xx_set_vnic_opmode(struct qlcnic_adapter *);
657int qlcnic_83xx_check_vnic_state(struct qlcnic_adapter *);
9ce226fa
PP		 658void qlcnic_83xx_aer_stop_poll_work(struct qlcnic_adapter *);
659int qlcnic_83xx_aer_reset(struct qlcnic_adapter *);
660void qlcnic_83xx_aer_start_poll_work(struct qlcnic_adapter *);
661pci_ers_result_t qlcnic_83xx_io_error_detected(struct pci_dev *,
662 pci_channel_state_t);
663pci_ers_result_t qlcnic_83xx_io_slot_reset(struct pci_dev *);
664void qlcnic_83xx_io_resume(struct pci_dev *);
7f966452 665#endif
ubuntu-bionic-kernel mirror