]>
Commit | Line | Data |
---|---|---|
128296fc | 1 | /* SuperH Ethernet device driver |
86a74ff2 | 2 | * |
f0e81fec NI |
3 | * Copyright (C) 2006-2012 Nobuhiro Iwamatsu |
4 | * Copyright (C) 2008-2012 Renesas Solutions Corp. | |
86a74ff2 NI |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms and conditions of the GNU General Public License, | |
8 | * version 2, as published by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope it will be useful, but WITHOUT | |
11 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | * more details. | |
86a74ff2 NI |
14 | * |
15 | * The full GNU General Public License is included in this distribution in | |
16 | * the file called "COPYING". | |
17 | */ | |
18 | ||
19 | #ifndef __SH_ETH_H__ | |
20 | #define __SH_ETH_H__ | |
21 | ||
86a74ff2 NI |
22 | #define CARDNAME "sh-eth" |
23 | #define TX_TIMEOUT (5*HZ) | |
b0ca2a21 NI |
24 | #define TX_RING_SIZE 64 /* Tx ring size */ |
25 | #define RX_RING_SIZE 64 /* Rx ring size */ | |
525b8075 YS |
26 | #define TX_RING_MIN 64 |
27 | #define RX_RING_MIN 64 | |
28 | #define TX_RING_MAX 1024 | |
29 | #define RX_RING_MAX 1024 | |
730c8c69 | 30 | #define PKT_BUF_SZ 1538 |
6743fe6d YS |
31 | #define SH_ETH_TSU_TIMEOUT_MS 500 |
32 | #define SH_ETH_TSU_CAM_ENTRIES 32 | |
86a74ff2 | 33 | |
4a55530f | 34 | enum { |
6b4b4fea BH |
35 | /* IMPORTANT: To keep ethtool register dump working, add new |
36 | * register names immediately before SH_ETH_MAX_REGISTER_OFFSET. | |
37 | */ | |
38 | ||
4a55530f YS |
39 | /* E-DMAC registers */ |
40 | EDSR = 0, | |
41 | EDMR, | |
42 | EDTRR, | |
43 | EDRRR, | |
44 | EESR, | |
45 | EESIPR, | |
46 | TDLAR, | |
47 | TDFAR, | |
48 | TDFXR, | |
49 | TDFFR, | |
50 | RDLAR, | |
51 | RDFAR, | |
52 | RDFXR, | |
53 | RDFFR, | |
54 | TRSCER, | |
55 | RMFCR, | |
56 | TFTR, | |
57 | FDR, | |
58 | RMCR, | |
59 | EDOCR, | |
60 | TFUCR, | |
61 | RFOCR, | |
55754f19 | 62 | RMIIMODE, |
4a55530f YS |
63 | FCFTR, |
64 | RPADIR, | |
65 | TRIMD, | |
66 | RBWAR, | |
67 | TBRAR, | |
68 | ||
69 | /* Ether registers */ | |
70 | ECMR, | |
71 | ECSR, | |
72 | ECSIPR, | |
73 | PIR, | |
74 | PSR, | |
75 | RDMLR, | |
76 | PIPR, | |
77 | RFLR, | |
78 | IPGR, | |
79 | APR, | |
80 | MPR, | |
81 | PFTCR, | |
82 | PFRCR, | |
83 | RFCR, | |
84 | RFCF, | |
85 | TPAUSER, | |
86 | TPAUSECR, | |
87 | BCFR, | |
88 | BCFRR, | |
89 | GECMR, | |
90 | BCULR, | |
91 | MAHR, | |
92 | MALR, | |
93 | TROCR, | |
94 | CDCR, | |
95 | LCCR, | |
96 | CNDCR, | |
97 | CEFCR, | |
98 | FRECR, | |
99 | TSFRCR, | |
100 | TLFRCR, | |
101 | CERCR, | |
102 | CEECR, | |
103 | MAFCR, | |
104 | RTRATE, | |
f0e81fec NI |
105 | CSMR, |
106 | RMII_MII, | |
4a55530f YS |
107 | |
108 | /* TSU Absolute address */ | |
109 | ARSTR, | |
110 | TSU_CTRST, | |
111 | TSU_FWEN0, | |
112 | TSU_FWEN1, | |
113 | TSU_FCM, | |
114 | TSU_BSYSL0, | |
115 | TSU_BSYSL1, | |
116 | TSU_PRISL0, | |
117 | TSU_PRISL1, | |
118 | TSU_FWSL0, | |
119 | TSU_FWSL1, | |
120 | TSU_FWSLC, | |
121 | TSU_QTAG0, | |
122 | TSU_QTAG1, | |
123 | TSU_QTAGM0, | |
124 | TSU_QTAGM1, | |
125 | TSU_FWSR, | |
126 | TSU_FWINMK, | |
127 | TSU_ADQT0, | |
128 | TSU_ADQT1, | |
129 | TSU_VTAG0, | |
130 | TSU_VTAG1, | |
131 | TSU_ADSBSY, | |
132 | TSU_TEN, | |
133 | TSU_POST1, | |
134 | TSU_POST2, | |
135 | TSU_POST3, | |
136 | TSU_POST4, | |
137 | TSU_ADRH0, | |
6b4b4fea | 138 | /* TSU_ADR{H,L}{0..31} are assumed to be contiguous */ |
4a55530f YS |
139 | |
140 | TXNLCR0, | |
141 | TXALCR0, | |
142 | RXNLCR0, | |
143 | RXALCR0, | |
144 | FWNLCR0, | |
145 | FWALCR0, | |
146 | TXNLCR1, | |
147 | TXALCR1, | |
148 | RXNLCR1, | |
149 | RXALCR1, | |
150 | FWNLCR1, | |
151 | FWALCR1, | |
152 | ||
153 | /* This value must be written at last. */ | |
154 | SH_ETH_MAX_REGISTER_OFFSET, | |
155 | }; | |
156 | ||
8d3214c4 SS |
157 | enum { |
158 | SH_ETH_REG_GIGABIT, | |
db893473 | 159 | SH_ETH_REG_FAST_RZ, |
8d3214c4 SS |
160 | SH_ETH_REG_FAST_RCAR, |
161 | SH_ETH_REG_FAST_SH4, | |
162 | SH_ETH_REG_FAST_SH3_SH2 | |
163 | }; | |
164 | ||
380af9e3 | 165 | /* Driver's parameters */ |
73a0d907 | 166 | #if defined(CONFIG_CPU_SH4) || defined(CONFIG_ARCH_SHMOBILE) |
4d6a949c | 167 | #define SH_ETH_RX_ALIGN 32 |
380af9e3 | 168 | #else |
4d6a949c | 169 | #define SH_ETH_RX_ALIGN 2 |
380af9e3 YS |
170 | #endif |
171 | ||
128296fc | 172 | /* Register's bits |
b0ca2a21 | 173 | */ |
db893473 | 174 | /* EDSR : sh7734, sh7757, sh7763, r8a7740, and r7s72100 only */ |
b0ca2a21 NI |
175 | enum EDSR_BIT { |
176 | EDSR_ENT = 0x01, EDSR_ENR = 0x02, | |
177 | }; | |
178 | #define EDSR_ENALL (EDSR_ENT|EDSR_ENR) | |
179 | ||
41d5ffeb | 180 | /* GECMR : sh7734, sh7763 and r8a7740 only */ |
b0ca2a21 NI |
181 | enum GECMR_BIT { |
182 | GECMR_10 = 0x0, GECMR_100 = 0x04, GECMR_1000 = 0x01, | |
183 | }; | |
86a74ff2 NI |
184 | |
185 | /* EDMR */ | |
186 | enum DMAC_M_BIT { | |
380af9e3 | 187 | EDMR_EL = 0x40, /* Litte endian */ |
b0ca2a21 | 188 | EDMR_DL1 = 0x20, EDMR_DL0 = 0x10, |
c5ed5368 YS |
189 | EDMR_SRST_GETHER = 0x03, |
190 | EDMR_SRST_ETHER = 0x01, | |
86a74ff2 NI |
191 | }; |
192 | ||
193 | /* EDTRR */ | |
194 | enum DMAC_T_BIT { | |
c5ed5368 YS |
195 | EDTRR_TRNS_GETHER = 0x03, |
196 | EDTRR_TRNS_ETHER = 0x01, | |
86a74ff2 NI |
197 | }; |
198 | ||
128296fc | 199 | /* EDRRR */ |
86a74ff2 NI |
200 | enum EDRRR_R_BIT { |
201 | EDRRR_R = 0x01, | |
202 | }; | |
203 | ||
204 | /* TPAUSER */ | |
205 | enum TPAUSER_BIT { | |
206 | TPAUSER_TPAUSE = 0x0000ffff, | |
207 | TPAUSER_UNLIMITED = 0, | |
208 | }; | |
209 | ||
210 | /* BCFR */ | |
211 | enum BCFR_BIT { | |
212 | BCFR_RPAUSE = 0x0000ffff, | |
213 | BCFR_UNLIMITED = 0, | |
214 | }; | |
215 | ||
216 | /* PIR */ | |
217 | enum PIR_BIT { | |
218 | PIR_MDI = 0x08, PIR_MDO = 0x04, PIR_MMD = 0x02, PIR_MDC = 0x01, | |
219 | }; | |
220 | ||
221 | /* PSR */ | |
222 | enum PHY_STATUS_BIT { PHY_ST_LINK = 0x01, }; | |
223 | ||
224 | /* EESR */ | |
225 | enum EESR_BIT { | |
380af9e3 YS |
226 | EESR_TWB1 = 0x80000000, |
227 | EESR_TWB = 0x40000000, /* same as TWB0 */ | |
228 | EESR_TC1 = 0x20000000, | |
229 | EESR_TUC = 0x10000000, | |
230 | EESR_ROC = 0x08000000, | |
231 | EESR_TABT = 0x04000000, | |
232 | EESR_RABT = 0x02000000, | |
233 | EESR_RFRMER = 0x01000000, /* same as RFCOF */ | |
234 | EESR_ADE = 0x00800000, | |
235 | EESR_ECI = 0x00400000, | |
236 | EESR_FTC = 0x00200000, /* same as TC or TC0 */ | |
237 | EESR_TDE = 0x00100000, | |
238 | EESR_TFE = 0x00080000, /* same as TFUF */ | |
239 | EESR_FRC = 0x00040000, /* same as FR */ | |
240 | EESR_RDE = 0x00020000, | |
241 | EESR_RFE = 0x00010000, | |
242 | EESR_CND = 0x00000800, | |
243 | EESR_DLC = 0x00000400, | |
244 | EESR_CD = 0x00000200, | |
245 | EESR_RTO = 0x00000100, | |
246 | EESR_RMAF = 0x00000080, | |
247 | EESR_CEEF = 0x00000040, | |
248 | EESR_CELF = 0x00000020, | |
249 | EESR_RRF = 0x00000010, | |
250 | EESR_RTLF = 0x00000008, | |
251 | EESR_RTSF = 0x00000004, | |
252 | EESR_PRE = 0x00000002, | |
253 | EESR_CERF = 0x00000001, | |
254 | }; | |
255 | ||
ea7d69e7 SS |
256 | #define EESR_RX_CHECK (EESR_FRC | /* Frame recv */ \ |
257 | EESR_RMAF | /* Multicast address recv */ \ | |
258 | EESR_RRF | /* Bit frame recv */ \ | |
259 | EESR_RTLF | /* Long frame recv */ \ | |
260 | EESR_RTSF | /* Short frame recv */ \ | |
261 | EESR_PRE | /* PHY-LSI recv error */ \ | |
262 | EESR_CERF) /* Recv frame CRC error */ | |
263 | ||
380af9e3 YS |
264 | #define DEFAULT_TX_CHECK (EESR_FTC | EESR_CND | EESR_DLC | EESR_CD | \ |
265 | EESR_RTO) | |
ca8c3585 | 266 | #define DEFAULT_EESR_ERR_CHECK (EESR_TWB | EESR_TABT | EESR_RABT | EESR_RFE | \ |
380af9e3 YS |
267 | EESR_RDE | EESR_RFRMER | EESR_ADE | \ |
268 | EESR_TFE | EESR_TDE | EESR_ECI) | |
86a74ff2 NI |
269 | |
270 | /* EESIPR */ | |
271 | enum DMAC_IM_BIT { | |
272 | DMAC_M_TWB = 0x40000000, DMAC_M_TABT = 0x04000000, | |
273 | DMAC_M_RABT = 0x02000000, | |
274 | DMAC_M_RFRMER = 0x01000000, DMAC_M_ADF = 0x00800000, | |
275 | DMAC_M_ECI = 0x00400000, DMAC_M_FTC = 0x00200000, | |
276 | DMAC_M_TDE = 0x00100000, DMAC_M_TFE = 0x00080000, | |
277 | DMAC_M_FRC = 0x00040000, DMAC_M_RDE = 0x00020000, | |
278 | DMAC_M_RFE = 0x00010000, DMAC_M_TINT4 = 0x00000800, | |
279 | DMAC_M_TINT3 = 0x00000400, DMAC_M_TINT2 = 0x00000200, | |
280 | DMAC_M_TINT1 = 0x00000100, DMAC_M_RINT8 = 0x00000080, | |
281 | DMAC_M_RINT5 = 0x00000010, DMAC_M_RINT4 = 0x00000008, | |
282 | DMAC_M_RINT3 = 0x00000004, DMAC_M_RINT2 = 0x00000002, | |
283 | DMAC_M_RINT1 = 0x00000001, | |
284 | }; | |
285 | ||
5cbf20c7 | 286 | /* Receive descriptor 0 bits */ |
86a74ff2 | 287 | enum RD_STS_BIT { |
c238041f | 288 | RD_RACT = 0x80000000, RD_RDLE = 0x40000000, |
b0ca2a21 | 289 | RD_RFP1 = 0x20000000, RD_RFP0 = 0x10000000, |
86a74ff2 NI |
290 | RD_RFE = 0x08000000, RD_RFS10 = 0x00000200, |
291 | RD_RFS9 = 0x00000100, RD_RFS8 = 0x00000080, | |
292 | RD_RFS7 = 0x00000040, RD_RFS6 = 0x00000020, | |
293 | RD_RFS5 = 0x00000010, RD_RFS4 = 0x00000008, | |
294 | RD_RFS3 = 0x00000004, RD_RFS2 = 0x00000002, | |
295 | RD_RFS1 = 0x00000001, | |
296 | }; | |
b0ca2a21 NI |
297 | #define RDF1ST RD_RFP1 |
298 | #define RDFEND RD_RFP0 | |
299 | #define RD_RFP (RD_RFP1|RD_RFP0) | |
86a74ff2 | 300 | |
5cbf20c7 SS |
301 | /* Receive descriptor 1 bits */ |
302 | enum RD_LEN_BIT { | |
303 | RD_RFL = 0x0000ffff, /* receive frame length */ | |
304 | RD_RBL = 0xffff0000, /* receive buffer length */ | |
305 | }; | |
306 | ||
86a74ff2 NI |
307 | /* FCFTR */ |
308 | enum FCFTR_BIT { | |
309 | FCFTR_RFF2 = 0x00040000, FCFTR_RFF1 = 0x00020000, | |
310 | FCFTR_RFF0 = 0x00010000, FCFTR_RFD2 = 0x00000004, | |
311 | FCFTR_RFD1 = 0x00000002, FCFTR_RFD0 = 0x00000001, | |
312 | }; | |
380af9e3 YS |
313 | #define DEFAULT_FIFO_F_D_RFF (FCFTR_RFF2 | FCFTR_RFF1 | FCFTR_RFF0) |
314 | #define DEFAULT_FIFO_F_D_RFD (FCFTR_RFD2 | FCFTR_RFD1 | FCFTR_RFD0) | |
86a74ff2 | 315 | |
5cbf20c7 | 316 | /* Transmit descriptor 0 bits */ |
86a74ff2 | 317 | enum TD_STS_BIT { |
c8bbe37a SS |
318 | TD_TACT = 0x80000000, TD_TDLE = 0x40000000, |
319 | TD_TFP1 = 0x20000000, TD_TFP0 = 0x10000000, | |
320 | TD_TFE = 0x08000000, TD_TWBI = 0x04000000, | |
86a74ff2 NI |
321 | }; |
322 | #define TDF1ST TD_TFP1 | |
323 | #define TDFEND TD_TFP0 | |
324 | #define TD_TFP (TD_TFP1|TD_TFP0) | |
325 | ||
5cbf20c7 SS |
326 | /* Transmit descriptor 1 bits */ |
327 | enum TD_LEN_BIT { | |
328 | TD_TBL = 0xffff0000, /* transmit buffer length */ | |
329 | }; | |
330 | ||
86a74ff2 | 331 | /* RMCR */ |
305a3388 SS |
332 | enum RMCR_BIT { |
333 | RMCR_RNC = 0x00000001, | |
334 | }; | |
380af9e3 | 335 | |
86a74ff2 NI |
336 | /* ECMR */ |
337 | enum FELIC_MODE_BIT { | |
b0ca2a21 NI |
338 | ECMR_TRCCM = 0x04000000, ECMR_RCSC = 0x00800000, |
339 | ECMR_DPAD = 0x00200000, ECMR_RZPF = 0x00100000, | |
86a74ff2 NI |
340 | ECMR_ZPF = 0x00080000, ECMR_PFR = 0x00040000, ECMR_RXF = 0x00020000, |
341 | ECMR_TXF = 0x00010000, ECMR_MCT = 0x00002000, ECMR_PRCEF = 0x00001000, | |
342 | ECMR_PMDE = 0x00000200, ECMR_RE = 0x00000040, ECMR_TE = 0x00000020, | |
65ac8851 | 343 | ECMR_RTM = 0x00000010, ECMR_ILB = 0x00000008, ECMR_ELB = 0x00000004, |
380af9e3 | 344 | ECMR_DM = 0x00000002, ECMR_PRM = 0x00000001, |
86a74ff2 NI |
345 | }; |
346 | ||
347 | /* ECSR */ | |
348 | enum ECSR_STATUS_BIT { | |
b0ca2a21 | 349 | ECSR_BRCRX = 0x20, ECSR_PSRTO = 0x10, |
b0ca2a21 | 350 | ECSR_LCHNG = 0x04, |
86a74ff2 NI |
351 | ECSR_MPD = 0x02, ECSR_ICD = 0x01, |
352 | }; | |
353 | ||
380af9e3 YS |
354 | #define DEFAULT_ECSR_INIT (ECSR_BRCRX | ECSR_PSRTO | ECSR_LCHNG | \ |
355 | ECSR_ICD | ECSIPR_MPDIP) | |
b0ca2a21 | 356 | |
86a74ff2 NI |
357 | /* ECSIPR */ |
358 | enum ECSIPR_STATUS_MASK_BIT { | |
b0ca2a21 | 359 | ECSIPR_BRCRXIP = 0x20, ECSIPR_PSRTOIP = 0x10, |
b0ca2a21 | 360 | ECSIPR_LCHNGIP = 0x04, |
86a74ff2 NI |
361 | ECSIPR_MPDIP = 0x02, ECSIPR_ICDIP = 0x01, |
362 | }; | |
363 | ||
380af9e3 YS |
364 | #define DEFAULT_ECSIPR_INIT (ECSIPR_BRCRXIP | ECSIPR_PSRTOIP | \ |
365 | ECSIPR_LCHNGIP | ECSIPR_ICDIP | ECSIPR_MPDIP) | |
b0ca2a21 | 366 | |
86a74ff2 NI |
367 | /* APR */ |
368 | enum APR_BIT { | |
369 | APR_AP = 0x00000001, | |
370 | }; | |
371 | ||
372 | /* MPR */ | |
373 | enum MPR_BIT { | |
374 | MPR_MP = 0x00000001, | |
375 | }; | |
376 | ||
377 | /* TRSCER */ | |
378 | enum DESC_I_BIT { | |
379 | DESC_I_TINT4 = 0x0800, DESC_I_TINT3 = 0x0400, DESC_I_TINT2 = 0x0200, | |
380 | DESC_I_TINT1 = 0x0100, DESC_I_RINT8 = 0x0080, DESC_I_RINT5 = 0x0010, | |
381 | DESC_I_RINT4 = 0x0008, DESC_I_RINT3 = 0x0004, DESC_I_RINT2 = 0x0002, | |
382 | DESC_I_RINT1 = 0x0001, | |
383 | }; | |
384 | ||
b284fbe3 NI |
385 | #define DEFAULT_TRSCER_ERR_MASK (DESC_I_RINT8 | DESC_I_RINT5 | DESC_I_TINT2) |
386 | ||
86a74ff2 NI |
387 | /* RPADIR */ |
388 | enum RPADIR_BIT { | |
389 | RPADIR_PADS1 = 0x20000, RPADIR_PADS0 = 0x10000, | |
390 | RPADIR_PADR = 0x0003f, | |
391 | }; | |
392 | ||
393 | /* FDR */ | |
380af9e3 YS |
394 | #define DEFAULT_FDR_INIT 0x00000707 |
395 | ||
86a74ff2 NI |
396 | /* ARSTR */ |
397 | enum ARSTR_BIT { ARSTR_ARSTR = 0x00000001, }; | |
398 | ||
399 | /* TSU_FWEN0 */ | |
400 | enum TSU_FWEN0_BIT { | |
401 | TSU_FWEN0_0 = 0x00000001, | |
402 | }; | |
403 | ||
404 | /* TSU_ADSBSY */ | |
405 | enum TSU_ADSBSY_BIT { | |
406 | TSU_ADSBSY_0 = 0x00000001, | |
407 | }; | |
408 | ||
409 | /* TSU_TEN */ | |
410 | enum TSU_TEN_BIT { | |
411 | TSU_TEN_0 = 0x80000000, | |
412 | }; | |
413 | ||
414 | /* TSU_FWSL0 */ | |
415 | enum TSU_FWSL0_BIT { | |
416 | TSU_FWSL0_FW50 = 0x1000, TSU_FWSL0_FW40 = 0x0800, | |
417 | TSU_FWSL0_FW30 = 0x0400, TSU_FWSL0_FW20 = 0x0200, | |
418 | TSU_FWSL0_FW10 = 0x0100, TSU_FWSL0_RMSA0 = 0x0010, | |
419 | }; | |
420 | ||
421 | /* TSU_FWSLC */ | |
422 | enum TSU_FWSLC_BIT { | |
423 | TSU_FWSLC_POSTENU = 0x2000, TSU_FWSLC_POSTENL = 0x1000, | |
424 | TSU_FWSLC_CAMSEL03 = 0x0080, TSU_FWSLC_CAMSEL02 = 0x0040, | |
425 | TSU_FWSLC_CAMSEL01 = 0x0020, TSU_FWSLC_CAMSEL00 = 0x0010, | |
426 | TSU_FWSLC_CAMSEL13 = 0x0008, TSU_FWSLC_CAMSEL12 = 0x0004, | |
427 | TSU_FWSLC_CAMSEL11 = 0x0002, TSU_FWSLC_CAMSEL10 = 0x0001, | |
428 | }; | |
429 | ||
71cc7c37 YS |
430 | /* TSU_VTAGn */ |
431 | #define TSU_VTAG_ENABLE 0x80000000 | |
432 | #define TSU_VTAG_VID_MASK 0x00000fff | |
433 | ||
128296fc | 434 | /* The sh ether Tx buffer descriptors. |
86a74ff2 NI |
435 | * This structure should be 20 bytes. |
436 | */ | |
437 | struct sh_eth_txdesc { | |
438 | u32 status; /* TD0 */ | |
5cbf20c7 | 439 | u32 len; /* TD1 */ |
86a74ff2 | 440 | u32 addr; /* TD2 */ |
5cbf20c7 | 441 | u32 pad0; /* padding data */ |
128296fc | 442 | } __aligned(2) __packed; |
86a74ff2 | 443 | |
128296fc | 444 | /* The sh ether Rx buffer descriptors. |
86a74ff2 NI |
445 | * This structure should be 20 bytes. |
446 | */ | |
447 | struct sh_eth_rxdesc { | |
448 | u32 status; /* RD0 */ | |
5cbf20c7 | 449 | u32 len; /* RD1 */ |
86a74ff2 NI |
450 | u32 addr; /* RD2 */ |
451 | u32 pad0; /* padding data */ | |
128296fc | 452 | } __aligned(2) __packed; |
86a74ff2 | 453 | |
380af9e3 YS |
454 | /* This structure is used by each CPU dependency handling. */ |
455 | struct sh_eth_cpu_data { | |
456 | /* optional functions */ | |
457 | void (*chip_reset)(struct net_device *ndev); | |
458 | void (*set_duplex)(struct net_device *ndev); | |
459 | void (*set_rate)(struct net_device *ndev); | |
460 | ||
461 | /* mandatory initialize value */ | |
a3153d8c | 462 | int register_type; |
0799c2d6 | 463 | u32 eesipr_value; |
380af9e3 YS |
464 | |
465 | /* optional initialize value */ | |
0799c2d6 GU |
466 | u32 ecsr_value; |
467 | u32 ecsipr_value; | |
468 | u32 fdr_value; | |
469 | u32 fcftr_value; | |
470 | u32 rpadir_value; | |
380af9e3 YS |
471 | |
472 | /* interrupt checking mask */ | |
0799c2d6 GU |
473 | u32 tx_check; |
474 | u32 eesr_err_check; | |
380af9e3 | 475 | |
b284fbe3 | 476 | /* Error mask */ |
0799c2d6 | 477 | u32 trscer_err_mask; |
b284fbe3 | 478 | |
380af9e3 | 479 | /* hardware features */ |
128296fc SS |
480 | unsigned long irq_flags; /* IRQ configuration flags */ |
481 | unsigned no_psr:1; /* EtherC DO NOT have PSR */ | |
482 | unsigned apr:1; /* EtherC have APR */ | |
483 | unsigned mpr:1; /* EtherC have MPR */ | |
484 | unsigned tpauser:1; /* EtherC have TPAUSER */ | |
485 | unsigned bculr:1; /* EtherC have BCULR */ | |
486 | unsigned tsu:1; /* EtherC have TSU */ | |
487 | unsigned hw_swap:1; /* E-DMAC have DE bit in EDMR */ | |
488 | unsigned rpadir:1; /* E-DMAC have RPADIR */ | |
489 | unsigned no_trimd:1; /* E-DMAC DO NOT have TRIMD */ | |
380af9e3 | 490 | unsigned no_ade:1; /* E-DMAC DO NOT have ADE bit in EESR */ |
f0e81fec | 491 | unsigned hw_crc:1; /* E-DMAC have CSMR */ |
5e7a76be | 492 | unsigned select_mii:1; /* EtherC have RMII_MII (MII select register) */ |
ac8025a6 | 493 | unsigned shift_rd0:1; /* shift Rx descriptor word 0 right by 16 */ |
55754f19 | 494 | unsigned rmiimode:1; /* EtherC has RMIIMODE register */ |
6b4b4fea | 495 | unsigned rtrate:1; /* EtherC has RTRATE register */ |
380af9e3 YS |
496 | }; |
497 | ||
86a74ff2 | 498 | struct sh_eth_private { |
bcd5149d | 499 | struct platform_device *pdev; |
380af9e3 | 500 | struct sh_eth_cpu_data *cd; |
4a55530f | 501 | const u16 *reg_offset; |
ae70644d | 502 | void __iomem *addr; |
4a55530f | 503 | void __iomem *tsu_addr; |
525b8075 YS |
504 | u32 num_rx_ring; |
505 | u32 num_tx_ring; | |
86a74ff2 NI |
506 | dma_addr_t rx_desc_dma; |
507 | dma_addr_t tx_desc_dma; | |
508 | struct sh_eth_rxdesc *rx_ring; | |
509 | struct sh_eth_txdesc *tx_ring; | |
510 | struct sk_buff **rx_skbuff; | |
511 | struct sk_buff **tx_skbuff; | |
128296fc SS |
512 | spinlock_t lock; /* Register access lock */ |
513 | u32 cur_rx, dirty_rx; /* Producer/consumer ring indices */ | |
86a74ff2 | 514 | u32 cur_tx, dirty_tx; |
128296fc | 515 | u32 rx_buf_sz; /* Based on MTU+slack. */ |
71557a37 | 516 | int edmac_endian; |
3719109d | 517 | struct napi_struct napi; |
283e38db | 518 | bool irq_enabled; |
86a74ff2 | 519 | /* MII transceiver section. */ |
128296fc | 520 | u32 phy_id; /* PHY ID */ |
86a74ff2 NI |
521 | struct mii_bus *mii_bus; /* MDIO bus control */ |
522 | struct phy_device *phydev; /* PHY device control */ | |
3340d2aa | 523 | int link; |
e47c9052 | 524 | phy_interface_t phy_interface; |
86a74ff2 NI |
525 | int msg_enable; |
526 | int speed; | |
527 | int duplex; | |
128296fc SS |
528 | int port; /* for TSU */ |
529 | int vlan_num_ids; /* for VLAN tag filter */ | |
4923576b YS |
530 | |
531 | unsigned no_ether_link:1; | |
532 | unsigned ether_link_active_low:1; | |
7fa2955f | 533 | unsigned is_opened:1; |
86a74ff2 NI |
534 | }; |
535 | ||
380af9e3 | 536 | static inline void sh_eth_soft_swap(char *src, int len) |
86a74ff2 NI |
537 | { |
538 | #ifdef __LITTLE_ENDIAN__ | |
539 | u32 *p = (u32 *)src; | |
540 | u32 *maxp; | |
541 | maxp = p + ((len + sizeof(u32) - 1) / sizeof(u32)); | |
542 | ||
543 | for (; p < maxp; p++) | |
544 | *p = swab32(*p); | |
545 | #endif | |
546 | } | |
380af9e3 | 547 | |
6743fe6d YS |
548 | static inline void *sh_eth_tsu_get_offset(struct sh_eth_private *mdp, |
549 | int enum_index) | |
550 | { | |
551 | return mdp->tsu_addr + mdp->reg_offset[enum_index]; | |
552 | } | |
553 | ||
0799c2d6 GU |
554 | static inline void sh_eth_tsu_write(struct sh_eth_private *mdp, u32 data, |
555 | int enum_index) | |
4a55530f | 556 | { |
ae70644d | 557 | iowrite32(data, mdp->tsu_addr + mdp->reg_offset[enum_index]); |
4a55530f YS |
558 | } |
559 | ||
0799c2d6 | 560 | static inline u32 sh_eth_tsu_read(struct sh_eth_private *mdp, int enum_index) |
4a55530f | 561 | { |
ae70644d | 562 | return ioread32(mdp->tsu_addr + mdp->reg_offset[enum_index]); |
4a55530f YS |
563 | } |
564 | ||
380af9e3 | 565 | #endif /* #ifndef __SH_ETH_H__ */ |