]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Fast Ethernet Controller (FEC) driver for Motorola MPC8xx. | |
3 | * Copyright (c) 1997 Dan Malek (dmalek@jlc.net) | |
4 | * | |
7dd6a2aa | 5 | * Right now, I am very wasteful with the buffers. I allocate memory |
1da177e4 LT |
6 | * pages and then divide them into 2K frame buffers. This way I know I |
7 | * have buffers large enough to hold one frame within one buffer descriptor. | |
8 | * Once I get this working, I will use 64 or 128 byte CPM buffers, which | |
9 | * will be much more memory efficient and will easily handle lots of | |
10 | * small packets. | |
11 | * | |
12 | * Much better multiple PHY support by Magnus Damm. | |
13 | * Copyright (c) 2000 Ericsson Radio Systems AB. | |
14 | * | |
562d2f8c GU |
15 | * Support for FEC controller of ColdFire processors. |
16 | * Copyright (c) 2001-2005 Greg Ungerer (gerg@snapgear.com) | |
7dd6a2aa GU |
17 | * |
18 | * Bug fixes and cleanup by Philippe De Muyter (phdm@macqel.be) | |
677177c5 | 19 | * Copyright (c) 2004-2006 Macq Electronique SA. |
1da177e4 LT |
20 | */ |
21 | ||
1da177e4 LT |
22 | #include <linux/module.h> |
23 | #include <linux/kernel.h> | |
24 | #include <linux/string.h> | |
25 | #include <linux/ptrace.h> | |
26 | #include <linux/errno.h> | |
27 | #include <linux/ioport.h> | |
28 | #include <linux/slab.h> | |
29 | #include <linux/interrupt.h> | |
30 | #include <linux/pci.h> | |
31 | #include <linux/init.h> | |
32 | #include <linux/delay.h> | |
33 | #include <linux/netdevice.h> | |
34 | #include <linux/etherdevice.h> | |
35 | #include <linux/skbuff.h> | |
36 | #include <linux/spinlock.h> | |
37 | #include <linux/workqueue.h> | |
38 | #include <linux/bitops.h> | |
6f501b17 SH |
39 | #include <linux/io.h> |
40 | #include <linux/irq.h> | |
196719ec | 41 | #include <linux/clk.h> |
ead73183 | 42 | #include <linux/platform_device.h> |
e6b043d5 | 43 | #include <linux/phy.h> |
5eb32bd0 | 44 | #include <linux/fec.h> |
1da177e4 | 45 | |
080853af | 46 | #include <asm/cacheflush.h> |
196719ec SH |
47 | |
48 | #ifndef CONFIG_ARCH_MXC | |
1da177e4 LT |
49 | #include <asm/coldfire.h> |
50 | #include <asm/mcfsim.h> | |
196719ec | 51 | #endif |
6f501b17 | 52 | |
1da177e4 | 53 | #include "fec.h" |
1da177e4 | 54 | |
196719ec SH |
55 | #ifdef CONFIG_ARCH_MXC |
56 | #include <mach/hardware.h> | |
57 | #define FEC_ALIGNMENT 0xf | |
58 | #else | |
59 | #define FEC_ALIGNMENT 0x3 | |
60 | #endif | |
61 | ||
ead73183 SH |
62 | /* |
63 | * Define the fixed address of the FEC hardware. | |
64 | */ | |
87f4abb4 | 65 | #if defined(CONFIG_M5272) |
1da177e4 LT |
66 | |
67 | static unsigned char fec_mac_default[] = { | |
68 | 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, | |
69 | }; | |
70 | ||
71 | /* | |
72 | * Some hardware gets it MAC address out of local flash memory. | |
73 | * if this is non-zero then assume it is the address to get MAC from. | |
74 | */ | |
75 | #if defined(CONFIG_NETtel) | |
76 | #define FEC_FLASHMAC 0xf0006006 | |
77 | #elif defined(CONFIG_GILBARCONAP) || defined(CONFIG_SCALES) | |
78 | #define FEC_FLASHMAC 0xf0006000 | |
1da177e4 LT |
79 | #elif defined(CONFIG_CANCam) |
80 | #define FEC_FLASHMAC 0xf0020000 | |
7dd6a2aa GU |
81 | #elif defined (CONFIG_M5272C3) |
82 | #define FEC_FLASHMAC (0xffe04000 + 4) | |
83 | #elif defined(CONFIG_MOD5272) | |
84 | #define FEC_FLASHMAC 0xffc0406b | |
1da177e4 LT |
85 | #else |
86 | #define FEC_FLASHMAC 0 | |
87 | #endif | |
43be6366 | 88 | #endif /* CONFIG_M5272 */ |
ead73183 | 89 | |
1da177e4 LT |
90 | /* The number of Tx and Rx buffers. These are allocated from the page |
91 | * pool. The code may assume these are power of two, so it it best | |
92 | * to keep them that size. | |
93 | * We don't need to allocate pages for the transmitter. We just use | |
94 | * the skbuffer directly. | |
95 | */ | |
96 | #define FEC_ENET_RX_PAGES 8 | |
97 | #define FEC_ENET_RX_FRSIZE 2048 | |
98 | #define FEC_ENET_RX_FRPPG (PAGE_SIZE / FEC_ENET_RX_FRSIZE) | |
99 | #define RX_RING_SIZE (FEC_ENET_RX_FRPPG * FEC_ENET_RX_PAGES) | |
100 | #define FEC_ENET_TX_FRSIZE 2048 | |
101 | #define FEC_ENET_TX_FRPPG (PAGE_SIZE / FEC_ENET_TX_FRSIZE) | |
102 | #define TX_RING_SIZE 16 /* Must be power of two */ | |
103 | #define TX_RING_MOD_MASK 15 /* for this to work */ | |
104 | ||
562d2f8c | 105 | #if (((RX_RING_SIZE + TX_RING_SIZE) * 8) > PAGE_SIZE) |
6b265293 | 106 | #error "FEC: descriptor ring size constants too large" |
562d2f8c GU |
107 | #endif |
108 | ||
22f6b860 | 109 | /* Interrupt events/masks. */ |
1da177e4 LT |
110 | #define FEC_ENET_HBERR ((uint)0x80000000) /* Heartbeat error */ |
111 | #define FEC_ENET_BABR ((uint)0x40000000) /* Babbling receiver */ | |
112 | #define FEC_ENET_BABT ((uint)0x20000000) /* Babbling transmitter */ | |
113 | #define FEC_ENET_GRA ((uint)0x10000000) /* Graceful stop complete */ | |
114 | #define FEC_ENET_TXF ((uint)0x08000000) /* Full frame transmitted */ | |
115 | #define FEC_ENET_TXB ((uint)0x04000000) /* A buffer was transmitted */ | |
116 | #define FEC_ENET_RXF ((uint)0x02000000) /* Full frame received */ | |
117 | #define FEC_ENET_RXB ((uint)0x01000000) /* A buffer was received */ | |
118 | #define FEC_ENET_MII ((uint)0x00800000) /* MII interrupt */ | |
119 | #define FEC_ENET_EBERR ((uint)0x00400000) /* SDMA bus error */ | |
120 | ||
4bee1f9a WS |
121 | #define FEC_DEFAULT_IMASK (FEC_ENET_TXF | FEC_ENET_RXF | FEC_ENET_MII) |
122 | ||
1da177e4 LT |
123 | /* The FEC stores dest/src/type, data, and checksum for receive packets. |
124 | */ | |
125 | #define PKT_MAXBUF_SIZE 1518 | |
126 | #define PKT_MINBUF_SIZE 64 | |
127 | #define PKT_MAXBLR_SIZE 1520 | |
128 | ||
129 | ||
130 | /* | |
6b265293 | 131 | * The 5270/5271/5280/5282/532x RX control register also contains maximum frame |
1da177e4 LT |
132 | * size bits. Other FEC hardware does not, so we need to take that into |
133 | * account when setting it. | |
134 | */ | |
562d2f8c | 135 | #if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \ |
196719ec | 136 | defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARCH_MXC) |
1da177e4 LT |
137 | #define OPT_FRAME_SIZE (PKT_MAXBUF_SIZE << 16) |
138 | #else | |
139 | #define OPT_FRAME_SIZE 0 | |
140 | #endif | |
141 | ||
142 | /* The FEC buffer descriptors track the ring buffers. The rx_bd_base and | |
143 | * tx_bd_base always point to the base of the buffer descriptors. The | |
144 | * cur_rx and cur_tx point to the currently available buffer. | |
145 | * The dirty_tx tracks the current buffer that is being sent by the | |
146 | * controller. The cur_tx and dirty_tx are equal under both completely | |
147 | * empty and completely full conditions. The empty/ready indicator in | |
148 | * the buffer descriptor determines the actual condition. | |
149 | */ | |
150 | struct fec_enet_private { | |
151 | /* Hardware registers of the FEC device */ | |
f44d6305 | 152 | void __iomem *hwp; |
1da177e4 | 153 | |
cb84d6e7 GU |
154 | struct net_device *netdev; |
155 | ||
ead73183 SH |
156 | struct clk *clk; |
157 | ||
1da177e4 LT |
158 | /* The saved address of a sent-in-place packet/buffer, for skfree(). */ |
159 | unsigned char *tx_bounce[TX_RING_SIZE]; | |
160 | struct sk_buff* tx_skbuff[TX_RING_SIZE]; | |
f0b3fbea | 161 | struct sk_buff* rx_skbuff[RX_RING_SIZE]; |
1da177e4 LT |
162 | ushort skb_cur; |
163 | ushort skb_dirty; | |
164 | ||
22f6b860 | 165 | /* CPM dual port RAM relative addresses */ |
4661e75b | 166 | dma_addr_t bd_dma; |
22f6b860 | 167 | /* Address of Rx and Tx buffers */ |
2e28532f SH |
168 | struct bufdesc *rx_bd_base; |
169 | struct bufdesc *tx_bd_base; | |
170 | /* The next free ring entry */ | |
171 | struct bufdesc *cur_rx, *cur_tx; | |
22f6b860 | 172 | /* The ring entries to be free()ed */ |
2e28532f SH |
173 | struct bufdesc *dirty_tx; |
174 | ||
1da177e4 | 175 | uint tx_full; |
3b2b74ca SS |
176 | /* hold while accessing the HW like ringbuffer for tx/rx but not MAC */ |
177 | spinlock_t hw_lock; | |
1da177e4 | 178 | |
e6b043d5 | 179 | struct platform_device *pdev; |
1da177e4 | 180 | |
e6b043d5 | 181 | int opened; |
1da177e4 | 182 | |
e6b043d5 BW |
183 | /* Phylib and MDIO interface */ |
184 | struct mii_bus *mii_bus; | |
185 | struct phy_device *phy_dev; | |
186 | int mii_timeout; | |
187 | uint phy_speed; | |
5eb32bd0 | 188 | phy_interface_t phy_interface; |
1da177e4 | 189 | int index; |
1da177e4 | 190 | int link; |
1da177e4 | 191 | int full_duplex; |
97b72e43 | 192 | struct completion mdio_done; |
1da177e4 LT |
193 | }; |
194 | ||
7d12e780 | 195 | static irqreturn_t fec_enet_interrupt(int irq, void * dev_id); |
1da177e4 LT |
196 | static void fec_enet_tx(struct net_device *dev); |
197 | static void fec_enet_rx(struct net_device *dev); | |
198 | static int fec_enet_close(struct net_device *dev); | |
1da177e4 LT |
199 | static void fec_restart(struct net_device *dev, int duplex); |
200 | static void fec_stop(struct net_device *dev); | |
1da177e4 | 201 | |
e6b043d5 BW |
202 | /* FEC MII MMFR bits definition */ |
203 | #define FEC_MMFR_ST (1 << 30) | |
204 | #define FEC_MMFR_OP_READ (2 << 28) | |
205 | #define FEC_MMFR_OP_WRITE (1 << 28) | |
206 | #define FEC_MMFR_PA(v) ((v & 0x1f) << 23) | |
207 | #define FEC_MMFR_RA(v) ((v & 0x1f) << 18) | |
208 | #define FEC_MMFR_TA (2 << 16) | |
209 | #define FEC_MMFR_DATA(v) (v & 0xffff) | |
1da177e4 | 210 | |
97b72e43 | 211 | #define FEC_MII_TIMEOUT 1000 /* us */ |
1da177e4 | 212 | |
22f6b860 SH |
213 | /* Transmitter timeout */ |
214 | #define TX_TIMEOUT (2 * HZ) | |
1da177e4 | 215 | |
c7621cb3 | 216 | static netdev_tx_t |
1da177e4 LT |
217 | fec_enet_start_xmit(struct sk_buff *skb, struct net_device *dev) |
218 | { | |
f44d6305 | 219 | struct fec_enet_private *fep = netdev_priv(dev); |
2e28532f | 220 | struct bufdesc *bdp; |
9555b31e | 221 | void *bufaddr; |
0e702ab3 | 222 | unsigned short status; |
3b2b74ca | 223 | unsigned long flags; |
1da177e4 | 224 | |
1da177e4 LT |
225 | if (!fep->link) { |
226 | /* Link is down or autonegotiation is in progress. */ | |
5b548140 | 227 | return NETDEV_TX_BUSY; |
1da177e4 LT |
228 | } |
229 | ||
3b2b74ca | 230 | spin_lock_irqsave(&fep->hw_lock, flags); |
1da177e4 LT |
231 | /* Fill in a Tx ring entry */ |
232 | bdp = fep->cur_tx; | |
233 | ||
0e702ab3 | 234 | status = bdp->cbd_sc; |
22f6b860 | 235 | |
0e702ab3 | 236 | if (status & BD_ENET_TX_READY) { |
1da177e4 LT |
237 | /* Ooops. All transmit buffers are full. Bail out. |
238 | * This should not happen, since dev->tbusy should be set. | |
239 | */ | |
240 | printk("%s: tx queue full!.\n", dev->name); | |
3b2b74ca | 241 | spin_unlock_irqrestore(&fep->hw_lock, flags); |
5b548140 | 242 | return NETDEV_TX_BUSY; |
1da177e4 | 243 | } |
1da177e4 | 244 | |
22f6b860 | 245 | /* Clear all of the status flags */ |
0e702ab3 | 246 | status &= ~BD_ENET_TX_STATS; |
1da177e4 | 247 | |
22f6b860 | 248 | /* Set buffer length and buffer pointer */ |
9555b31e | 249 | bufaddr = skb->data; |
1da177e4 LT |
250 | bdp->cbd_datlen = skb->len; |
251 | ||
252 | /* | |
22f6b860 SH |
253 | * On some FEC implementations data must be aligned on |
254 | * 4-byte boundaries. Use bounce buffers to copy data | |
255 | * and get it aligned. Ugh. | |
1da177e4 | 256 | */ |
9555b31e | 257 | if (((unsigned long) bufaddr) & FEC_ALIGNMENT) { |
1da177e4 LT |
258 | unsigned int index; |
259 | index = bdp - fep->tx_bd_base; | |
6989f512 | 260 | memcpy(fep->tx_bounce[index], (void *)skb->data, skb->len); |
9555b31e | 261 | bufaddr = fep->tx_bounce[index]; |
1da177e4 LT |
262 | } |
263 | ||
22f6b860 | 264 | /* Save skb pointer */ |
1da177e4 LT |
265 | fep->tx_skbuff[fep->skb_cur] = skb; |
266 | ||
09f75cd7 | 267 | dev->stats.tx_bytes += skb->len; |
1da177e4 | 268 | fep->skb_cur = (fep->skb_cur+1) & TX_RING_MOD_MASK; |
6aa20a22 | 269 | |
1da177e4 LT |
270 | /* Push the data cache so the CPM does not get stale memory |
271 | * data. | |
272 | */ | |
9555b31e | 273 | bdp->cbd_bufaddr = dma_map_single(&dev->dev, bufaddr, |
f0b3fbea | 274 | FEC_ENET_TX_FRSIZE, DMA_TO_DEVICE); |
1da177e4 | 275 | |
0e702ab3 GU |
276 | /* Send it on its way. Tell FEC it's ready, interrupt when done, |
277 | * it's the last BD of the frame, and to put the CRC on the end. | |
1da177e4 | 278 | */ |
0e702ab3 | 279 | status |= (BD_ENET_TX_READY | BD_ENET_TX_INTR |
1da177e4 | 280 | | BD_ENET_TX_LAST | BD_ENET_TX_TC); |
0e702ab3 | 281 | bdp->cbd_sc = status; |
1da177e4 | 282 | |
1da177e4 | 283 | /* Trigger transmission start */ |
f44d6305 | 284 | writel(0, fep->hwp + FEC_X_DES_ACTIVE); |
1da177e4 | 285 | |
22f6b860 SH |
286 | /* If this was the last BD in the ring, start at the beginning again. */ |
287 | if (status & BD_ENET_TX_WRAP) | |
1da177e4 | 288 | bdp = fep->tx_bd_base; |
22f6b860 | 289 | else |
1da177e4 | 290 | bdp++; |
1da177e4 LT |
291 | |
292 | if (bdp == fep->dirty_tx) { | |
293 | fep->tx_full = 1; | |
294 | netif_stop_queue(dev); | |
295 | } | |
296 | ||
2e28532f | 297 | fep->cur_tx = bdp; |
1da177e4 | 298 | |
3b2b74ca | 299 | spin_unlock_irqrestore(&fep->hw_lock, flags); |
1da177e4 | 300 | |
6ed10654 | 301 | return NETDEV_TX_OK; |
1da177e4 LT |
302 | } |
303 | ||
304 | static void | |
305 | fec_timeout(struct net_device *dev) | |
306 | { | |
307 | struct fec_enet_private *fep = netdev_priv(dev); | |
308 | ||
09f75cd7 | 309 | dev->stats.tx_errors++; |
1da177e4 | 310 | |
7dd6a2aa | 311 | fec_restart(dev, fep->full_duplex); |
1da177e4 LT |
312 | netif_wake_queue(dev); |
313 | } | |
314 | ||
1da177e4 | 315 | static irqreturn_t |
7d12e780 | 316 | fec_enet_interrupt(int irq, void * dev_id) |
1da177e4 LT |
317 | { |
318 | struct net_device *dev = dev_id; | |
f44d6305 | 319 | struct fec_enet_private *fep = netdev_priv(dev); |
1da177e4 | 320 | uint int_events; |
3b2b74ca | 321 | irqreturn_t ret = IRQ_NONE; |
1da177e4 | 322 | |
3b2b74ca | 323 | do { |
f44d6305 SH |
324 | int_events = readl(fep->hwp + FEC_IEVENT); |
325 | writel(int_events, fep->hwp + FEC_IEVENT); | |
1da177e4 | 326 | |
1da177e4 | 327 | if (int_events & FEC_ENET_RXF) { |
3b2b74ca | 328 | ret = IRQ_HANDLED; |
1da177e4 LT |
329 | fec_enet_rx(dev); |
330 | } | |
331 | ||
332 | /* Transmit OK, or non-fatal error. Update the buffer | |
f44d6305 SH |
333 | * descriptors. FEC handles all errors, we just discover |
334 | * them as part of the transmit process. | |
335 | */ | |
1da177e4 | 336 | if (int_events & FEC_ENET_TXF) { |
3b2b74ca | 337 | ret = IRQ_HANDLED; |
1da177e4 LT |
338 | fec_enet_tx(dev); |
339 | } | |
97b72e43 BS |
340 | |
341 | if (int_events & FEC_ENET_MII) { | |
342 | ret = IRQ_HANDLED; | |
343 | complete(&fep->mdio_done); | |
344 | } | |
3b2b74ca SS |
345 | } while (int_events); |
346 | ||
347 | return ret; | |
1da177e4 LT |
348 | } |
349 | ||
350 | ||
351 | static void | |
352 | fec_enet_tx(struct net_device *dev) | |
353 | { | |
354 | struct fec_enet_private *fep; | |
2e28532f | 355 | struct bufdesc *bdp; |
0e702ab3 | 356 | unsigned short status; |
1da177e4 LT |
357 | struct sk_buff *skb; |
358 | ||
359 | fep = netdev_priv(dev); | |
81538e74 | 360 | spin_lock(&fep->hw_lock); |
1da177e4 LT |
361 | bdp = fep->dirty_tx; |
362 | ||
0e702ab3 | 363 | while (((status = bdp->cbd_sc) & BD_ENET_TX_READY) == 0) { |
f0b3fbea SH |
364 | if (bdp == fep->cur_tx && fep->tx_full == 0) |
365 | break; | |
366 | ||
367 | dma_unmap_single(&dev->dev, bdp->cbd_bufaddr, FEC_ENET_TX_FRSIZE, DMA_TO_DEVICE); | |
368 | bdp->cbd_bufaddr = 0; | |
1da177e4 LT |
369 | |
370 | skb = fep->tx_skbuff[fep->skb_dirty]; | |
371 | /* Check for errors. */ | |
0e702ab3 | 372 | if (status & (BD_ENET_TX_HB | BD_ENET_TX_LC | |
1da177e4 LT |
373 | BD_ENET_TX_RL | BD_ENET_TX_UN | |
374 | BD_ENET_TX_CSL)) { | |
09f75cd7 | 375 | dev->stats.tx_errors++; |
0e702ab3 | 376 | if (status & BD_ENET_TX_HB) /* No heartbeat */ |
09f75cd7 | 377 | dev->stats.tx_heartbeat_errors++; |
0e702ab3 | 378 | if (status & BD_ENET_TX_LC) /* Late collision */ |
09f75cd7 | 379 | dev->stats.tx_window_errors++; |
0e702ab3 | 380 | if (status & BD_ENET_TX_RL) /* Retrans limit */ |
09f75cd7 | 381 | dev->stats.tx_aborted_errors++; |
0e702ab3 | 382 | if (status & BD_ENET_TX_UN) /* Underrun */ |
09f75cd7 | 383 | dev->stats.tx_fifo_errors++; |
0e702ab3 | 384 | if (status & BD_ENET_TX_CSL) /* Carrier lost */ |
09f75cd7 | 385 | dev->stats.tx_carrier_errors++; |
1da177e4 | 386 | } else { |
09f75cd7 | 387 | dev->stats.tx_packets++; |
1da177e4 LT |
388 | } |
389 | ||
0e702ab3 | 390 | if (status & BD_ENET_TX_READY) |
1da177e4 | 391 | printk("HEY! Enet xmit interrupt and TX_READY.\n"); |
22f6b860 | 392 | |
1da177e4 LT |
393 | /* Deferred means some collisions occurred during transmit, |
394 | * but we eventually sent the packet OK. | |
395 | */ | |
0e702ab3 | 396 | if (status & BD_ENET_TX_DEF) |
09f75cd7 | 397 | dev->stats.collisions++; |
6aa20a22 | 398 | |
22f6b860 | 399 | /* Free the sk buffer associated with this last transmit */ |
1da177e4 LT |
400 | dev_kfree_skb_any(skb); |
401 | fep->tx_skbuff[fep->skb_dirty] = NULL; | |
402 | fep->skb_dirty = (fep->skb_dirty + 1) & TX_RING_MOD_MASK; | |
6aa20a22 | 403 | |
22f6b860 | 404 | /* Update pointer to next buffer descriptor to be transmitted */ |
0e702ab3 | 405 | if (status & BD_ENET_TX_WRAP) |
1da177e4 LT |
406 | bdp = fep->tx_bd_base; |
407 | else | |
408 | bdp++; | |
6aa20a22 | 409 | |
22f6b860 | 410 | /* Since we have freed up a buffer, the ring is no longer full |
1da177e4 LT |
411 | */ |
412 | if (fep->tx_full) { | |
413 | fep->tx_full = 0; | |
414 | if (netif_queue_stopped(dev)) | |
415 | netif_wake_queue(dev); | |
416 | } | |
417 | } | |
2e28532f | 418 | fep->dirty_tx = bdp; |
81538e74 | 419 | spin_unlock(&fep->hw_lock); |
1da177e4 LT |
420 | } |
421 | ||
422 | ||
423 | /* During a receive, the cur_rx points to the current incoming buffer. | |
424 | * When we update through the ring, if the next incoming buffer has | |
425 | * not been given to the system, we just set the empty indicator, | |
426 | * effectively tossing the packet. | |
427 | */ | |
428 | static void | |
429 | fec_enet_rx(struct net_device *dev) | |
430 | { | |
f44d6305 | 431 | struct fec_enet_private *fep = netdev_priv(dev); |
2e28532f | 432 | struct bufdesc *bdp; |
0e702ab3 | 433 | unsigned short status; |
1da177e4 LT |
434 | struct sk_buff *skb; |
435 | ushort pkt_len; | |
436 | __u8 *data; | |
6aa20a22 | 437 | |
0e702ab3 GU |
438 | #ifdef CONFIG_M532x |
439 | flush_cache_all(); | |
6aa20a22 | 440 | #endif |
1da177e4 | 441 | |
81538e74 | 442 | spin_lock(&fep->hw_lock); |
3b2b74ca | 443 | |
1da177e4 LT |
444 | /* First, grab all of the stats for the incoming packet. |
445 | * These get messed up if we get called due to a busy condition. | |
446 | */ | |
447 | bdp = fep->cur_rx; | |
448 | ||
22f6b860 | 449 | while (!((status = bdp->cbd_sc) & BD_ENET_RX_EMPTY)) { |
1da177e4 | 450 | |
22f6b860 SH |
451 | /* Since we have allocated space to hold a complete frame, |
452 | * the last indicator should be set. | |
453 | */ | |
454 | if ((status & BD_ENET_RX_LAST) == 0) | |
455 | printk("FEC ENET: rcv is not +last\n"); | |
1da177e4 | 456 | |
22f6b860 SH |
457 | if (!fep->opened) |
458 | goto rx_processing_done; | |
1da177e4 | 459 | |
22f6b860 SH |
460 | /* Check for errors. */ |
461 | if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH | BD_ENET_RX_NO | | |
1da177e4 | 462 | BD_ENET_RX_CR | BD_ENET_RX_OV)) { |
22f6b860 SH |
463 | dev->stats.rx_errors++; |
464 | if (status & (BD_ENET_RX_LG | BD_ENET_RX_SH)) { | |
465 | /* Frame too long or too short. */ | |
466 | dev->stats.rx_length_errors++; | |
467 | } | |
468 | if (status & BD_ENET_RX_NO) /* Frame alignment */ | |
469 | dev->stats.rx_frame_errors++; | |
470 | if (status & BD_ENET_RX_CR) /* CRC Error */ | |
471 | dev->stats.rx_crc_errors++; | |
472 | if (status & BD_ENET_RX_OV) /* FIFO overrun */ | |
473 | dev->stats.rx_fifo_errors++; | |
1da177e4 | 474 | } |
1da177e4 | 475 | |
22f6b860 SH |
476 | /* Report late collisions as a frame error. |
477 | * On this error, the BD is closed, but we don't know what we | |
478 | * have in the buffer. So, just drop this frame on the floor. | |
479 | */ | |
480 | if (status & BD_ENET_RX_CL) { | |
481 | dev->stats.rx_errors++; | |
482 | dev->stats.rx_frame_errors++; | |
483 | goto rx_processing_done; | |
484 | } | |
1da177e4 | 485 | |
22f6b860 SH |
486 | /* Process the incoming frame. */ |
487 | dev->stats.rx_packets++; | |
488 | pkt_len = bdp->cbd_datlen; | |
489 | dev->stats.rx_bytes += pkt_len; | |
490 | data = (__u8*)__va(bdp->cbd_bufaddr); | |
1da177e4 | 491 | |
f0b3fbea SH |
492 | dma_unmap_single(NULL, bdp->cbd_bufaddr, bdp->cbd_datlen, |
493 | DMA_FROM_DEVICE); | |
ccdc4f19 | 494 | |
22f6b860 SH |
495 | /* This does 16 byte alignment, exactly what we need. |
496 | * The packet length includes FCS, but we don't want to | |
497 | * include that when passing upstream as it messes up | |
498 | * bridging applications. | |
499 | */ | |
8549889c | 500 | skb = dev_alloc_skb(pkt_len - 4 + NET_IP_ALIGN); |
1da177e4 | 501 | |
8549889c | 502 | if (unlikely(!skb)) { |
22f6b860 SH |
503 | printk("%s: Memory squeeze, dropping packet.\n", |
504 | dev->name); | |
505 | dev->stats.rx_dropped++; | |
506 | } else { | |
8549889c | 507 | skb_reserve(skb, NET_IP_ALIGN); |
22f6b860 SH |
508 | skb_put(skb, pkt_len - 4); /* Make room */ |
509 | skb_copy_to_linear_data(skb, data, pkt_len - 4); | |
510 | skb->protocol = eth_type_trans(skb, dev); | |
511 | netif_rx(skb); | |
512 | } | |
f0b3fbea SH |
513 | |
514 | bdp->cbd_bufaddr = dma_map_single(NULL, data, bdp->cbd_datlen, | |
515 | DMA_FROM_DEVICE); | |
22f6b860 SH |
516 | rx_processing_done: |
517 | /* Clear the status flags for this buffer */ | |
518 | status &= ~BD_ENET_RX_STATS; | |
1da177e4 | 519 | |
22f6b860 SH |
520 | /* Mark the buffer empty */ |
521 | status |= BD_ENET_RX_EMPTY; | |
522 | bdp->cbd_sc = status; | |
6aa20a22 | 523 | |
22f6b860 SH |
524 | /* Update BD pointer to next entry */ |
525 | if (status & BD_ENET_RX_WRAP) | |
526 | bdp = fep->rx_bd_base; | |
527 | else | |
528 | bdp++; | |
529 | /* Doing this here will keep the FEC running while we process | |
530 | * incoming frames. On a heavily loaded network, we should be | |
531 | * able to keep up at the expense of system resources. | |
532 | */ | |
533 | writel(0, fep->hwp + FEC_R_DES_ACTIVE); | |
534 | } | |
2e28532f | 535 | fep->cur_rx = bdp; |
1da177e4 | 536 | |
81538e74 | 537 | spin_unlock(&fep->hw_lock); |
1da177e4 LT |
538 | } |
539 | ||
e6b043d5 BW |
540 | /* ------------------------------------------------------------------------- */ |
541 | #ifdef CONFIG_M5272 | |
542 | static void __inline__ fec_get_mac(struct net_device *dev) | |
1da177e4 | 543 | { |
e6b043d5 BW |
544 | struct fec_enet_private *fep = netdev_priv(dev); |
545 | unsigned char *iap, tmpaddr[ETH_ALEN]; | |
1da177e4 | 546 | |
e6b043d5 BW |
547 | if (FEC_FLASHMAC) { |
548 | /* | |
549 | * Get MAC address from FLASH. | |
550 | * If it is all 1's or 0's, use the default. | |
551 | */ | |
552 | iap = (unsigned char *)FEC_FLASHMAC; | |
553 | if ((iap[0] == 0) && (iap[1] == 0) && (iap[2] == 0) && | |
554 | (iap[3] == 0) && (iap[4] == 0) && (iap[5] == 0)) | |
555 | iap = fec_mac_default; | |
556 | if ((iap[0] == 0xff) && (iap[1] == 0xff) && (iap[2] == 0xff) && | |
557 | (iap[3] == 0xff) && (iap[4] == 0xff) && (iap[5] == 0xff)) | |
558 | iap = fec_mac_default; | |
f909b1ef | 559 | } else { |
e6b043d5 BW |
560 | *((unsigned long *) &tmpaddr[0]) = readl(fep->hwp + FEC_ADDR_LOW); |
561 | *((unsigned short *) &tmpaddr[4]) = (readl(fep->hwp + FEC_ADDR_HIGH) >> 16); | |
562 | iap = &tmpaddr[0]; | |
1da177e4 LT |
563 | } |
564 | ||
e6b043d5 | 565 | memcpy(dev->dev_addr, iap, ETH_ALEN); |
1da177e4 | 566 | |
e6b043d5 BW |
567 | /* Adjust MAC if using default MAC address */ |
568 | if (iap == fec_mac_default) | |
569 | dev->dev_addr[ETH_ALEN-1] = fec_mac_default[ETH_ALEN-1] + fep->index; | |
1da177e4 | 570 | } |
e6b043d5 | 571 | #endif |
1da177e4 | 572 | |
e6b043d5 | 573 | /* ------------------------------------------------------------------------- */ |
1da177e4 | 574 | |
e6b043d5 BW |
575 | /* |
576 | * Phy section | |
577 | */ | |
578 | static void fec_enet_adjust_link(struct net_device *dev) | |
1da177e4 LT |
579 | { |
580 | struct fec_enet_private *fep = netdev_priv(dev); | |
e6b043d5 BW |
581 | struct phy_device *phy_dev = fep->phy_dev; |
582 | unsigned long flags; | |
1da177e4 | 583 | |
e6b043d5 | 584 | int status_change = 0; |
1da177e4 | 585 | |
e6b043d5 | 586 | spin_lock_irqsave(&fep->hw_lock, flags); |
1da177e4 | 587 | |
e6b043d5 BW |
588 | /* Prevent a state halted on mii error */ |
589 | if (fep->mii_timeout && phy_dev->state == PHY_HALTED) { | |
590 | phy_dev->state = PHY_RESUMING; | |
591 | goto spin_unlock; | |
592 | } | |
1da177e4 | 593 | |
e6b043d5 BW |
594 | /* Duplex link change */ |
595 | if (phy_dev->link) { | |
596 | if (fep->full_duplex != phy_dev->duplex) { | |
597 | fec_restart(dev, phy_dev->duplex); | |
598 | status_change = 1; | |
599 | } | |
600 | } | |
1da177e4 | 601 | |
e6b043d5 BW |
602 | /* Link on or off change */ |
603 | if (phy_dev->link != fep->link) { | |
604 | fep->link = phy_dev->link; | |
605 | if (phy_dev->link) | |
606 | fec_restart(dev, phy_dev->duplex); | |
1da177e4 | 607 | else |
e6b043d5 BW |
608 | fec_stop(dev); |
609 | status_change = 1; | |
1da177e4 | 610 | } |
6aa20a22 | 611 | |
e6b043d5 BW |
612 | spin_unlock: |
613 | spin_unlock_irqrestore(&fep->hw_lock, flags); | |
1da177e4 | 614 | |
e6b043d5 BW |
615 | if (status_change) |
616 | phy_print_status(phy_dev); | |
617 | } | |
1da177e4 | 618 | |
e6b043d5 | 619 | static int fec_enet_mdio_read(struct mii_bus *bus, int mii_id, int regnum) |
1da177e4 | 620 | { |
e6b043d5 | 621 | struct fec_enet_private *fep = bus->priv; |
97b72e43 | 622 | unsigned long time_left; |
1da177e4 | 623 | |
e6b043d5 | 624 | fep->mii_timeout = 0; |
97b72e43 | 625 | init_completion(&fep->mdio_done); |
e6b043d5 BW |
626 | |
627 | /* start a read op */ | |
628 | writel(FEC_MMFR_ST | FEC_MMFR_OP_READ | | |
629 | FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) | | |
630 | FEC_MMFR_TA, fep->hwp + FEC_MII_DATA); | |
631 | ||
632 | /* wait for end of transfer */ | |
97b72e43 BS |
633 | time_left = wait_for_completion_timeout(&fep->mdio_done, |
634 | usecs_to_jiffies(FEC_MII_TIMEOUT)); | |
635 | if (time_left == 0) { | |
636 | fep->mii_timeout = 1; | |
637 | printk(KERN_ERR "FEC: MDIO read timeout\n"); | |
638 | return -ETIMEDOUT; | |
1da177e4 | 639 | } |
1da177e4 | 640 | |
e6b043d5 BW |
641 | /* return value */ |
642 | return FEC_MMFR_DATA(readl(fep->hwp + FEC_MII_DATA)); | |
7dd6a2aa | 643 | } |
6aa20a22 | 644 | |
e6b043d5 BW |
645 | static int fec_enet_mdio_write(struct mii_bus *bus, int mii_id, int regnum, |
646 | u16 value) | |
1da177e4 | 647 | { |
e6b043d5 | 648 | struct fec_enet_private *fep = bus->priv; |
97b72e43 | 649 | unsigned long time_left; |
1da177e4 | 650 | |
e6b043d5 | 651 | fep->mii_timeout = 0; |
97b72e43 | 652 | init_completion(&fep->mdio_done); |
1da177e4 | 653 | |
e6b043d5 BW |
654 | /* start a read op */ |
655 | writel(FEC_MMFR_ST | FEC_MMFR_OP_READ | | |
656 | FEC_MMFR_PA(mii_id) | FEC_MMFR_RA(regnum) | | |
657 | FEC_MMFR_TA | FEC_MMFR_DATA(value), | |
658 | fep->hwp + FEC_MII_DATA); | |
659 | ||
660 | /* wait for end of transfer */ | |
97b72e43 BS |
661 | time_left = wait_for_completion_timeout(&fep->mdio_done, |
662 | usecs_to_jiffies(FEC_MII_TIMEOUT)); | |
663 | if (time_left == 0) { | |
664 | fep->mii_timeout = 1; | |
665 | printk(KERN_ERR "FEC: MDIO write timeout\n"); | |
666 | return -ETIMEDOUT; | |
e6b043d5 | 667 | } |
1da177e4 | 668 | |
e6b043d5 BW |
669 | return 0; |
670 | } | |
1da177e4 | 671 | |
e6b043d5 | 672 | static int fec_enet_mdio_reset(struct mii_bus *bus) |
1da177e4 | 673 | { |
e6b043d5 | 674 | return 0; |
1da177e4 LT |
675 | } |
676 | ||
e6b043d5 | 677 | static int fec_enet_mii_probe(struct net_device *dev) |
562d2f8c | 678 | { |
4cf1653a | 679 | struct fec_enet_private *fep = netdev_priv(dev); |
e6b043d5 | 680 | struct phy_device *phy_dev = NULL; |
6fcc040f GU |
681 | char mdio_bus_id[MII_BUS_ID_SIZE]; |
682 | char phy_name[MII_BUS_ID_SIZE + 3]; | |
683 | int phy_id; | |
562d2f8c | 684 | |
418bd0d4 BW |
685 | fep->phy_dev = NULL; |
686 | ||
6fcc040f GU |
687 | /* check for attached phy */ |
688 | for (phy_id = 0; (phy_id < PHY_MAX_ADDR); phy_id++) { | |
689 | if ((fep->mii_bus->phy_mask & (1 << phy_id))) | |
690 | continue; | |
691 | if (fep->mii_bus->phy_map[phy_id] == NULL) | |
692 | continue; | |
693 | if (fep->mii_bus->phy_map[phy_id]->phy_id == 0) | |
694 | continue; | |
695 | strncpy(mdio_bus_id, fep->mii_bus->id, MII_BUS_ID_SIZE); | |
696 | break; | |
e6b043d5 | 697 | } |
1da177e4 | 698 | |
6fcc040f GU |
699 | if (phy_id >= PHY_MAX_ADDR) { |
700 | printk(KERN_INFO "%s: no PHY, assuming direct connection " | |
701 | "to switch\n", dev->name); | |
702 | strncpy(mdio_bus_id, "0", MII_BUS_ID_SIZE); | |
703 | phy_id = 0; | |
704 | } | |
705 | ||
706 | snprintf(phy_name, MII_BUS_ID_SIZE, PHY_ID_FMT, mdio_bus_id, phy_id); | |
707 | phy_dev = phy_connect(dev, phy_name, &fec_enet_adjust_link, 0, | |
708 | PHY_INTERFACE_MODE_MII); | |
709 | if (IS_ERR(phy_dev)) { | |
710 | printk(KERN_ERR "%s: could not attach to PHY\n", dev->name); | |
711 | return PTR_ERR(phy_dev); | |
e6b043d5 | 712 | } |
1da177e4 | 713 | |
e6b043d5 BW |
714 | /* mask with MAC supported features */ |
715 | phy_dev->supported &= PHY_BASIC_FEATURES; | |
716 | phy_dev->advertising = phy_dev->supported; | |
1da177e4 | 717 | |
e6b043d5 BW |
718 | fep->phy_dev = phy_dev; |
719 | fep->link = 0; | |
720 | fep->full_duplex = 0; | |
1da177e4 | 721 | |
418bd0d4 BW |
722 | printk(KERN_INFO "%s: Freescale FEC PHY driver [%s] " |
723 | "(mii_bus:phy_addr=%s, irq=%d)\n", dev->name, | |
724 | fep->phy_dev->drv->name, dev_name(&fep->phy_dev->dev), | |
725 | fep->phy_dev->irq); | |
726 | ||
e6b043d5 | 727 | return 0; |
1da177e4 LT |
728 | } |
729 | ||
e6b043d5 | 730 | static int fec_enet_mii_init(struct platform_device *pdev) |
562d2f8c | 731 | { |
e6b043d5 | 732 | struct net_device *dev = platform_get_drvdata(pdev); |
562d2f8c | 733 | struct fec_enet_private *fep = netdev_priv(dev); |
e6b043d5 | 734 | int err = -ENXIO, i; |
6b265293 | 735 | |
e6b043d5 | 736 | fep->mii_timeout = 0; |
1da177e4 | 737 | |
e6b043d5 BW |
738 | /* |
739 | * Set MII speed to 2.5 MHz (= clk_get_rate() / 2 * phy_speed) | |
740 | */ | |
741 | fep->phy_speed = DIV_ROUND_UP(clk_get_rate(fep->clk), 5000000) << 1; | |
742 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); | |
1da177e4 | 743 | |
e6b043d5 BW |
744 | fep->mii_bus = mdiobus_alloc(); |
745 | if (fep->mii_bus == NULL) { | |
746 | err = -ENOMEM; | |
747 | goto err_out; | |
1da177e4 LT |
748 | } |
749 | ||
e6b043d5 BW |
750 | fep->mii_bus->name = "fec_enet_mii_bus"; |
751 | fep->mii_bus->read = fec_enet_mdio_read; | |
752 | fep->mii_bus->write = fec_enet_mdio_write; | |
753 | fep->mii_bus->reset = fec_enet_mdio_reset; | |
6fcc040f | 754 | snprintf(fep->mii_bus->id, MII_BUS_ID_SIZE, "%x", pdev->id + 1); |
e6b043d5 BW |
755 | fep->mii_bus->priv = fep; |
756 | fep->mii_bus->parent = &pdev->dev; | |
757 | ||
758 | fep->mii_bus->irq = kmalloc(sizeof(int) * PHY_MAX_ADDR, GFP_KERNEL); | |
759 | if (!fep->mii_bus->irq) { | |
760 | err = -ENOMEM; | |
761 | goto err_out_free_mdiobus; | |
1da177e4 LT |
762 | } |
763 | ||
e6b043d5 BW |
764 | for (i = 0; i < PHY_MAX_ADDR; i++) |
765 | fep->mii_bus->irq[i] = PHY_POLL; | |
1da177e4 | 766 | |
e6b043d5 | 767 | platform_set_drvdata(dev, fep->mii_bus); |
1da177e4 | 768 | |
e6b043d5 BW |
769 | if (mdiobus_register(fep->mii_bus)) |
770 | goto err_out_free_mdio_irq; | |
1da177e4 | 771 | |
e6b043d5 | 772 | return 0; |
1da177e4 | 773 | |
e6b043d5 BW |
774 | err_out_free_mdio_irq: |
775 | kfree(fep->mii_bus->irq); | |
776 | err_out_free_mdiobus: | |
777 | mdiobus_free(fep->mii_bus); | |
778 | err_out: | |
779 | return err; | |
1da177e4 LT |
780 | } |
781 | ||
e6b043d5 | 782 | static void fec_enet_mii_remove(struct fec_enet_private *fep) |
1da177e4 | 783 | { |
e6b043d5 BW |
784 | if (fep->phy_dev) |
785 | phy_disconnect(fep->phy_dev); | |
786 | mdiobus_unregister(fep->mii_bus); | |
787 | kfree(fep->mii_bus->irq); | |
788 | mdiobus_free(fep->mii_bus); | |
1da177e4 LT |
789 | } |
790 | ||
e6b043d5 BW |
791 | static int fec_enet_get_settings(struct net_device *dev, |
792 | struct ethtool_cmd *cmd) | |
1da177e4 LT |
793 | { |
794 | struct fec_enet_private *fep = netdev_priv(dev); | |
e6b043d5 | 795 | struct phy_device *phydev = fep->phy_dev; |
1da177e4 | 796 | |
e6b043d5 BW |
797 | if (!phydev) |
798 | return -ENODEV; | |
1da177e4 | 799 | |
e6b043d5 | 800 | return phy_ethtool_gset(phydev, cmd); |
1da177e4 LT |
801 | } |
802 | ||
e6b043d5 BW |
803 | static int fec_enet_set_settings(struct net_device *dev, |
804 | struct ethtool_cmd *cmd) | |
1da177e4 LT |
805 | { |
806 | struct fec_enet_private *fep = netdev_priv(dev); | |
e6b043d5 | 807 | struct phy_device *phydev = fep->phy_dev; |
1da177e4 | 808 | |
e6b043d5 BW |
809 | if (!phydev) |
810 | return -ENODEV; | |
1da177e4 | 811 | |
e6b043d5 | 812 | return phy_ethtool_sset(phydev, cmd); |
1da177e4 LT |
813 | } |
814 | ||
e6b043d5 BW |
815 | static void fec_enet_get_drvinfo(struct net_device *dev, |
816 | struct ethtool_drvinfo *info) | |
1da177e4 | 817 | { |
e6b043d5 | 818 | struct fec_enet_private *fep = netdev_priv(dev); |
6aa20a22 | 819 | |
e6b043d5 BW |
820 | strcpy(info->driver, fep->pdev->dev.driver->name); |
821 | strcpy(info->version, "Revision: 1.0"); | |
822 | strcpy(info->bus_info, dev_name(&dev->dev)); | |
1da177e4 LT |
823 | } |
824 | ||
e6b043d5 BW |
825 | static struct ethtool_ops fec_enet_ethtool_ops = { |
826 | .get_settings = fec_enet_get_settings, | |
827 | .set_settings = fec_enet_set_settings, | |
828 | .get_drvinfo = fec_enet_get_drvinfo, | |
829 | .get_link = ethtool_op_get_link, | |
830 | }; | |
1da177e4 | 831 | |
e6b043d5 | 832 | static int fec_enet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd) |
1da177e4 | 833 | { |
1da177e4 | 834 | struct fec_enet_private *fep = netdev_priv(dev); |
e6b043d5 | 835 | struct phy_device *phydev = fep->phy_dev; |
1da177e4 | 836 | |
e6b043d5 BW |
837 | if (!netif_running(dev)) |
838 | return -EINVAL; | |
1da177e4 | 839 | |
e6b043d5 BW |
840 | if (!phydev) |
841 | return -ENODEV; | |
842 | ||
28b04113 | 843 | return phy_mii_ioctl(phydev, rq, cmd); |
1da177e4 LT |
844 | } |
845 | ||
f0b3fbea SH |
846 | static void fec_enet_free_buffers(struct net_device *dev) |
847 | { | |
848 | struct fec_enet_private *fep = netdev_priv(dev); | |
849 | int i; | |
850 | struct sk_buff *skb; | |
851 | struct bufdesc *bdp; | |
852 | ||
853 | bdp = fep->rx_bd_base; | |
854 | for (i = 0; i < RX_RING_SIZE; i++) { | |
855 | skb = fep->rx_skbuff[i]; | |
856 | ||
857 | if (bdp->cbd_bufaddr) | |
858 | dma_unmap_single(&dev->dev, bdp->cbd_bufaddr, | |
859 | FEC_ENET_RX_FRSIZE, DMA_FROM_DEVICE); | |
860 | if (skb) | |
861 | dev_kfree_skb(skb); | |
862 | bdp++; | |
863 | } | |
864 | ||
865 | bdp = fep->tx_bd_base; | |
866 | for (i = 0; i < TX_RING_SIZE; i++) | |
867 | kfree(fep->tx_bounce[i]); | |
868 | } | |
869 | ||
870 | static int fec_enet_alloc_buffers(struct net_device *dev) | |
871 | { | |
872 | struct fec_enet_private *fep = netdev_priv(dev); | |
873 | int i; | |
874 | struct sk_buff *skb; | |
875 | struct bufdesc *bdp; | |
876 | ||
877 | bdp = fep->rx_bd_base; | |
878 | for (i = 0; i < RX_RING_SIZE; i++) { | |
879 | skb = dev_alloc_skb(FEC_ENET_RX_FRSIZE); | |
880 | if (!skb) { | |
881 | fec_enet_free_buffers(dev); | |
882 | return -ENOMEM; | |
883 | } | |
884 | fep->rx_skbuff[i] = skb; | |
885 | ||
886 | bdp->cbd_bufaddr = dma_map_single(&dev->dev, skb->data, | |
887 | FEC_ENET_RX_FRSIZE, DMA_FROM_DEVICE); | |
888 | bdp->cbd_sc = BD_ENET_RX_EMPTY; | |
889 | bdp++; | |
890 | } | |
891 | ||
892 | /* Set the last buffer to wrap. */ | |
893 | bdp--; | |
894 | bdp->cbd_sc |= BD_SC_WRAP; | |
895 | ||
896 | bdp = fep->tx_bd_base; | |
897 | for (i = 0; i < TX_RING_SIZE; i++) { | |
898 | fep->tx_bounce[i] = kmalloc(FEC_ENET_TX_FRSIZE, GFP_KERNEL); | |
899 | ||
900 | bdp->cbd_sc = 0; | |
901 | bdp->cbd_bufaddr = 0; | |
902 | bdp++; | |
903 | } | |
904 | ||
905 | /* Set the last buffer to wrap. */ | |
906 | bdp--; | |
907 | bdp->cbd_sc |= BD_SC_WRAP; | |
908 | ||
909 | return 0; | |
910 | } | |
911 | ||
1da177e4 LT |
912 | static int |
913 | fec_enet_open(struct net_device *dev) | |
914 | { | |
915 | struct fec_enet_private *fep = netdev_priv(dev); | |
f0b3fbea | 916 | int ret; |
1da177e4 LT |
917 | |
918 | /* I should reset the ring buffers here, but I don't yet know | |
919 | * a simple way to do that. | |
920 | */ | |
1da177e4 | 921 | |
f0b3fbea SH |
922 | ret = fec_enet_alloc_buffers(dev); |
923 | if (ret) | |
924 | return ret; | |
925 | ||
418bd0d4 BW |
926 | /* Probe and connect to PHY when open the interface */ |
927 | ret = fec_enet_mii_probe(dev); | |
928 | if (ret) { | |
929 | fec_enet_free_buffers(dev); | |
930 | return ret; | |
931 | } | |
e6b043d5 | 932 | phy_start(fep->phy_dev); |
1da177e4 LT |
933 | netif_start_queue(dev); |
934 | fep->opened = 1; | |
22f6b860 | 935 | return 0; |
1da177e4 LT |
936 | } |
937 | ||
938 | static int | |
939 | fec_enet_close(struct net_device *dev) | |
940 | { | |
941 | struct fec_enet_private *fep = netdev_priv(dev); | |
942 | ||
22f6b860 | 943 | /* Don't know what to do yet. */ |
1da177e4 LT |
944 | fep->opened = 0; |
945 | netif_stop_queue(dev); | |
946 | fec_stop(dev); | |
947 | ||
418bd0d4 BW |
948 | if (fep->phy_dev) |
949 | phy_disconnect(fep->phy_dev); | |
950 | ||
f0b3fbea SH |
951 | fec_enet_free_buffers(dev); |
952 | ||
1da177e4 LT |
953 | return 0; |
954 | } | |
955 | ||
1da177e4 LT |
956 | /* Set or clear the multicast filter for this adaptor. |
957 | * Skeleton taken from sunlance driver. | |
958 | * The CPM Ethernet implementation allows Multicast as well as individual | |
959 | * MAC address filtering. Some of the drivers check to make sure it is | |
960 | * a group multicast address, and discard those that are not. I guess I | |
961 | * will do the same for now, but just remove the test if you want | |
962 | * individual filtering as well (do the upper net layers want or support | |
963 | * this kind of feature?). | |
964 | */ | |
965 | ||
966 | #define HASH_BITS 6 /* #bits in hash */ | |
967 | #define CRC32_POLY 0xEDB88320 | |
968 | ||
969 | static void set_multicast_list(struct net_device *dev) | |
970 | { | |
f44d6305 | 971 | struct fec_enet_private *fep = netdev_priv(dev); |
22bedad3 | 972 | struct netdev_hw_addr *ha; |
48e2f183 | 973 | unsigned int i, bit, data, crc, tmp; |
1da177e4 LT |
974 | unsigned char hash; |
975 | ||
22f6b860 | 976 | if (dev->flags & IFF_PROMISC) { |
f44d6305 SH |
977 | tmp = readl(fep->hwp + FEC_R_CNTRL); |
978 | tmp |= 0x8; | |
979 | writel(tmp, fep->hwp + FEC_R_CNTRL); | |
4e831836 SH |
980 | return; |
981 | } | |
1da177e4 | 982 | |
4e831836 SH |
983 | tmp = readl(fep->hwp + FEC_R_CNTRL); |
984 | tmp &= ~0x8; | |
985 | writel(tmp, fep->hwp + FEC_R_CNTRL); | |
986 | ||
987 | if (dev->flags & IFF_ALLMULTI) { | |
988 | /* Catch all multicast addresses, so set the | |
989 | * filter to all 1's | |
990 | */ | |
991 | writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
992 | writel(0xffffffff, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
993 | ||
994 | return; | |
995 | } | |
996 | ||
997 | /* Clear filter and add the addresses in hash register | |
998 | */ | |
999 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
1000 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
1001 | ||
22bedad3 | 1002 | netdev_for_each_mc_addr(ha, dev) { |
4e831836 | 1003 | /* Only support group multicast for now */ |
22bedad3 | 1004 | if (!(ha->addr[0] & 1)) |
4e831836 SH |
1005 | continue; |
1006 | ||
1007 | /* calculate crc32 value of mac address */ | |
1008 | crc = 0xffffffff; | |
1009 | ||
22bedad3 JP |
1010 | for (i = 0; i < dev->addr_len; i++) { |
1011 | data = ha->addr[i]; | |
4e831836 SH |
1012 | for (bit = 0; bit < 8; bit++, data >>= 1) { |
1013 | crc = (crc >> 1) ^ | |
1014 | (((crc ^ data) & 1) ? CRC32_POLY : 0); | |
1da177e4 LT |
1015 | } |
1016 | } | |
4e831836 SH |
1017 | |
1018 | /* only upper 6 bits (HASH_BITS) are used | |
1019 | * which point to specific bit in he hash registers | |
1020 | */ | |
1021 | hash = (crc >> (32 - HASH_BITS)) & 0x3f; | |
1022 | ||
1023 | if (hash > 31) { | |
1024 | tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
1025 | tmp |= 1 << (hash - 32); | |
1026 | writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
1027 | } else { | |
1028 | tmp = readl(fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
1029 | tmp |= 1 << hash; | |
1030 | writel(tmp, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
1031 | } | |
1da177e4 LT |
1032 | } |
1033 | } | |
1034 | ||
22f6b860 | 1035 | /* Set a MAC change in hardware. */ |
009fda83 SH |
1036 | static int |
1037 | fec_set_mac_address(struct net_device *dev, void *p) | |
1da177e4 | 1038 | { |
f44d6305 | 1039 | struct fec_enet_private *fep = netdev_priv(dev); |
009fda83 SH |
1040 | struct sockaddr *addr = p; |
1041 | ||
1042 | if (!is_valid_ether_addr(addr->sa_data)) | |
1043 | return -EADDRNOTAVAIL; | |
1044 | ||
1045 | memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); | |
1da177e4 | 1046 | |
f44d6305 SH |
1047 | writel(dev->dev_addr[3] | (dev->dev_addr[2] << 8) | |
1048 | (dev->dev_addr[1] << 16) | (dev->dev_addr[0] << 24), | |
1049 | fep->hwp + FEC_ADDR_LOW); | |
1050 | writel((dev->dev_addr[5] << 16) | (dev->dev_addr[4] << 24), | |
7cff0943 | 1051 | fep->hwp + FEC_ADDR_HIGH); |
009fda83 | 1052 | return 0; |
1da177e4 LT |
1053 | } |
1054 | ||
009fda83 SH |
1055 | static const struct net_device_ops fec_netdev_ops = { |
1056 | .ndo_open = fec_enet_open, | |
1057 | .ndo_stop = fec_enet_close, | |
1058 | .ndo_start_xmit = fec_enet_start_xmit, | |
1059 | .ndo_set_multicast_list = set_multicast_list, | |
635ecaa7 | 1060 | .ndo_change_mtu = eth_change_mtu, |
009fda83 SH |
1061 | .ndo_validate_addr = eth_validate_addr, |
1062 | .ndo_tx_timeout = fec_timeout, | |
1063 | .ndo_set_mac_address = fec_set_mac_address, | |
e6b043d5 | 1064 | .ndo_do_ioctl = fec_enet_ioctl, |
009fda83 SH |
1065 | }; |
1066 | ||
1da177e4 LT |
1067 | /* |
1068 | * XXX: We need to clean up on failure exits here. | |
ead73183 SH |
1069 | * |
1070 | * index is only used in legacy code | |
1da177e4 | 1071 | */ |
78abcb13 | 1072 | static int fec_enet_init(struct net_device *dev, int index) |
1da177e4 LT |
1073 | { |
1074 | struct fec_enet_private *fep = netdev_priv(dev); | |
f0b3fbea | 1075 | struct bufdesc *cbd_base; |
633e7533 | 1076 | struct bufdesc *bdp; |
f0b3fbea | 1077 | int i; |
1da177e4 | 1078 | |
8d4dd5cf SH |
1079 | /* Allocate memory for buffer descriptors. */ |
1080 | cbd_base = dma_alloc_coherent(NULL, PAGE_SIZE, &fep->bd_dma, | |
1081 | GFP_KERNEL); | |
1082 | if (!cbd_base) { | |
562d2f8c GU |
1083 | printk("FEC: allocate descriptor memory failed?\n"); |
1084 | return -ENOMEM; | |
1085 | } | |
1086 | ||
3b2b74ca | 1087 | spin_lock_init(&fep->hw_lock); |
3b2b74ca | 1088 | |
1da177e4 | 1089 | fep->index = index; |
f44d6305 | 1090 | fep->hwp = (void __iomem *)dev->base_addr; |
cb84d6e7 | 1091 | fep->netdev = dev; |
1da177e4 | 1092 | |
ead73183 | 1093 | /* Set the Ethernet address */ |
43be6366 | 1094 | #ifdef CONFIG_M5272 |
1da177e4 | 1095 | fec_get_mac(dev); |
ead73183 SH |
1096 | #else |
1097 | { | |
1098 | unsigned long l; | |
f44d6305 | 1099 | l = readl(fep->hwp + FEC_ADDR_LOW); |
ead73183 SH |
1100 | dev->dev_addr[0] = (unsigned char)((l & 0xFF000000) >> 24); |
1101 | dev->dev_addr[1] = (unsigned char)((l & 0x00FF0000) >> 16); | |
1102 | dev->dev_addr[2] = (unsigned char)((l & 0x0000FF00) >> 8); | |
1103 | dev->dev_addr[3] = (unsigned char)((l & 0x000000FF) >> 0); | |
f44d6305 | 1104 | l = readl(fep->hwp + FEC_ADDR_HIGH); |
ead73183 SH |
1105 | dev->dev_addr[4] = (unsigned char)((l & 0xFF000000) >> 24); |
1106 | dev->dev_addr[5] = (unsigned char)((l & 0x00FF0000) >> 16); | |
1107 | } | |
1108 | #endif | |
1da177e4 | 1109 | |
8d4dd5cf | 1110 | /* Set receive and transmit descriptor base. */ |
1da177e4 LT |
1111 | fep->rx_bd_base = cbd_base; |
1112 | fep->tx_bd_base = cbd_base + RX_RING_SIZE; | |
1113 | ||
22f6b860 | 1114 | /* The FEC Ethernet specific entries in the device structure */ |
1da177e4 | 1115 | dev->watchdog_timeo = TX_TIMEOUT; |
009fda83 | 1116 | dev->netdev_ops = &fec_netdev_ops; |
e6b043d5 | 1117 | dev->ethtool_ops = &fec_enet_ethtool_ops; |
633e7533 RH |
1118 | |
1119 | /* Initialize the receive buffer descriptors. */ | |
1120 | bdp = fep->rx_bd_base; | |
1121 | for (i = 0; i < RX_RING_SIZE; i++) { | |
1122 | ||
1123 | /* Initialize the BD for every fragment in the page. */ | |
1124 | bdp->cbd_sc = 0; | |
1125 | bdp++; | |
1126 | } | |
1127 | ||
1128 | /* Set the last buffer to wrap */ | |
1129 | bdp--; | |
1130 | bdp->cbd_sc |= BD_SC_WRAP; | |
1131 | ||
1132 | /* ...and the same for transmit */ | |
1133 | bdp = fep->tx_bd_base; | |
1134 | for (i = 0; i < TX_RING_SIZE; i++) { | |
1135 | ||
1136 | /* Initialize the BD for every fragment in the page. */ | |
1137 | bdp->cbd_sc = 0; | |
1138 | bdp->cbd_bufaddr = 0; | |
1139 | bdp++; | |
1140 | } | |
1141 | ||
1142 | /* Set the last buffer to wrap */ | |
1143 | bdp--; | |
1144 | bdp->cbd_sc |= BD_SC_WRAP; | |
1145 | ||
ead73183 | 1146 | fec_restart(dev, 0); |
1da177e4 | 1147 | |
1da177e4 LT |
1148 | return 0; |
1149 | } | |
1150 | ||
1151 | /* This function is called to start or restart the FEC during a link | |
1152 | * change. This only happens when switching between half and full | |
1153 | * duplex. | |
1154 | */ | |
1155 | static void | |
1156 | fec_restart(struct net_device *dev, int duplex) | |
1157 | { | |
f44d6305 | 1158 | struct fec_enet_private *fep = netdev_priv(dev); |
1da177e4 LT |
1159 | int i; |
1160 | ||
f44d6305 SH |
1161 | /* Whack a reset. We should wait for this. */ |
1162 | writel(1, fep->hwp + FEC_ECNTRL); | |
1da177e4 LT |
1163 | udelay(10); |
1164 | ||
f44d6305 SH |
1165 | /* Clear any outstanding interrupt. */ |
1166 | writel(0xffc00000, fep->hwp + FEC_IEVENT); | |
1da177e4 | 1167 | |
f44d6305 SH |
1168 | /* Reset all multicast. */ |
1169 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_HIGH); | |
1170 | writel(0, fep->hwp + FEC_GRP_HASH_TABLE_LOW); | |
4f1ceb4b SH |
1171 | #ifndef CONFIG_M5272 |
1172 | writel(0, fep->hwp + FEC_HASH_TABLE_HIGH); | |
1173 | writel(0, fep->hwp + FEC_HASH_TABLE_LOW); | |
1174 | #endif | |
1da177e4 | 1175 | |
f44d6305 SH |
1176 | /* Set maximum receive buffer size. */ |
1177 | writel(PKT_MAXBLR_SIZE, fep->hwp + FEC_R_BUFF_SIZE); | |
1da177e4 | 1178 | |
f44d6305 SH |
1179 | /* Set receive and transmit descriptor base. */ |
1180 | writel(fep->bd_dma, fep->hwp + FEC_R_DES_START); | |
2e28532f | 1181 | writel((unsigned long)fep->bd_dma + sizeof(struct bufdesc) * RX_RING_SIZE, |
f44d6305 | 1182 | fep->hwp + FEC_X_DES_START); |
1da177e4 LT |
1183 | |
1184 | fep->dirty_tx = fep->cur_tx = fep->tx_bd_base; | |
1185 | fep->cur_rx = fep->rx_bd_base; | |
1186 | ||
f44d6305 | 1187 | /* Reset SKB transmit buffers. */ |
1da177e4 | 1188 | fep->skb_cur = fep->skb_dirty = 0; |
22f6b860 SH |
1189 | for (i = 0; i <= TX_RING_MOD_MASK; i++) { |
1190 | if (fep->tx_skbuff[i]) { | |
1da177e4 LT |
1191 | dev_kfree_skb_any(fep->tx_skbuff[i]); |
1192 | fep->tx_skbuff[i] = NULL; | |
1193 | } | |
1194 | } | |
1195 | ||
22f6b860 | 1196 | /* Enable MII mode */ |
1da177e4 | 1197 | if (duplex) { |
f44d6305 SH |
1198 | /* MII enable / FD enable */ |
1199 | writel(OPT_FRAME_SIZE | 0x04, fep->hwp + FEC_R_CNTRL); | |
1200 | writel(0x04, fep->hwp + FEC_X_CNTRL); | |
f909b1ef | 1201 | } else { |
f44d6305 SH |
1202 | /* MII enable / No Rcv on Xmit */ |
1203 | writel(OPT_FRAME_SIZE | 0x06, fep->hwp + FEC_R_CNTRL); | |
1204 | writel(0x0, fep->hwp + FEC_X_CNTRL); | |
1da177e4 LT |
1205 | } |
1206 | fep->full_duplex = duplex; | |
1207 | ||
22f6b860 | 1208 | /* Set MII speed */ |
f44d6305 | 1209 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); |
1da177e4 | 1210 | |
5eb32bd0 BS |
1211 | #ifdef FEC_MIIGSK_ENR |
1212 | if (fep->phy_interface == PHY_INTERFACE_MODE_RMII) { | |
1213 | /* disable the gasket and wait */ | |
1214 | writel(0, fep->hwp + FEC_MIIGSK_ENR); | |
1215 | while (readl(fep->hwp + FEC_MIIGSK_ENR) & 4) | |
1216 | udelay(1); | |
1217 | ||
1218 | /* configure the gasket: RMII, 50 MHz, no loopback, no echo */ | |
1219 | writel(1, fep->hwp + FEC_MIIGSK_CFGR); | |
1220 | ||
1221 | /* re-enable the gasket */ | |
1222 | writel(2, fep->hwp + FEC_MIIGSK_ENR); | |
1223 | } | |
1224 | #endif | |
1225 | ||
22f6b860 | 1226 | /* And last, enable the transmit and receive processing */ |
f44d6305 SH |
1227 | writel(2, fep->hwp + FEC_ECNTRL); |
1228 | writel(0, fep->hwp + FEC_R_DES_ACTIVE); | |
6b265293 | 1229 | |
22f6b860 | 1230 | /* Enable interrupts we wish to service */ |
4bee1f9a | 1231 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); |
1da177e4 LT |
1232 | } |
1233 | ||
1234 | static void | |
1235 | fec_stop(struct net_device *dev) | |
1236 | { | |
f44d6305 | 1237 | struct fec_enet_private *fep = netdev_priv(dev); |
1da177e4 | 1238 | |
22f6b860 | 1239 | /* We cannot expect a graceful transmit stop without link !!! */ |
f44d6305 SH |
1240 | if (fep->link) { |
1241 | writel(1, fep->hwp + FEC_X_CNTRL); /* Graceful transmit stop */ | |
677177c5 | 1242 | udelay(10); |
f44d6305 | 1243 | if (!(readl(fep->hwp + FEC_IEVENT) & FEC_ENET_GRA)) |
677177c5 | 1244 | printk("fec_stop : Graceful transmit stop did not complete !\n"); |
f44d6305 | 1245 | } |
1da177e4 | 1246 | |
f44d6305 SH |
1247 | /* Whack a reset. We should wait for this. */ |
1248 | writel(1, fep->hwp + FEC_ECNTRL); | |
1da177e4 | 1249 | udelay(10); |
f44d6305 | 1250 | writel(fep->phy_speed, fep->hwp + FEC_MII_SPEED); |
4bee1f9a | 1251 | writel(FEC_DEFAULT_IMASK, fep->hwp + FEC_IMASK); |
1da177e4 LT |
1252 | } |
1253 | ||
ead73183 SH |
1254 | static int __devinit |
1255 | fec_probe(struct platform_device *pdev) | |
1256 | { | |
1257 | struct fec_enet_private *fep; | |
5eb32bd0 | 1258 | struct fec_platform_data *pdata; |
ead73183 SH |
1259 | struct net_device *ndev; |
1260 | int i, irq, ret = 0; | |
1261 | struct resource *r; | |
1262 | ||
1263 | r = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1264 | if (!r) | |
1265 | return -ENXIO; | |
1266 | ||
1267 | r = request_mem_region(r->start, resource_size(r), pdev->name); | |
1268 | if (!r) | |
1269 | return -EBUSY; | |
1270 | ||
1271 | /* Init network device */ | |
1272 | ndev = alloc_etherdev(sizeof(struct fec_enet_private)); | |
1273 | if (!ndev) | |
1274 | return -ENOMEM; | |
1275 | ||
1276 | SET_NETDEV_DEV(ndev, &pdev->dev); | |
1277 | ||
1278 | /* setup board info structure */ | |
1279 | fep = netdev_priv(ndev); | |
1280 | memset(fep, 0, sizeof(*fep)); | |
1281 | ||
1282 | ndev->base_addr = (unsigned long)ioremap(r->start, resource_size(r)); | |
e6b043d5 | 1283 | fep->pdev = pdev; |
ead73183 SH |
1284 | |
1285 | if (!ndev->base_addr) { | |
1286 | ret = -ENOMEM; | |
1287 | goto failed_ioremap; | |
1288 | } | |
1289 | ||
1290 | platform_set_drvdata(pdev, ndev); | |
1291 | ||
5eb32bd0 BS |
1292 | pdata = pdev->dev.platform_data; |
1293 | if (pdata) | |
1294 | fep->phy_interface = pdata->phy; | |
1295 | ||
ead73183 SH |
1296 | /* This device has up to three irqs on some platforms */ |
1297 | for (i = 0; i < 3; i++) { | |
1298 | irq = platform_get_irq(pdev, i); | |
1299 | if (i && irq < 0) | |
1300 | break; | |
1301 | ret = request_irq(irq, fec_enet_interrupt, IRQF_DISABLED, pdev->name, ndev); | |
1302 | if (ret) { | |
1303 | while (i >= 0) { | |
1304 | irq = platform_get_irq(pdev, i); | |
1305 | free_irq(irq, ndev); | |
1306 | i--; | |
1307 | } | |
1308 | goto failed_irq; | |
1309 | } | |
1310 | } | |
1311 | ||
1312 | fep->clk = clk_get(&pdev->dev, "fec_clk"); | |
1313 | if (IS_ERR(fep->clk)) { | |
1314 | ret = PTR_ERR(fep->clk); | |
1315 | goto failed_clk; | |
1316 | } | |
1317 | clk_enable(fep->clk); | |
1318 | ||
1319 | ret = fec_enet_init(ndev, 0); | |
1320 | if (ret) | |
1321 | goto failed_init; | |
1322 | ||
e6b043d5 BW |
1323 | ret = fec_enet_mii_init(pdev); |
1324 | if (ret) | |
1325 | goto failed_mii_init; | |
1326 | ||
03c698c9 OS |
1327 | /* Carrier starts down, phylib will bring it up */ |
1328 | netif_carrier_off(ndev); | |
1329 | ||
ead73183 SH |
1330 | ret = register_netdev(ndev); |
1331 | if (ret) | |
1332 | goto failed_register; | |
1333 | ||
1334 | return 0; | |
1335 | ||
1336 | failed_register: | |
e6b043d5 BW |
1337 | fec_enet_mii_remove(fep); |
1338 | failed_mii_init: | |
ead73183 SH |
1339 | failed_init: |
1340 | clk_disable(fep->clk); | |
1341 | clk_put(fep->clk); | |
1342 | failed_clk: | |
1343 | for (i = 0; i < 3; i++) { | |
1344 | irq = platform_get_irq(pdev, i); | |
1345 | if (irq > 0) | |
1346 | free_irq(irq, ndev); | |
1347 | } | |
1348 | failed_irq: | |
1349 | iounmap((void __iomem *)ndev->base_addr); | |
1350 | failed_ioremap: | |
1351 | free_netdev(ndev); | |
1352 | ||
1353 | return ret; | |
1354 | } | |
1355 | ||
1356 | static int __devexit | |
1357 | fec_drv_remove(struct platform_device *pdev) | |
1358 | { | |
1359 | struct net_device *ndev = platform_get_drvdata(pdev); | |
1360 | struct fec_enet_private *fep = netdev_priv(ndev); | |
1361 | ||
1362 | platform_set_drvdata(pdev, NULL); | |
1363 | ||
1364 | fec_stop(ndev); | |
e6b043d5 | 1365 | fec_enet_mii_remove(fep); |
ead73183 SH |
1366 | clk_disable(fep->clk); |
1367 | clk_put(fep->clk); | |
1368 | iounmap((void __iomem *)ndev->base_addr); | |
1369 | unregister_netdev(ndev); | |
1370 | free_netdev(ndev); | |
1371 | return 0; | |
1372 | } | |
1373 | ||
59d4289b | 1374 | #ifdef CONFIG_PM |
ead73183 | 1375 | static int |
87cad5c3 | 1376 | fec_suspend(struct device *dev) |
ead73183 | 1377 | { |
87cad5c3 | 1378 | struct net_device *ndev = dev_get_drvdata(dev); |
ead73183 SH |
1379 | struct fec_enet_private *fep; |
1380 | ||
1381 | if (ndev) { | |
1382 | fep = netdev_priv(ndev); | |
e3fe8558 EB |
1383 | if (netif_running(ndev)) |
1384 | fec_enet_close(ndev); | |
1385 | clk_disable(fep->clk); | |
ead73183 SH |
1386 | } |
1387 | return 0; | |
1388 | } | |
1389 | ||
1390 | static int | |
87cad5c3 | 1391 | fec_resume(struct device *dev) |
ead73183 | 1392 | { |
87cad5c3 | 1393 | struct net_device *ndev = dev_get_drvdata(dev); |
e3fe8558 | 1394 | struct fec_enet_private *fep; |
ead73183 SH |
1395 | |
1396 | if (ndev) { | |
e3fe8558 EB |
1397 | fep = netdev_priv(ndev); |
1398 | clk_enable(fep->clk); | |
1399 | if (netif_running(ndev)) | |
1400 | fec_enet_open(ndev); | |
ead73183 SH |
1401 | } |
1402 | return 0; | |
1403 | } | |
1404 | ||
59d4289b DK |
1405 | static const struct dev_pm_ops fec_pm_ops = { |
1406 | .suspend = fec_suspend, | |
1407 | .resume = fec_resume, | |
1408 | .freeze = fec_suspend, | |
1409 | .thaw = fec_resume, | |
1410 | .poweroff = fec_suspend, | |
1411 | .restore = fec_resume, | |
1412 | }; | |
87cad5c3 | 1413 | #endif |
59d4289b | 1414 | |
ead73183 SH |
1415 | static struct platform_driver fec_driver = { |
1416 | .driver = { | |
87cad5c3 EB |
1417 | .name = "fec", |
1418 | .owner = THIS_MODULE, | |
1419 | #ifdef CONFIG_PM | |
1420 | .pm = &fec_pm_ops, | |
1421 | #endif | |
ead73183 | 1422 | }, |
87cad5c3 EB |
1423 | .probe = fec_probe, |
1424 | .remove = __devexit_p(fec_drv_remove), | |
ead73183 SH |
1425 | }; |
1426 | ||
1427 | static int __init | |
1428 | fec_enet_module_init(void) | |
1429 | { | |
1430 | printk(KERN_INFO "FEC Ethernet Driver\n"); | |
1431 | ||
1432 | return platform_driver_register(&fec_driver); | |
1433 | } | |
1434 | ||
1435 | static void __exit | |
1436 | fec_enet_cleanup(void) | |
1437 | { | |
1438 | platform_driver_unregister(&fec_driver); | |
1439 | } | |
1440 | ||
1441 | module_exit(fec_enet_cleanup); | |
1da177e4 LT |
1442 | module_init(fec_enet_module_init); |
1443 | ||
1444 | MODULE_LICENSE("GPL"); |