]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * forcedeth: Ethernet driver for NVIDIA nForce media access controllers. | |
3 | * | |
4 | * Note: This driver is a cleanroom reimplementation based on reverse | |
5 | * engineered documentation written by Carl-Daniel Hailfinger | |
6 | * and Andrew de Quincey. It's neither supported nor endorsed | |
7 | * by NVIDIA Corp. Use at your own risk. | |
8 | * | |
9 | * NVIDIA, nForce and other NVIDIA marks are trademarks or registered | |
10 | * trademarks of NVIDIA Corporation in the United States and other | |
11 | * countries. | |
12 | * | |
13 | * Copyright (C) 2003,4 Manfred Spraul | |
14 | * Copyright (C) 2004 Andrew de Quincey (wol support) | |
15 | * Copyright (C) 2004 Carl-Daniel Hailfinger (invalid MAC handling, insane | |
16 | * IRQ rate fixes, bigendian fixes, cleanups, verification) | |
17 | * Copyright (c) 2004 NVIDIA Corporation | |
18 | * | |
19 | * This program is free software; you can redistribute it and/or modify | |
20 | * it under the terms of the GNU General Public License as published by | |
21 | * the Free Software Foundation; either version 2 of the License, or | |
22 | * (at your option) any later version. | |
23 | * | |
24 | * This program is distributed in the hope that it will be useful, | |
25 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
26 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
27 | * GNU General Public License for more details. | |
28 | * | |
29 | * You should have received a copy of the GNU General Public License | |
30 | * along with this program; if not, write to the Free Software | |
31 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
32 | * | |
33 | * Changelog: | |
34 | * 0.01: 05 Oct 2003: First release that compiles without warnings. | |
35 | * 0.02: 05 Oct 2003: Fix bug for nv_drain_tx: do not try to free NULL skbs. | |
36 | * Check all PCI BARs for the register window. | |
37 | * udelay added to mii_rw. | |
38 | * 0.03: 06 Oct 2003: Initialize dev->irq. | |
39 | * 0.04: 07 Oct 2003: Initialize np->lock, reduce handled irqs, add printks. | |
40 | * 0.05: 09 Oct 2003: printk removed again, irq status print tx_timeout. | |
41 | * 0.06: 10 Oct 2003: MAC Address read updated, pff flag generation updated, | |
42 | * irq mask updated | |
43 | * 0.07: 14 Oct 2003: Further irq mask updates. | |
44 | * 0.08: 20 Oct 2003: rx_desc.Length initialization added, nv_alloc_rx refill | |
45 | * added into irq handler, NULL check for drain_ring. | |
46 | * 0.09: 20 Oct 2003: Basic link speed irq implementation. Only handle the | |
47 | * requested interrupt sources. | |
48 | * 0.10: 20 Oct 2003: First cleanup for release. | |
49 | * 0.11: 21 Oct 2003: hexdump for tx added, rx buffer sizes increased. | |
50 | * MAC Address init fix, set_multicast cleanup. | |
51 | * 0.12: 23 Oct 2003: Cleanups for release. | |
52 | * 0.13: 25 Oct 2003: Limit for concurrent tx packets increased to 10. | |
53 | * Set link speed correctly. start rx before starting | |
54 | * tx (nv_start_rx sets the link speed). | |
55 | * 0.14: 25 Oct 2003: Nic dependant irq mask. | |
56 | * 0.15: 08 Nov 2003: fix smp deadlock with set_multicast_list during | |
57 | * open. | |
58 | * 0.16: 15 Nov 2003: include file cleanup for ppc64, rx buffer size | |
59 | * increased to 1628 bytes. | |
60 | * 0.17: 16 Nov 2003: undo rx buffer size increase. Substract 1 from | |
61 | * the tx length. | |
62 | * 0.18: 17 Nov 2003: fix oops due to late initialization of dev_stats | |
63 | * 0.19: 29 Nov 2003: Handle RxNoBuf, detect & handle invalid mac | |
64 | * addresses, really stop rx if already running | |
65 | * in nv_start_rx, clean up a bit. | |
66 | * 0.20: 07 Dec 2003: alloc fixes | |
67 | * 0.21: 12 Jan 2004: additional alloc fix, nic polling fix. | |
68 | * 0.22: 19 Jan 2004: reprogram timer to a sane rate, avoid lockup | |
69 | * on close. | |
70 | * 0.23: 26 Jan 2004: various small cleanups | |
71 | * 0.24: 27 Feb 2004: make driver even less anonymous in backtraces | |
72 | * 0.25: 09 Mar 2004: wol support | |
73 | * 0.26: 03 Jun 2004: netdriver specific annotation, sparse-related fixes | |
74 | * 0.27: 19 Jun 2004: Gigabit support, new descriptor rings, | |
75 | * added CK804/MCP04 device IDs, code fixes | |
76 | * for registers, link status and other minor fixes. | |
77 | * 0.28: 21 Jun 2004: Big cleanup, making driver mostly endian safe | |
78 | * 0.29: 31 Aug 2004: Add backup timer for link change notification. | |
79 | * 0.30: 25 Sep 2004: rx checksum support for nf 250 Gb. Add rx reset | |
80 | * into nv_close, otherwise reenabling for wol can | |
81 | * cause DMA to kfree'd memory. | |
82 | * 0.31: 14 Nov 2004: ethtool support for getting/setting link | |
83 | * capabilities. | |
22c6d143 | 84 | * 0.32: 16 Apr 2005: RX_ERROR4 handling added. |
8f767fc8 MS |
85 | * 0.33: 16 May 2005: Support for MCP51 added. |
86 | * 0.34: 18 Jun 2005: Add DEV_NEED_LINKTIMER to all nForce nics. | |
f49d16ef | 87 | * 0.35: 26 Jun 2005: Support for MCP55 added. |
dc8216c1 MS |
88 | * 0.36: 28 Jun 2005: Add jumbo frame support. |
89 | * 0.37: 10 Jul 2005: Additional ethtool support, cleanup of pci id list | |
1da177e4 LT |
90 | * |
91 | * Known bugs: | |
92 | * We suspect that on some hardware no TX done interrupts are generated. | |
93 | * This means recovery from netif_stop_queue only happens if the hw timer | |
94 | * interrupt fires (100 times/second, configurable with NVREG_POLL_DEFAULT) | |
95 | * and the timer is active in the IRQMask, or if a rx packet arrives by chance. | |
96 | * If your hardware reliably generates tx done interrupts, then you can remove | |
97 | * DEV_NEED_TIMERIRQ from the driver_data flags. | |
98 | * DEV_NEED_TIMERIRQ will not harm you on sane hardware, only generating a few | |
99 | * superfluous timer interrupts from the nic. | |
100 | */ | |
dc8216c1 | 101 | #define FORCEDETH_VERSION "0.37" |
1da177e4 LT |
102 | #define DRV_NAME "forcedeth" |
103 | ||
104 | #include <linux/module.h> | |
105 | #include <linux/types.h> | |
106 | #include <linux/pci.h> | |
107 | #include <linux/interrupt.h> | |
108 | #include <linux/netdevice.h> | |
109 | #include <linux/etherdevice.h> | |
110 | #include <linux/delay.h> | |
111 | #include <linux/spinlock.h> | |
112 | #include <linux/ethtool.h> | |
113 | #include <linux/timer.h> | |
114 | #include <linux/skbuff.h> | |
115 | #include <linux/mii.h> | |
116 | #include <linux/random.h> | |
117 | #include <linux/init.h> | |
22c6d143 | 118 | #include <linux/if_vlan.h> |
1da177e4 LT |
119 | |
120 | #include <asm/irq.h> | |
121 | #include <asm/io.h> | |
122 | #include <asm/uaccess.h> | |
123 | #include <asm/system.h> | |
124 | ||
125 | #if 0 | |
126 | #define dprintk printk | |
127 | #else | |
128 | #define dprintk(x...) do { } while (0) | |
129 | #endif | |
130 | ||
131 | ||
132 | /* | |
133 | * Hardware access: | |
134 | */ | |
135 | ||
136 | #define DEV_NEED_LASTPACKET1 0x0001 /* set LASTPACKET1 in tx flags */ | |
137 | #define DEV_IRQMASK_1 0x0002 /* use NVREG_IRQMASK_WANTED_1 for irq mask */ | |
138 | #define DEV_IRQMASK_2 0x0004 /* use NVREG_IRQMASK_WANTED_2 for irq mask */ | |
139 | #define DEV_NEED_TIMERIRQ 0x0008 /* set the timer irq flag in the irq mask */ | |
140 | #define DEV_NEED_LINKTIMER 0x0010 /* poll link settings. Relies on the timer irq */ | |
dc8216c1 | 141 | #define DEV_HAS_LARGEDESC 0x0020 /* device supports jumbo frames and needs packet format 2 */ |
1da177e4 LT |
142 | |
143 | enum { | |
144 | NvRegIrqStatus = 0x000, | |
145 | #define NVREG_IRQSTAT_MIIEVENT 0x040 | |
146 | #define NVREG_IRQSTAT_MASK 0x1ff | |
147 | NvRegIrqMask = 0x004, | |
148 | #define NVREG_IRQ_RX_ERROR 0x0001 | |
149 | #define NVREG_IRQ_RX 0x0002 | |
150 | #define NVREG_IRQ_RX_NOBUF 0x0004 | |
151 | #define NVREG_IRQ_TX_ERR 0x0008 | |
152 | #define NVREG_IRQ_TX2 0x0010 | |
153 | #define NVREG_IRQ_TIMER 0x0020 | |
154 | #define NVREG_IRQ_LINK 0x0040 | |
155 | #define NVREG_IRQ_TX1 0x0100 | |
156 | #define NVREG_IRQMASK_WANTED_1 0x005f | |
157 | #define NVREG_IRQMASK_WANTED_2 0x0147 | |
158 | #define NVREG_IRQ_UNKNOWN (~(NVREG_IRQ_RX_ERROR|NVREG_IRQ_RX|NVREG_IRQ_RX_NOBUF|NVREG_IRQ_TX_ERR|NVREG_IRQ_TX2|NVREG_IRQ_TIMER|NVREG_IRQ_LINK|NVREG_IRQ_TX1)) | |
159 | ||
160 | NvRegUnknownSetupReg6 = 0x008, | |
161 | #define NVREG_UNKSETUP6_VAL 3 | |
162 | ||
163 | /* | |
164 | * NVREG_POLL_DEFAULT is the interval length of the timer source on the nic | |
165 | * NVREG_POLL_DEFAULT=97 would result in an interval length of 1 ms | |
166 | */ | |
167 | NvRegPollingInterval = 0x00c, | |
168 | #define NVREG_POLL_DEFAULT 970 | |
169 | NvRegMisc1 = 0x080, | |
170 | #define NVREG_MISC1_HD 0x02 | |
171 | #define NVREG_MISC1_FORCE 0x3b0f3c | |
172 | ||
173 | NvRegTransmitterControl = 0x084, | |
174 | #define NVREG_XMITCTL_START 0x01 | |
175 | NvRegTransmitterStatus = 0x088, | |
176 | #define NVREG_XMITSTAT_BUSY 0x01 | |
177 | ||
178 | NvRegPacketFilterFlags = 0x8c, | |
179 | #define NVREG_PFF_ALWAYS 0x7F0008 | |
180 | #define NVREG_PFF_PROMISC 0x80 | |
181 | #define NVREG_PFF_MYADDR 0x20 | |
182 | ||
183 | NvRegOffloadConfig = 0x90, | |
184 | #define NVREG_OFFLOAD_HOMEPHY 0x601 | |
185 | #define NVREG_OFFLOAD_NORMAL RX_NIC_BUFSIZE | |
186 | NvRegReceiverControl = 0x094, | |
187 | #define NVREG_RCVCTL_START 0x01 | |
188 | NvRegReceiverStatus = 0x98, | |
189 | #define NVREG_RCVSTAT_BUSY 0x01 | |
190 | ||
191 | NvRegRandomSeed = 0x9c, | |
192 | #define NVREG_RNDSEED_MASK 0x00ff | |
193 | #define NVREG_RNDSEED_FORCE 0x7f00 | |
194 | #define NVREG_RNDSEED_FORCE2 0x2d00 | |
195 | #define NVREG_RNDSEED_FORCE3 0x7400 | |
196 | ||
197 | NvRegUnknownSetupReg1 = 0xA0, | |
198 | #define NVREG_UNKSETUP1_VAL 0x16070f | |
199 | NvRegUnknownSetupReg2 = 0xA4, | |
200 | #define NVREG_UNKSETUP2_VAL 0x16 | |
201 | NvRegMacAddrA = 0xA8, | |
202 | NvRegMacAddrB = 0xAC, | |
203 | NvRegMulticastAddrA = 0xB0, | |
204 | #define NVREG_MCASTADDRA_FORCE 0x01 | |
205 | NvRegMulticastAddrB = 0xB4, | |
206 | NvRegMulticastMaskA = 0xB8, | |
207 | NvRegMulticastMaskB = 0xBC, | |
208 | ||
209 | NvRegPhyInterface = 0xC0, | |
210 | #define PHY_RGMII 0x10000000 | |
211 | ||
212 | NvRegTxRingPhysAddr = 0x100, | |
213 | NvRegRxRingPhysAddr = 0x104, | |
214 | NvRegRingSizes = 0x108, | |
215 | #define NVREG_RINGSZ_TXSHIFT 0 | |
216 | #define NVREG_RINGSZ_RXSHIFT 16 | |
217 | NvRegUnknownTransmitterReg = 0x10c, | |
218 | NvRegLinkSpeed = 0x110, | |
219 | #define NVREG_LINKSPEED_FORCE 0x10000 | |
220 | #define NVREG_LINKSPEED_10 1000 | |
221 | #define NVREG_LINKSPEED_100 100 | |
222 | #define NVREG_LINKSPEED_1000 50 | |
223 | #define NVREG_LINKSPEED_MASK (0xFFF) | |
224 | NvRegUnknownSetupReg5 = 0x130, | |
225 | #define NVREG_UNKSETUP5_BIT31 (1<<31) | |
226 | NvRegUnknownSetupReg3 = 0x13c, | |
227 | #define NVREG_UNKSETUP3_VAL1 0x200010 | |
228 | NvRegTxRxControl = 0x144, | |
229 | #define NVREG_TXRXCTL_KICK 0x0001 | |
230 | #define NVREG_TXRXCTL_BIT1 0x0002 | |
231 | #define NVREG_TXRXCTL_BIT2 0x0004 | |
232 | #define NVREG_TXRXCTL_IDLE 0x0008 | |
233 | #define NVREG_TXRXCTL_RESET 0x0010 | |
234 | #define NVREG_TXRXCTL_RXCHECK 0x0400 | |
235 | NvRegMIIStatus = 0x180, | |
236 | #define NVREG_MIISTAT_ERROR 0x0001 | |
237 | #define NVREG_MIISTAT_LINKCHANGE 0x0008 | |
238 | #define NVREG_MIISTAT_MASK 0x000f | |
239 | #define NVREG_MIISTAT_MASK2 0x000f | |
240 | NvRegUnknownSetupReg4 = 0x184, | |
241 | #define NVREG_UNKSETUP4_VAL 8 | |
242 | ||
243 | NvRegAdapterControl = 0x188, | |
244 | #define NVREG_ADAPTCTL_START 0x02 | |
245 | #define NVREG_ADAPTCTL_LINKUP 0x04 | |
246 | #define NVREG_ADAPTCTL_PHYVALID 0x40000 | |
247 | #define NVREG_ADAPTCTL_RUNNING 0x100000 | |
248 | #define NVREG_ADAPTCTL_PHYSHIFT 24 | |
249 | NvRegMIISpeed = 0x18c, | |
250 | #define NVREG_MIISPEED_BIT8 (1<<8) | |
251 | #define NVREG_MIIDELAY 5 | |
252 | NvRegMIIControl = 0x190, | |
253 | #define NVREG_MIICTL_INUSE 0x08000 | |
254 | #define NVREG_MIICTL_WRITE 0x00400 | |
255 | #define NVREG_MIICTL_ADDRSHIFT 5 | |
256 | NvRegMIIData = 0x194, | |
257 | NvRegWakeUpFlags = 0x200, | |
258 | #define NVREG_WAKEUPFLAGS_VAL 0x7770 | |
259 | #define NVREG_WAKEUPFLAGS_BUSYSHIFT 24 | |
260 | #define NVREG_WAKEUPFLAGS_ENABLESHIFT 16 | |
261 | #define NVREG_WAKEUPFLAGS_D3SHIFT 12 | |
262 | #define NVREG_WAKEUPFLAGS_D2SHIFT 8 | |
263 | #define NVREG_WAKEUPFLAGS_D1SHIFT 4 | |
264 | #define NVREG_WAKEUPFLAGS_D0SHIFT 0 | |
265 | #define NVREG_WAKEUPFLAGS_ACCEPT_MAGPAT 0x01 | |
266 | #define NVREG_WAKEUPFLAGS_ACCEPT_WAKEUPPAT 0x02 | |
267 | #define NVREG_WAKEUPFLAGS_ACCEPT_LINKCHANGE 0x04 | |
268 | #define NVREG_WAKEUPFLAGS_ENABLE 0x1111 | |
269 | ||
270 | NvRegPatternCRC = 0x204, | |
271 | NvRegPatternMask = 0x208, | |
272 | NvRegPowerCap = 0x268, | |
273 | #define NVREG_POWERCAP_D3SUPP (1<<30) | |
274 | #define NVREG_POWERCAP_D2SUPP (1<<26) | |
275 | #define NVREG_POWERCAP_D1SUPP (1<<25) | |
276 | NvRegPowerState = 0x26c, | |
277 | #define NVREG_POWERSTATE_POWEREDUP 0x8000 | |
278 | #define NVREG_POWERSTATE_VALID 0x0100 | |
279 | #define NVREG_POWERSTATE_MASK 0x0003 | |
280 | #define NVREG_POWERSTATE_D0 0x0000 | |
281 | #define NVREG_POWERSTATE_D1 0x0001 | |
282 | #define NVREG_POWERSTATE_D2 0x0002 | |
283 | #define NVREG_POWERSTATE_D3 0x0003 | |
284 | }; | |
285 | ||
286 | /* Big endian: should work, but is untested */ | |
287 | struct ring_desc { | |
288 | u32 PacketBuffer; | |
289 | u32 FlagLen; | |
290 | }; | |
291 | ||
292 | #define FLAG_MASK_V1 0xffff0000 | |
293 | #define FLAG_MASK_V2 0xffffc000 | |
294 | #define LEN_MASK_V1 (0xffffffff ^ FLAG_MASK_V1) | |
295 | #define LEN_MASK_V2 (0xffffffff ^ FLAG_MASK_V2) | |
296 | ||
297 | #define NV_TX_LASTPACKET (1<<16) | |
298 | #define NV_TX_RETRYERROR (1<<19) | |
299 | #define NV_TX_LASTPACKET1 (1<<24) | |
300 | #define NV_TX_DEFERRED (1<<26) | |
301 | #define NV_TX_CARRIERLOST (1<<27) | |
302 | #define NV_TX_LATECOLLISION (1<<28) | |
303 | #define NV_TX_UNDERFLOW (1<<29) | |
304 | #define NV_TX_ERROR (1<<30) | |
305 | #define NV_TX_VALID (1<<31) | |
306 | ||
307 | #define NV_TX2_LASTPACKET (1<<29) | |
308 | #define NV_TX2_RETRYERROR (1<<18) | |
309 | #define NV_TX2_LASTPACKET1 (1<<23) | |
310 | #define NV_TX2_DEFERRED (1<<25) | |
311 | #define NV_TX2_CARRIERLOST (1<<26) | |
312 | #define NV_TX2_LATECOLLISION (1<<27) | |
313 | #define NV_TX2_UNDERFLOW (1<<28) | |
314 | /* error and valid are the same for both */ | |
315 | #define NV_TX2_ERROR (1<<30) | |
316 | #define NV_TX2_VALID (1<<31) | |
317 | ||
318 | #define NV_RX_DESCRIPTORVALID (1<<16) | |
319 | #define NV_RX_MISSEDFRAME (1<<17) | |
320 | #define NV_RX_SUBSTRACT1 (1<<18) | |
321 | #define NV_RX_ERROR1 (1<<23) | |
322 | #define NV_RX_ERROR2 (1<<24) | |
323 | #define NV_RX_ERROR3 (1<<25) | |
324 | #define NV_RX_ERROR4 (1<<26) | |
325 | #define NV_RX_CRCERR (1<<27) | |
326 | #define NV_RX_OVERFLOW (1<<28) | |
327 | #define NV_RX_FRAMINGERR (1<<29) | |
328 | #define NV_RX_ERROR (1<<30) | |
329 | #define NV_RX_AVAIL (1<<31) | |
330 | ||
331 | #define NV_RX2_CHECKSUMMASK (0x1C000000) | |
332 | #define NV_RX2_CHECKSUMOK1 (0x10000000) | |
333 | #define NV_RX2_CHECKSUMOK2 (0x14000000) | |
334 | #define NV_RX2_CHECKSUMOK3 (0x18000000) | |
335 | #define NV_RX2_DESCRIPTORVALID (1<<29) | |
336 | #define NV_RX2_SUBSTRACT1 (1<<25) | |
337 | #define NV_RX2_ERROR1 (1<<18) | |
338 | #define NV_RX2_ERROR2 (1<<19) | |
339 | #define NV_RX2_ERROR3 (1<<20) | |
340 | #define NV_RX2_ERROR4 (1<<21) | |
341 | #define NV_RX2_CRCERR (1<<22) | |
342 | #define NV_RX2_OVERFLOW (1<<23) | |
343 | #define NV_RX2_FRAMINGERR (1<<24) | |
344 | /* error and avail are the same for both */ | |
345 | #define NV_RX2_ERROR (1<<30) | |
346 | #define NV_RX2_AVAIL (1<<31) | |
347 | ||
348 | /* Miscelaneous hardware related defines: */ | |
349 | #define NV_PCI_REGSZ 0x270 | |
350 | ||
351 | /* various timeout delays: all in usec */ | |
352 | #define NV_TXRX_RESET_DELAY 4 | |
353 | #define NV_TXSTOP_DELAY1 10 | |
354 | #define NV_TXSTOP_DELAY1MAX 500000 | |
355 | #define NV_TXSTOP_DELAY2 100 | |
356 | #define NV_RXSTOP_DELAY1 10 | |
357 | #define NV_RXSTOP_DELAY1MAX 500000 | |
358 | #define NV_RXSTOP_DELAY2 100 | |
359 | #define NV_SETUP5_DELAY 5 | |
360 | #define NV_SETUP5_DELAYMAX 50000 | |
361 | #define NV_POWERUP_DELAY 5 | |
362 | #define NV_POWERUP_DELAYMAX 5000 | |
363 | #define NV_MIIBUSY_DELAY 50 | |
364 | #define NV_MIIPHY_DELAY 10 | |
365 | #define NV_MIIPHY_DELAYMAX 10000 | |
366 | ||
367 | #define NV_WAKEUPPATTERNS 5 | |
368 | #define NV_WAKEUPMASKENTRIES 4 | |
369 | ||
370 | /* General driver defaults */ | |
371 | #define NV_WATCHDOG_TIMEO (5*HZ) | |
372 | ||
373 | #define RX_RING 128 | |
374 | #define TX_RING 64 | |
375 | /* | |
376 | * If your nic mysteriously hangs then try to reduce the limits | |
377 | * to 1/0: It might be required to set NV_TX_LASTPACKET in the | |
378 | * last valid ring entry. But this would be impossible to | |
379 | * implement - probably a disassembly error. | |
380 | */ | |
381 | #define TX_LIMIT_STOP 63 | |
382 | #define TX_LIMIT_START 62 | |
383 | ||
384 | /* rx/tx mac addr + type + vlan + align + slack*/ | |
d81c0983 MS |
385 | #define NV_RX_HEADERS (64) |
386 | /* even more slack. */ | |
387 | #define NV_RX_ALLOC_PAD (64) | |
388 | ||
389 | /* maximum mtu size */ | |
390 | #define NV_PKTLIMIT_1 ETH_DATA_LEN /* hard limit not known */ | |
391 | #define NV_PKTLIMIT_2 9100 /* Actual limit according to NVidia: 9202 */ | |
1da177e4 LT |
392 | |
393 | #define OOM_REFILL (1+HZ/20) | |
394 | #define POLL_WAIT (1+HZ/100) | |
395 | #define LINK_TIMEOUT (3*HZ) | |
396 | ||
397 | /* | |
398 | * desc_ver values: | |
399 | * This field has two purposes: | |
400 | * - Newer nics uses a different ring layout. The layout is selected by | |
401 | * comparing np->desc_ver with DESC_VER_xy. | |
402 | * - It contains bits that are forced on when writing to NvRegTxRxControl. | |
403 | */ | |
404 | #define DESC_VER_1 0x0 | |
405 | #define DESC_VER_2 (0x02100|NVREG_TXRXCTL_RXCHECK) | |
406 | ||
407 | /* PHY defines */ | |
408 | #define PHY_OUI_MARVELL 0x5043 | |
409 | #define PHY_OUI_CICADA 0x03f1 | |
410 | #define PHYID1_OUI_MASK 0x03ff | |
411 | #define PHYID1_OUI_SHFT 6 | |
412 | #define PHYID2_OUI_MASK 0xfc00 | |
413 | #define PHYID2_OUI_SHFT 10 | |
414 | #define PHY_INIT1 0x0f000 | |
415 | #define PHY_INIT2 0x0e00 | |
416 | #define PHY_INIT3 0x01000 | |
417 | #define PHY_INIT4 0x0200 | |
418 | #define PHY_INIT5 0x0004 | |
419 | #define PHY_INIT6 0x02000 | |
420 | #define PHY_GIGABIT 0x0100 | |
421 | ||
422 | #define PHY_TIMEOUT 0x1 | |
423 | #define PHY_ERROR 0x2 | |
424 | ||
425 | #define PHY_100 0x1 | |
426 | #define PHY_1000 0x2 | |
427 | #define PHY_HALF 0x100 | |
428 | ||
429 | /* FIXME: MII defines that should be added to <linux/mii.h> */ | |
430 | #define MII_1000BT_CR 0x09 | |
431 | #define MII_1000BT_SR 0x0a | |
432 | #define ADVERTISE_1000FULL 0x0200 | |
433 | #define ADVERTISE_1000HALF 0x0100 | |
434 | #define LPA_1000FULL 0x0800 | |
435 | #define LPA_1000HALF 0x0400 | |
436 | ||
437 | ||
438 | /* | |
439 | * SMP locking: | |
440 | * All hardware access under dev->priv->lock, except the performance | |
441 | * critical parts: | |
442 | * - rx is (pseudo-) lockless: it relies on the single-threading provided | |
443 | * by the arch code for interrupts. | |
444 | * - tx setup is lockless: it relies on dev->xmit_lock. Actual submission | |
445 | * needs dev->priv->lock :-( | |
446 | * - set_multicast_list: preparation lockless, relies on dev->xmit_lock. | |
447 | */ | |
448 | ||
449 | /* in dev: base, irq */ | |
450 | struct fe_priv { | |
451 | spinlock_t lock; | |
452 | ||
453 | /* General data: | |
454 | * Locking: spin_lock(&np->lock); */ | |
455 | struct net_device_stats stats; | |
456 | int in_shutdown; | |
457 | u32 linkspeed; | |
458 | int duplex; | |
459 | int autoneg; | |
460 | int fixed_mode; | |
461 | int phyaddr; | |
462 | int wolenabled; | |
463 | unsigned int phy_oui; | |
464 | u16 gigabit; | |
465 | ||
466 | /* General data: RO fields */ | |
467 | dma_addr_t ring_addr; | |
468 | struct pci_dev *pci_dev; | |
469 | u32 orig_mac[2]; | |
470 | u32 irqmask; | |
471 | u32 desc_ver; | |
472 | ||
473 | void __iomem *base; | |
474 | ||
475 | /* rx specific fields. | |
476 | * Locking: Within irq hander or disable_irq+spin_lock(&np->lock); | |
477 | */ | |
478 | struct ring_desc *rx_ring; | |
479 | unsigned int cur_rx, refill_rx; | |
480 | struct sk_buff *rx_skbuff[RX_RING]; | |
481 | dma_addr_t rx_dma[RX_RING]; | |
482 | unsigned int rx_buf_sz; | |
d81c0983 | 483 | unsigned int pkt_limit; |
1da177e4 LT |
484 | struct timer_list oom_kick; |
485 | struct timer_list nic_poll; | |
486 | ||
487 | /* media detection workaround. | |
488 | * Locking: Within irq hander or disable_irq+spin_lock(&np->lock); | |
489 | */ | |
490 | int need_linktimer; | |
491 | unsigned long link_timeout; | |
492 | /* | |
493 | * tx specific fields. | |
494 | */ | |
495 | struct ring_desc *tx_ring; | |
496 | unsigned int next_tx, nic_tx; | |
497 | struct sk_buff *tx_skbuff[TX_RING]; | |
498 | dma_addr_t tx_dma[TX_RING]; | |
499 | u32 tx_flags; | |
500 | }; | |
501 | ||
502 | /* | |
503 | * Maximum number of loops until we assume that a bit in the irq mask | |
504 | * is stuck. Overridable with module param. | |
505 | */ | |
506 | static int max_interrupt_work = 5; | |
507 | ||
508 | static inline struct fe_priv *get_nvpriv(struct net_device *dev) | |
509 | { | |
510 | return netdev_priv(dev); | |
511 | } | |
512 | ||
513 | static inline u8 __iomem *get_hwbase(struct net_device *dev) | |
514 | { | |
515 | return get_nvpriv(dev)->base; | |
516 | } | |
517 | ||
518 | static inline void pci_push(u8 __iomem *base) | |
519 | { | |
520 | /* force out pending posted writes */ | |
521 | readl(base); | |
522 | } | |
523 | ||
524 | static inline u32 nv_descr_getlength(struct ring_desc *prd, u32 v) | |
525 | { | |
526 | return le32_to_cpu(prd->FlagLen) | |
527 | & ((v == DESC_VER_1) ? LEN_MASK_V1 : LEN_MASK_V2); | |
528 | } | |
529 | ||
530 | static int reg_delay(struct net_device *dev, int offset, u32 mask, u32 target, | |
531 | int delay, int delaymax, const char *msg) | |
532 | { | |
533 | u8 __iomem *base = get_hwbase(dev); | |
534 | ||
535 | pci_push(base); | |
536 | do { | |
537 | udelay(delay); | |
538 | delaymax -= delay; | |
539 | if (delaymax < 0) { | |
540 | if (msg) | |
541 | printk(msg); | |
542 | return 1; | |
543 | } | |
544 | } while ((readl(base + offset) & mask) != target); | |
545 | return 0; | |
546 | } | |
547 | ||
548 | #define MII_READ (-1) | |
549 | /* mii_rw: read/write a register on the PHY. | |
550 | * | |
551 | * Caller must guarantee serialization | |
552 | */ | |
553 | static int mii_rw(struct net_device *dev, int addr, int miireg, int value) | |
554 | { | |
555 | u8 __iomem *base = get_hwbase(dev); | |
556 | u32 reg; | |
557 | int retval; | |
558 | ||
559 | writel(NVREG_MIISTAT_MASK, base + NvRegMIIStatus); | |
560 | ||
561 | reg = readl(base + NvRegMIIControl); | |
562 | if (reg & NVREG_MIICTL_INUSE) { | |
563 | writel(NVREG_MIICTL_INUSE, base + NvRegMIIControl); | |
564 | udelay(NV_MIIBUSY_DELAY); | |
565 | } | |
566 | ||
567 | reg = (addr << NVREG_MIICTL_ADDRSHIFT) | miireg; | |
568 | if (value != MII_READ) { | |
569 | writel(value, base + NvRegMIIData); | |
570 | reg |= NVREG_MIICTL_WRITE; | |
571 | } | |
572 | writel(reg, base + NvRegMIIControl); | |
573 | ||
574 | if (reg_delay(dev, NvRegMIIControl, NVREG_MIICTL_INUSE, 0, | |
575 | NV_MIIPHY_DELAY, NV_MIIPHY_DELAYMAX, NULL)) { | |
576 | dprintk(KERN_DEBUG "%s: mii_rw of reg %d at PHY %d timed out.\n", | |
577 | dev->name, miireg, addr); | |
578 | retval = -1; | |
579 | } else if (value != MII_READ) { | |
580 | /* it was a write operation - fewer failures are detectable */ | |
581 | dprintk(KERN_DEBUG "%s: mii_rw wrote 0x%x to reg %d at PHY %d\n", | |
582 | dev->name, value, miireg, addr); | |
583 | retval = 0; | |
584 | } else if (readl(base + NvRegMIIStatus) & NVREG_MIISTAT_ERROR) { | |
585 | dprintk(KERN_DEBUG "%s: mii_rw of reg %d at PHY %d failed.\n", | |
586 | dev->name, miireg, addr); | |
587 | retval = -1; | |
588 | } else { | |
589 | retval = readl(base + NvRegMIIData); | |
590 | dprintk(KERN_DEBUG "%s: mii_rw read from reg %d at PHY %d: 0x%x.\n", | |
591 | dev->name, miireg, addr, retval); | |
592 | } | |
593 | ||
594 | return retval; | |
595 | } | |
596 | ||
597 | static int phy_reset(struct net_device *dev) | |
598 | { | |
599 | struct fe_priv *np = get_nvpriv(dev); | |
600 | u32 miicontrol; | |
601 | unsigned int tries = 0; | |
602 | ||
603 | miicontrol = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
604 | miicontrol |= BMCR_RESET; | |
605 | if (mii_rw(dev, np->phyaddr, MII_BMCR, miicontrol)) { | |
606 | return -1; | |
607 | } | |
608 | ||
609 | /* wait for 500ms */ | |
610 | msleep(500); | |
611 | ||
612 | /* must wait till reset is deasserted */ | |
613 | while (miicontrol & BMCR_RESET) { | |
614 | msleep(10); | |
615 | miicontrol = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
616 | /* FIXME: 100 tries seem excessive */ | |
617 | if (tries++ > 100) | |
618 | return -1; | |
619 | } | |
620 | return 0; | |
621 | } | |
622 | ||
623 | static int phy_init(struct net_device *dev) | |
624 | { | |
625 | struct fe_priv *np = get_nvpriv(dev); | |
626 | u8 __iomem *base = get_hwbase(dev); | |
627 | u32 phyinterface, phy_reserved, mii_status, mii_control, mii_control_1000,reg; | |
628 | ||
629 | /* set advertise register */ | |
630 | reg = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
631 | reg |= (ADVERTISE_10HALF|ADVERTISE_10FULL|ADVERTISE_100HALF|ADVERTISE_100FULL|0x800|0x400); | |
632 | if (mii_rw(dev, np->phyaddr, MII_ADVERTISE, reg)) { | |
633 | printk(KERN_INFO "%s: phy write to advertise failed.\n", pci_name(np->pci_dev)); | |
634 | return PHY_ERROR; | |
635 | } | |
636 | ||
637 | /* get phy interface type */ | |
638 | phyinterface = readl(base + NvRegPhyInterface); | |
639 | ||
640 | /* see if gigabit phy */ | |
641 | mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
642 | if (mii_status & PHY_GIGABIT) { | |
643 | np->gigabit = PHY_GIGABIT; | |
644 | mii_control_1000 = mii_rw(dev, np->phyaddr, MII_1000BT_CR, MII_READ); | |
645 | mii_control_1000 &= ~ADVERTISE_1000HALF; | |
646 | if (phyinterface & PHY_RGMII) | |
647 | mii_control_1000 |= ADVERTISE_1000FULL; | |
648 | else | |
649 | mii_control_1000 &= ~ADVERTISE_1000FULL; | |
650 | ||
651 | if (mii_rw(dev, np->phyaddr, MII_1000BT_CR, mii_control_1000)) { | |
652 | printk(KERN_INFO "%s: phy init failed.\n", pci_name(np->pci_dev)); | |
653 | return PHY_ERROR; | |
654 | } | |
655 | } | |
656 | else | |
657 | np->gigabit = 0; | |
658 | ||
659 | /* reset the phy */ | |
660 | if (phy_reset(dev)) { | |
661 | printk(KERN_INFO "%s: phy reset failed\n", pci_name(np->pci_dev)); | |
662 | return PHY_ERROR; | |
663 | } | |
664 | ||
665 | /* phy vendor specific configuration */ | |
666 | if ((np->phy_oui == PHY_OUI_CICADA) && (phyinterface & PHY_RGMII) ) { | |
667 | phy_reserved = mii_rw(dev, np->phyaddr, MII_RESV1, MII_READ); | |
668 | phy_reserved &= ~(PHY_INIT1 | PHY_INIT2); | |
669 | phy_reserved |= (PHY_INIT3 | PHY_INIT4); | |
670 | if (mii_rw(dev, np->phyaddr, MII_RESV1, phy_reserved)) { | |
671 | printk(KERN_INFO "%s: phy init failed.\n", pci_name(np->pci_dev)); | |
672 | return PHY_ERROR; | |
673 | } | |
674 | phy_reserved = mii_rw(dev, np->phyaddr, MII_NCONFIG, MII_READ); | |
675 | phy_reserved |= PHY_INIT5; | |
676 | if (mii_rw(dev, np->phyaddr, MII_NCONFIG, phy_reserved)) { | |
677 | printk(KERN_INFO "%s: phy init failed.\n", pci_name(np->pci_dev)); | |
678 | return PHY_ERROR; | |
679 | } | |
680 | } | |
681 | if (np->phy_oui == PHY_OUI_CICADA) { | |
682 | phy_reserved = mii_rw(dev, np->phyaddr, MII_SREVISION, MII_READ); | |
683 | phy_reserved |= PHY_INIT6; | |
684 | if (mii_rw(dev, np->phyaddr, MII_SREVISION, phy_reserved)) { | |
685 | printk(KERN_INFO "%s: phy init failed.\n", pci_name(np->pci_dev)); | |
686 | return PHY_ERROR; | |
687 | } | |
688 | } | |
689 | ||
690 | /* restart auto negotiation */ | |
691 | mii_control = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
692 | mii_control |= (BMCR_ANRESTART | BMCR_ANENABLE); | |
693 | if (mii_rw(dev, np->phyaddr, MII_BMCR, mii_control)) { | |
694 | return PHY_ERROR; | |
695 | } | |
696 | ||
697 | return 0; | |
698 | } | |
699 | ||
700 | static void nv_start_rx(struct net_device *dev) | |
701 | { | |
702 | struct fe_priv *np = get_nvpriv(dev); | |
703 | u8 __iomem *base = get_hwbase(dev); | |
704 | ||
705 | dprintk(KERN_DEBUG "%s: nv_start_rx\n", dev->name); | |
706 | /* Already running? Stop it. */ | |
707 | if (readl(base + NvRegReceiverControl) & NVREG_RCVCTL_START) { | |
708 | writel(0, base + NvRegReceiverControl); | |
709 | pci_push(base); | |
710 | } | |
711 | writel(np->linkspeed, base + NvRegLinkSpeed); | |
712 | pci_push(base); | |
713 | writel(NVREG_RCVCTL_START, base + NvRegReceiverControl); | |
714 | dprintk(KERN_DEBUG "%s: nv_start_rx to duplex %d, speed 0x%08x.\n", | |
715 | dev->name, np->duplex, np->linkspeed); | |
716 | pci_push(base); | |
717 | } | |
718 | ||
719 | static void nv_stop_rx(struct net_device *dev) | |
720 | { | |
721 | u8 __iomem *base = get_hwbase(dev); | |
722 | ||
723 | dprintk(KERN_DEBUG "%s: nv_stop_rx\n", dev->name); | |
724 | writel(0, base + NvRegReceiverControl); | |
725 | reg_delay(dev, NvRegReceiverStatus, NVREG_RCVSTAT_BUSY, 0, | |
726 | NV_RXSTOP_DELAY1, NV_RXSTOP_DELAY1MAX, | |
727 | KERN_INFO "nv_stop_rx: ReceiverStatus remained busy"); | |
728 | ||
729 | udelay(NV_RXSTOP_DELAY2); | |
730 | writel(0, base + NvRegLinkSpeed); | |
731 | } | |
732 | ||
733 | static void nv_start_tx(struct net_device *dev) | |
734 | { | |
735 | u8 __iomem *base = get_hwbase(dev); | |
736 | ||
737 | dprintk(KERN_DEBUG "%s: nv_start_tx\n", dev->name); | |
738 | writel(NVREG_XMITCTL_START, base + NvRegTransmitterControl); | |
739 | pci_push(base); | |
740 | } | |
741 | ||
742 | static void nv_stop_tx(struct net_device *dev) | |
743 | { | |
744 | u8 __iomem *base = get_hwbase(dev); | |
745 | ||
746 | dprintk(KERN_DEBUG "%s: nv_stop_tx\n", dev->name); | |
747 | writel(0, base + NvRegTransmitterControl); | |
748 | reg_delay(dev, NvRegTransmitterStatus, NVREG_XMITSTAT_BUSY, 0, | |
749 | NV_TXSTOP_DELAY1, NV_TXSTOP_DELAY1MAX, | |
750 | KERN_INFO "nv_stop_tx: TransmitterStatus remained busy"); | |
751 | ||
752 | udelay(NV_TXSTOP_DELAY2); | |
753 | writel(0, base + NvRegUnknownTransmitterReg); | |
754 | } | |
755 | ||
756 | static void nv_txrx_reset(struct net_device *dev) | |
757 | { | |
758 | struct fe_priv *np = get_nvpriv(dev); | |
759 | u8 __iomem *base = get_hwbase(dev); | |
760 | ||
761 | dprintk(KERN_DEBUG "%s: nv_txrx_reset\n", dev->name); | |
762 | writel(NVREG_TXRXCTL_BIT2 | NVREG_TXRXCTL_RESET | np->desc_ver, base + NvRegTxRxControl); | |
763 | pci_push(base); | |
764 | udelay(NV_TXRX_RESET_DELAY); | |
765 | writel(NVREG_TXRXCTL_BIT2 | np->desc_ver, base + NvRegTxRxControl); | |
766 | pci_push(base); | |
767 | } | |
768 | ||
769 | /* | |
770 | * nv_get_stats: dev->get_stats function | |
771 | * Get latest stats value from the nic. | |
772 | * Called with read_lock(&dev_base_lock) held for read - | |
773 | * only synchronized against unregister_netdevice. | |
774 | */ | |
775 | static struct net_device_stats *nv_get_stats(struct net_device *dev) | |
776 | { | |
777 | struct fe_priv *np = get_nvpriv(dev); | |
778 | ||
779 | /* It seems that the nic always generates interrupts and doesn't | |
780 | * accumulate errors internally. Thus the current values in np->stats | |
781 | * are already up to date. | |
782 | */ | |
783 | return &np->stats; | |
784 | } | |
785 | ||
786 | /* | |
787 | * nv_alloc_rx: fill rx ring entries. | |
788 | * Return 1 if the allocations for the skbs failed and the | |
789 | * rx engine is without Available descriptors | |
790 | */ | |
791 | static int nv_alloc_rx(struct net_device *dev) | |
792 | { | |
793 | struct fe_priv *np = get_nvpriv(dev); | |
794 | unsigned int refill_rx = np->refill_rx; | |
795 | int nr; | |
796 | ||
797 | while (np->cur_rx != refill_rx) { | |
798 | struct sk_buff *skb; | |
799 | ||
800 | nr = refill_rx % RX_RING; | |
801 | if (np->rx_skbuff[nr] == NULL) { | |
802 | ||
d81c0983 | 803 | skb = dev_alloc_skb(np->rx_buf_sz + NV_RX_ALLOC_PAD); |
1da177e4 LT |
804 | if (!skb) |
805 | break; | |
806 | ||
807 | skb->dev = dev; | |
808 | np->rx_skbuff[nr] = skb; | |
809 | } else { | |
810 | skb = np->rx_skbuff[nr]; | |
811 | } | |
812 | np->rx_dma[nr] = pci_map_single(np->pci_dev, skb->data, skb->len, | |
813 | PCI_DMA_FROMDEVICE); | |
814 | np->rx_ring[nr].PacketBuffer = cpu_to_le32(np->rx_dma[nr]); | |
815 | wmb(); | |
d81c0983 | 816 | np->rx_ring[nr].FlagLen = cpu_to_le32(np->rx_buf_sz | NV_RX_AVAIL); |
1da177e4 LT |
817 | dprintk(KERN_DEBUG "%s: nv_alloc_rx: Packet %d marked as Available\n", |
818 | dev->name, refill_rx); | |
819 | refill_rx++; | |
820 | } | |
821 | np->refill_rx = refill_rx; | |
822 | if (np->cur_rx - refill_rx == RX_RING) | |
823 | return 1; | |
824 | return 0; | |
825 | } | |
826 | ||
827 | static void nv_do_rx_refill(unsigned long data) | |
828 | { | |
829 | struct net_device *dev = (struct net_device *) data; | |
830 | struct fe_priv *np = get_nvpriv(dev); | |
831 | ||
832 | disable_irq(dev->irq); | |
833 | if (nv_alloc_rx(dev)) { | |
834 | spin_lock(&np->lock); | |
835 | if (!np->in_shutdown) | |
836 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
837 | spin_unlock(&np->lock); | |
838 | } | |
839 | enable_irq(dev->irq); | |
840 | } | |
841 | ||
d81c0983 | 842 | static void nv_init_rx(struct net_device *dev) |
1da177e4 LT |
843 | { |
844 | struct fe_priv *np = get_nvpriv(dev); | |
845 | int i; | |
846 | ||
1da177e4 LT |
847 | np->cur_rx = RX_RING; |
848 | np->refill_rx = 0; | |
849 | for (i = 0; i < RX_RING; i++) | |
850 | np->rx_ring[i].FlagLen = 0; | |
d81c0983 MS |
851 | } |
852 | ||
853 | static void nv_init_tx(struct net_device *dev) | |
854 | { | |
855 | struct fe_priv *np = get_nvpriv(dev); | |
856 | int i; | |
857 | ||
858 | np->next_tx = np->nic_tx = 0; | |
859 | for (i = 0; i < TX_RING; i++) | |
860 | np->tx_ring[i].FlagLen = 0; | |
861 | } | |
862 | ||
863 | static int nv_init_ring(struct net_device *dev) | |
864 | { | |
865 | nv_init_tx(dev); | |
866 | nv_init_rx(dev); | |
1da177e4 LT |
867 | return nv_alloc_rx(dev); |
868 | } | |
869 | ||
870 | static void nv_drain_tx(struct net_device *dev) | |
871 | { | |
872 | struct fe_priv *np = get_nvpriv(dev); | |
873 | int i; | |
874 | for (i = 0; i < TX_RING; i++) { | |
875 | np->tx_ring[i].FlagLen = 0; | |
876 | if (np->tx_skbuff[i]) { | |
877 | pci_unmap_single(np->pci_dev, np->tx_dma[i], | |
878 | np->tx_skbuff[i]->len, | |
879 | PCI_DMA_TODEVICE); | |
880 | dev_kfree_skb(np->tx_skbuff[i]); | |
881 | np->tx_skbuff[i] = NULL; | |
882 | np->stats.tx_dropped++; | |
883 | } | |
884 | } | |
885 | } | |
886 | ||
887 | static void nv_drain_rx(struct net_device *dev) | |
888 | { | |
889 | struct fe_priv *np = get_nvpriv(dev); | |
890 | int i; | |
891 | for (i = 0; i < RX_RING; i++) { | |
892 | np->rx_ring[i].FlagLen = 0; | |
893 | wmb(); | |
894 | if (np->rx_skbuff[i]) { | |
895 | pci_unmap_single(np->pci_dev, np->rx_dma[i], | |
896 | np->rx_skbuff[i]->len, | |
897 | PCI_DMA_FROMDEVICE); | |
898 | dev_kfree_skb(np->rx_skbuff[i]); | |
899 | np->rx_skbuff[i] = NULL; | |
900 | } | |
901 | } | |
902 | } | |
903 | ||
904 | static void drain_ring(struct net_device *dev) | |
905 | { | |
906 | nv_drain_tx(dev); | |
907 | nv_drain_rx(dev); | |
908 | } | |
909 | ||
910 | /* | |
911 | * nv_start_xmit: dev->hard_start_xmit function | |
912 | * Called with dev->xmit_lock held. | |
913 | */ | |
914 | static int nv_start_xmit(struct sk_buff *skb, struct net_device *dev) | |
915 | { | |
916 | struct fe_priv *np = get_nvpriv(dev); | |
917 | int nr = np->next_tx % TX_RING; | |
918 | ||
919 | np->tx_skbuff[nr] = skb; | |
920 | np->tx_dma[nr] = pci_map_single(np->pci_dev, skb->data,skb->len, | |
921 | PCI_DMA_TODEVICE); | |
922 | ||
923 | np->tx_ring[nr].PacketBuffer = cpu_to_le32(np->tx_dma[nr]); | |
924 | ||
925 | spin_lock_irq(&np->lock); | |
926 | wmb(); | |
927 | np->tx_ring[nr].FlagLen = cpu_to_le32( (skb->len-1) | np->tx_flags ); | |
928 | dprintk(KERN_DEBUG "%s: nv_start_xmit: packet packet %d queued for transmission.\n", | |
929 | dev->name, np->next_tx); | |
930 | { | |
931 | int j; | |
932 | for (j=0; j<64; j++) { | |
933 | if ((j%16) == 0) | |
934 | dprintk("\n%03x:", j); | |
935 | dprintk(" %02x", ((unsigned char*)skb->data)[j]); | |
936 | } | |
937 | dprintk("\n"); | |
938 | } | |
939 | ||
940 | np->next_tx++; | |
941 | ||
942 | dev->trans_start = jiffies; | |
943 | if (np->next_tx - np->nic_tx >= TX_LIMIT_STOP) | |
944 | netif_stop_queue(dev); | |
945 | spin_unlock_irq(&np->lock); | |
946 | writel(NVREG_TXRXCTL_KICK|np->desc_ver, get_hwbase(dev) + NvRegTxRxControl); | |
947 | pci_push(get_hwbase(dev)); | |
948 | return 0; | |
949 | } | |
950 | ||
951 | /* | |
952 | * nv_tx_done: check for completed packets, release the skbs. | |
953 | * | |
954 | * Caller must own np->lock. | |
955 | */ | |
956 | static void nv_tx_done(struct net_device *dev) | |
957 | { | |
958 | struct fe_priv *np = get_nvpriv(dev); | |
959 | u32 Flags; | |
960 | int i; | |
961 | ||
962 | while (np->nic_tx != np->next_tx) { | |
963 | i = np->nic_tx % TX_RING; | |
964 | ||
965 | Flags = le32_to_cpu(np->tx_ring[i].FlagLen); | |
966 | ||
967 | dprintk(KERN_DEBUG "%s: nv_tx_done: looking at packet %d, Flags 0x%x.\n", | |
968 | dev->name, np->nic_tx, Flags); | |
969 | if (Flags & NV_TX_VALID) | |
970 | break; | |
971 | if (np->desc_ver == DESC_VER_1) { | |
972 | if (Flags & (NV_TX_RETRYERROR|NV_TX_CARRIERLOST|NV_TX_LATECOLLISION| | |
973 | NV_TX_UNDERFLOW|NV_TX_ERROR)) { | |
974 | if (Flags & NV_TX_UNDERFLOW) | |
975 | np->stats.tx_fifo_errors++; | |
976 | if (Flags & NV_TX_CARRIERLOST) | |
977 | np->stats.tx_carrier_errors++; | |
978 | np->stats.tx_errors++; | |
979 | } else { | |
980 | np->stats.tx_packets++; | |
981 | np->stats.tx_bytes += np->tx_skbuff[i]->len; | |
982 | } | |
983 | } else { | |
984 | if (Flags & (NV_TX2_RETRYERROR|NV_TX2_CARRIERLOST|NV_TX2_LATECOLLISION| | |
985 | NV_TX2_UNDERFLOW|NV_TX2_ERROR)) { | |
986 | if (Flags & NV_TX2_UNDERFLOW) | |
987 | np->stats.tx_fifo_errors++; | |
988 | if (Flags & NV_TX2_CARRIERLOST) | |
989 | np->stats.tx_carrier_errors++; | |
990 | np->stats.tx_errors++; | |
991 | } else { | |
992 | np->stats.tx_packets++; | |
993 | np->stats.tx_bytes += np->tx_skbuff[i]->len; | |
994 | } | |
995 | } | |
996 | pci_unmap_single(np->pci_dev, np->tx_dma[i], | |
997 | np->tx_skbuff[i]->len, | |
998 | PCI_DMA_TODEVICE); | |
999 | dev_kfree_skb_irq(np->tx_skbuff[i]); | |
1000 | np->tx_skbuff[i] = NULL; | |
1001 | np->nic_tx++; | |
1002 | } | |
1003 | if (np->next_tx - np->nic_tx < TX_LIMIT_START) | |
1004 | netif_wake_queue(dev); | |
1005 | } | |
1006 | ||
1007 | /* | |
1008 | * nv_tx_timeout: dev->tx_timeout function | |
1009 | * Called with dev->xmit_lock held. | |
1010 | */ | |
1011 | static void nv_tx_timeout(struct net_device *dev) | |
1012 | { | |
1013 | struct fe_priv *np = get_nvpriv(dev); | |
1014 | u8 __iomem *base = get_hwbase(dev); | |
1015 | ||
1016 | dprintk(KERN_DEBUG "%s: Got tx_timeout. irq: %08x\n", dev->name, | |
1017 | readl(base + NvRegIrqStatus) & NVREG_IRQSTAT_MASK); | |
1018 | ||
1019 | spin_lock_irq(&np->lock); | |
1020 | ||
1021 | /* 1) stop tx engine */ | |
1022 | nv_stop_tx(dev); | |
1023 | ||
1024 | /* 2) check that the packets were not sent already: */ | |
1025 | nv_tx_done(dev); | |
1026 | ||
1027 | /* 3) if there are dead entries: clear everything */ | |
1028 | if (np->next_tx != np->nic_tx) { | |
1029 | printk(KERN_DEBUG "%s: tx_timeout: dead entries!\n", dev->name); | |
1030 | nv_drain_tx(dev); | |
1031 | np->next_tx = np->nic_tx = 0; | |
1032 | writel((u32) (np->ring_addr + RX_RING*sizeof(struct ring_desc)), base + NvRegTxRingPhysAddr); | |
1033 | netif_wake_queue(dev); | |
1034 | } | |
1035 | ||
1036 | /* 4) restart tx engine */ | |
1037 | nv_start_tx(dev); | |
1038 | spin_unlock_irq(&np->lock); | |
1039 | } | |
1040 | ||
22c6d143 MS |
1041 | /* |
1042 | * Called when the nic notices a mismatch between the actual data len on the | |
1043 | * wire and the len indicated in the 802 header | |
1044 | */ | |
1045 | static int nv_getlen(struct net_device *dev, void *packet, int datalen) | |
1046 | { | |
1047 | int hdrlen; /* length of the 802 header */ | |
1048 | int protolen; /* length as stored in the proto field */ | |
1049 | ||
1050 | /* 1) calculate len according to header */ | |
1051 | if ( ((struct vlan_ethhdr *)packet)->h_vlan_proto == __constant_htons(ETH_P_8021Q)) { | |
1052 | protolen = ntohs( ((struct vlan_ethhdr *)packet)->h_vlan_encapsulated_proto ); | |
1053 | hdrlen = VLAN_HLEN; | |
1054 | } else { | |
1055 | protolen = ntohs( ((struct ethhdr *)packet)->h_proto); | |
1056 | hdrlen = ETH_HLEN; | |
1057 | } | |
1058 | dprintk(KERN_DEBUG "%s: nv_getlen: datalen %d, protolen %d, hdrlen %d\n", | |
1059 | dev->name, datalen, protolen, hdrlen); | |
1060 | if (protolen > ETH_DATA_LEN) | |
1061 | return datalen; /* Value in proto field not a len, no checks possible */ | |
1062 | ||
1063 | protolen += hdrlen; | |
1064 | /* consistency checks: */ | |
1065 | if (datalen > ETH_ZLEN) { | |
1066 | if (datalen >= protolen) { | |
1067 | /* more data on wire than in 802 header, trim of | |
1068 | * additional data. | |
1069 | */ | |
1070 | dprintk(KERN_DEBUG "%s: nv_getlen: accepting %d bytes.\n", | |
1071 | dev->name, protolen); | |
1072 | return protolen; | |
1073 | } else { | |
1074 | /* less data on wire than mentioned in header. | |
1075 | * Discard the packet. | |
1076 | */ | |
1077 | dprintk(KERN_DEBUG "%s: nv_getlen: discarding long packet.\n", | |
1078 | dev->name); | |
1079 | return -1; | |
1080 | } | |
1081 | } else { | |
1082 | /* short packet. Accept only if 802 values are also short */ | |
1083 | if (protolen > ETH_ZLEN) { | |
1084 | dprintk(KERN_DEBUG "%s: nv_getlen: discarding short packet.\n", | |
1085 | dev->name); | |
1086 | return -1; | |
1087 | } | |
1088 | dprintk(KERN_DEBUG "%s: nv_getlen: accepting %d bytes.\n", | |
1089 | dev->name, datalen); | |
1090 | return datalen; | |
1091 | } | |
1092 | } | |
1093 | ||
1da177e4 LT |
1094 | static void nv_rx_process(struct net_device *dev) |
1095 | { | |
1096 | struct fe_priv *np = get_nvpriv(dev); | |
1097 | u32 Flags; | |
1098 | ||
1099 | for (;;) { | |
1100 | struct sk_buff *skb; | |
1101 | int len; | |
1102 | int i; | |
1103 | if (np->cur_rx - np->refill_rx >= RX_RING) | |
1104 | break; /* we scanned the whole ring - do not continue */ | |
1105 | ||
1106 | i = np->cur_rx % RX_RING; | |
1107 | Flags = le32_to_cpu(np->rx_ring[i].FlagLen); | |
1108 | len = nv_descr_getlength(&np->rx_ring[i], np->desc_ver); | |
1109 | ||
1110 | dprintk(KERN_DEBUG "%s: nv_rx_process: looking at packet %d, Flags 0x%x.\n", | |
1111 | dev->name, np->cur_rx, Flags); | |
1112 | ||
1113 | if (Flags & NV_RX_AVAIL) | |
1114 | break; /* still owned by hardware, */ | |
1115 | ||
1116 | /* | |
1117 | * the packet is for us - immediately tear down the pci mapping. | |
1118 | * TODO: check if a prefetch of the first cacheline improves | |
1119 | * the performance. | |
1120 | */ | |
1121 | pci_unmap_single(np->pci_dev, np->rx_dma[i], | |
1122 | np->rx_skbuff[i]->len, | |
1123 | PCI_DMA_FROMDEVICE); | |
1124 | ||
1125 | { | |
1126 | int j; | |
1127 | dprintk(KERN_DEBUG "Dumping packet (flags 0x%x).",Flags); | |
1128 | for (j=0; j<64; j++) { | |
1129 | if ((j%16) == 0) | |
1130 | dprintk("\n%03x:", j); | |
1131 | dprintk(" %02x", ((unsigned char*)np->rx_skbuff[i]->data)[j]); | |
1132 | } | |
1133 | dprintk("\n"); | |
1134 | } | |
1135 | /* look at what we actually got: */ | |
1136 | if (np->desc_ver == DESC_VER_1) { | |
1137 | if (!(Flags & NV_RX_DESCRIPTORVALID)) | |
1138 | goto next_pkt; | |
1139 | ||
1140 | if (Flags & NV_RX_MISSEDFRAME) { | |
1141 | np->stats.rx_missed_errors++; | |
1142 | np->stats.rx_errors++; | |
1143 | goto next_pkt; | |
1144 | } | |
22c6d143 | 1145 | if (Flags & (NV_RX_ERROR1|NV_RX_ERROR2|NV_RX_ERROR3)) { |
1da177e4 LT |
1146 | np->stats.rx_errors++; |
1147 | goto next_pkt; | |
1148 | } | |
1149 | if (Flags & NV_RX_CRCERR) { | |
1150 | np->stats.rx_crc_errors++; | |
1151 | np->stats.rx_errors++; | |
1152 | goto next_pkt; | |
1153 | } | |
1154 | if (Flags & NV_RX_OVERFLOW) { | |
1155 | np->stats.rx_over_errors++; | |
1156 | np->stats.rx_errors++; | |
1157 | goto next_pkt; | |
1158 | } | |
22c6d143 MS |
1159 | if (Flags & NV_RX_ERROR4) { |
1160 | len = nv_getlen(dev, np->rx_skbuff[i]->data, len); | |
1161 | if (len < 0) { | |
1da177e4 LT |
1162 | np->stats.rx_errors++; |
1163 | goto next_pkt; | |
1164 | } | |
1165 | } | |
22c6d143 MS |
1166 | /* framing errors are soft errors. */ |
1167 | if (Flags & NV_RX_FRAMINGERR) { | |
1168 | if (Flags & NV_RX_SUBSTRACT1) { | |
1169 | len--; | |
1170 | } | |
1171 | } | |
1da177e4 LT |
1172 | } else { |
1173 | if (!(Flags & NV_RX2_DESCRIPTORVALID)) | |
1174 | goto next_pkt; | |
1175 | ||
22c6d143 | 1176 | if (Flags & (NV_RX2_ERROR1|NV_RX2_ERROR2|NV_RX2_ERROR3)) { |
1da177e4 LT |
1177 | np->stats.rx_errors++; |
1178 | goto next_pkt; | |
1179 | } | |
1180 | if (Flags & NV_RX2_CRCERR) { | |
1181 | np->stats.rx_crc_errors++; | |
1182 | np->stats.rx_errors++; | |
1183 | goto next_pkt; | |
1184 | } | |
1185 | if (Flags & NV_RX2_OVERFLOW) { | |
1186 | np->stats.rx_over_errors++; | |
1187 | np->stats.rx_errors++; | |
1188 | goto next_pkt; | |
1189 | } | |
22c6d143 MS |
1190 | if (Flags & NV_RX2_ERROR4) { |
1191 | len = nv_getlen(dev, np->rx_skbuff[i]->data, len); | |
1192 | if (len < 0) { | |
1da177e4 LT |
1193 | np->stats.rx_errors++; |
1194 | goto next_pkt; | |
1195 | } | |
1196 | } | |
22c6d143 MS |
1197 | /* framing errors are soft errors */ |
1198 | if (Flags & NV_RX2_FRAMINGERR) { | |
1199 | if (Flags & NV_RX2_SUBSTRACT1) { | |
1200 | len--; | |
1201 | } | |
1202 | } | |
1da177e4 LT |
1203 | Flags &= NV_RX2_CHECKSUMMASK; |
1204 | if (Flags == NV_RX2_CHECKSUMOK1 || | |
1205 | Flags == NV_RX2_CHECKSUMOK2 || | |
1206 | Flags == NV_RX2_CHECKSUMOK3) { | |
1207 | dprintk(KERN_DEBUG "%s: hw checksum hit!.\n", dev->name); | |
1208 | np->rx_skbuff[i]->ip_summed = CHECKSUM_UNNECESSARY; | |
1209 | } else { | |
1210 | dprintk(KERN_DEBUG "%s: hwchecksum miss!.\n", dev->name); | |
1211 | } | |
1212 | } | |
1213 | /* got a valid packet - forward it to the network core */ | |
1214 | skb = np->rx_skbuff[i]; | |
1215 | np->rx_skbuff[i] = NULL; | |
1216 | ||
1217 | skb_put(skb, len); | |
1218 | skb->protocol = eth_type_trans(skb, dev); | |
1219 | dprintk(KERN_DEBUG "%s: nv_rx_process: packet %d with %d bytes, proto %d accepted.\n", | |
1220 | dev->name, np->cur_rx, len, skb->protocol); | |
1221 | netif_rx(skb); | |
1222 | dev->last_rx = jiffies; | |
1223 | np->stats.rx_packets++; | |
1224 | np->stats.rx_bytes += len; | |
1225 | next_pkt: | |
1226 | np->cur_rx++; | |
1227 | } | |
1228 | } | |
1229 | ||
d81c0983 MS |
1230 | static void set_bufsize(struct net_device *dev) |
1231 | { | |
1232 | struct fe_priv *np = netdev_priv(dev); | |
1233 | ||
1234 | if (dev->mtu <= ETH_DATA_LEN) | |
1235 | np->rx_buf_sz = ETH_DATA_LEN + NV_RX_HEADERS; | |
1236 | else | |
1237 | np->rx_buf_sz = dev->mtu + NV_RX_HEADERS; | |
1238 | } | |
1239 | ||
1da177e4 LT |
1240 | /* |
1241 | * nv_change_mtu: dev->change_mtu function | |
1242 | * Called with dev_base_lock held for read. | |
1243 | */ | |
1244 | static int nv_change_mtu(struct net_device *dev, int new_mtu) | |
1245 | { | |
d81c0983 MS |
1246 | struct fe_priv *np = get_nvpriv(dev); |
1247 | int old_mtu; | |
1248 | ||
1249 | if (new_mtu < 64 || new_mtu > np->pkt_limit) | |
1da177e4 | 1250 | return -EINVAL; |
d81c0983 MS |
1251 | |
1252 | old_mtu = dev->mtu; | |
1da177e4 | 1253 | dev->mtu = new_mtu; |
d81c0983 MS |
1254 | |
1255 | /* return early if the buffer sizes will not change */ | |
1256 | if (old_mtu <= ETH_DATA_LEN && new_mtu <= ETH_DATA_LEN) | |
1257 | return 0; | |
1258 | if (old_mtu == new_mtu) | |
1259 | return 0; | |
1260 | ||
1261 | /* synchronized against open : rtnl_lock() held by caller */ | |
1262 | if (netif_running(dev)) { | |
1263 | u8 *base = get_hwbase(dev); | |
1264 | /* | |
1265 | * It seems that the nic preloads valid ring entries into an | |
1266 | * internal buffer. The procedure for flushing everything is | |
1267 | * guessed, there is probably a simpler approach. | |
1268 | * Changing the MTU is a rare event, it shouldn't matter. | |
1269 | */ | |
1270 | disable_irq(dev->irq); | |
1271 | spin_lock_bh(&dev->xmit_lock); | |
1272 | spin_lock(&np->lock); | |
1273 | /* stop engines */ | |
1274 | nv_stop_rx(dev); | |
1275 | nv_stop_tx(dev); | |
1276 | nv_txrx_reset(dev); | |
1277 | /* drain rx queue */ | |
1278 | nv_drain_rx(dev); | |
1279 | nv_drain_tx(dev); | |
1280 | /* reinit driver view of the rx queue */ | |
1281 | nv_init_rx(dev); | |
1282 | nv_init_tx(dev); | |
1283 | /* alloc new rx buffers */ | |
1284 | set_bufsize(dev); | |
1285 | if (nv_alloc_rx(dev)) { | |
1286 | if (!np->in_shutdown) | |
1287 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
1288 | } | |
1289 | /* reinit nic view of the rx queue */ | |
1290 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); | |
1291 | writel((u32) np->ring_addr, base + NvRegRxRingPhysAddr); | |
1292 | writel((u32) (np->ring_addr + RX_RING*sizeof(struct ring_desc)), base + NvRegTxRingPhysAddr); | |
1293 | writel( ((RX_RING-1) << NVREG_RINGSZ_RXSHIFT) + ((TX_RING-1) << NVREG_RINGSZ_TXSHIFT), | |
1294 | base + NvRegRingSizes); | |
1295 | pci_push(base); | |
1296 | writel(NVREG_TXRXCTL_KICK|np->desc_ver, get_hwbase(dev) + NvRegTxRxControl); | |
1297 | pci_push(base); | |
1298 | ||
1299 | /* restart rx engine */ | |
1300 | nv_start_rx(dev); | |
1301 | nv_start_tx(dev); | |
1302 | spin_unlock(&np->lock); | |
1303 | spin_unlock_bh(&dev->xmit_lock); | |
1304 | enable_irq(dev->irq); | |
1305 | } | |
1da177e4 LT |
1306 | return 0; |
1307 | } | |
1308 | ||
1309 | /* | |
1310 | * nv_set_multicast: dev->set_multicast function | |
1311 | * Called with dev->xmit_lock held. | |
1312 | */ | |
1313 | static void nv_set_multicast(struct net_device *dev) | |
1314 | { | |
1315 | struct fe_priv *np = get_nvpriv(dev); | |
1316 | u8 __iomem *base = get_hwbase(dev); | |
1317 | u32 addr[2]; | |
1318 | u32 mask[2]; | |
1319 | u32 pff; | |
1320 | ||
1321 | memset(addr, 0, sizeof(addr)); | |
1322 | memset(mask, 0, sizeof(mask)); | |
1323 | ||
1324 | if (dev->flags & IFF_PROMISC) { | |
1325 | printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n", dev->name); | |
1326 | pff = NVREG_PFF_PROMISC; | |
1327 | } else { | |
1328 | pff = NVREG_PFF_MYADDR; | |
1329 | ||
1330 | if (dev->flags & IFF_ALLMULTI || dev->mc_list) { | |
1331 | u32 alwaysOff[2]; | |
1332 | u32 alwaysOn[2]; | |
1333 | ||
1334 | alwaysOn[0] = alwaysOn[1] = alwaysOff[0] = alwaysOff[1] = 0xffffffff; | |
1335 | if (dev->flags & IFF_ALLMULTI) { | |
1336 | alwaysOn[0] = alwaysOn[1] = alwaysOff[0] = alwaysOff[1] = 0; | |
1337 | } else { | |
1338 | struct dev_mc_list *walk; | |
1339 | ||
1340 | walk = dev->mc_list; | |
1341 | while (walk != NULL) { | |
1342 | u32 a, b; | |
1343 | a = le32_to_cpu(*(u32 *) walk->dmi_addr); | |
1344 | b = le16_to_cpu(*(u16 *) (&walk->dmi_addr[4])); | |
1345 | alwaysOn[0] &= a; | |
1346 | alwaysOff[0] &= ~a; | |
1347 | alwaysOn[1] &= b; | |
1348 | alwaysOff[1] &= ~b; | |
1349 | walk = walk->next; | |
1350 | } | |
1351 | } | |
1352 | addr[0] = alwaysOn[0]; | |
1353 | addr[1] = alwaysOn[1]; | |
1354 | mask[0] = alwaysOn[0] | alwaysOff[0]; | |
1355 | mask[1] = alwaysOn[1] | alwaysOff[1]; | |
1356 | } | |
1357 | } | |
1358 | addr[0] |= NVREG_MCASTADDRA_FORCE; | |
1359 | pff |= NVREG_PFF_ALWAYS; | |
1360 | spin_lock_irq(&np->lock); | |
1361 | nv_stop_rx(dev); | |
1362 | writel(addr[0], base + NvRegMulticastAddrA); | |
1363 | writel(addr[1], base + NvRegMulticastAddrB); | |
1364 | writel(mask[0], base + NvRegMulticastMaskA); | |
1365 | writel(mask[1], base + NvRegMulticastMaskB); | |
1366 | writel(pff, base + NvRegPacketFilterFlags); | |
1367 | dprintk(KERN_INFO "%s: reconfiguration for multicast lists.\n", | |
1368 | dev->name); | |
1369 | nv_start_rx(dev); | |
1370 | spin_unlock_irq(&np->lock); | |
1371 | } | |
1372 | ||
1373 | static int nv_update_linkspeed(struct net_device *dev) | |
1374 | { | |
1375 | struct fe_priv *np = get_nvpriv(dev); | |
1376 | u8 __iomem *base = get_hwbase(dev); | |
1377 | int adv, lpa; | |
1378 | int newls = np->linkspeed; | |
1379 | int newdup = np->duplex; | |
1380 | int mii_status; | |
1381 | int retval = 0; | |
1382 | u32 control_1000, status_1000, phyreg; | |
1383 | ||
1384 | /* BMSR_LSTATUS is latched, read it twice: | |
1385 | * we want the current value. | |
1386 | */ | |
1387 | mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
1388 | mii_status = mii_rw(dev, np->phyaddr, MII_BMSR, MII_READ); | |
1389 | ||
1390 | if (!(mii_status & BMSR_LSTATUS)) { | |
1391 | dprintk(KERN_DEBUG "%s: no link detected by phy - falling back to 10HD.\n", | |
1392 | dev->name); | |
1393 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1394 | newdup = 0; | |
1395 | retval = 0; | |
1396 | goto set_speed; | |
1397 | } | |
1398 | ||
1399 | if (np->autoneg == 0) { | |
1400 | dprintk(KERN_DEBUG "%s: nv_update_linkspeed: autoneg off, PHY set to 0x%04x.\n", | |
1401 | dev->name, np->fixed_mode); | |
1402 | if (np->fixed_mode & LPA_100FULL) { | |
1403 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; | |
1404 | newdup = 1; | |
1405 | } else if (np->fixed_mode & LPA_100HALF) { | |
1406 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; | |
1407 | newdup = 0; | |
1408 | } else if (np->fixed_mode & LPA_10FULL) { | |
1409 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1410 | newdup = 1; | |
1411 | } else { | |
1412 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1413 | newdup = 0; | |
1414 | } | |
1415 | retval = 1; | |
1416 | goto set_speed; | |
1417 | } | |
1418 | /* check auto negotiation is complete */ | |
1419 | if (!(mii_status & BMSR_ANEGCOMPLETE)) { | |
1420 | /* still in autonegotiation - configure nic for 10 MBit HD and wait. */ | |
1421 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1422 | newdup = 0; | |
1423 | retval = 0; | |
1424 | dprintk(KERN_DEBUG "%s: autoneg not completed - falling back to 10HD.\n", dev->name); | |
1425 | goto set_speed; | |
1426 | } | |
1427 | ||
1428 | retval = 1; | |
1429 | if (np->gigabit == PHY_GIGABIT) { | |
1430 | control_1000 = mii_rw(dev, np->phyaddr, MII_1000BT_CR, MII_READ); | |
1431 | status_1000 = mii_rw(dev, np->phyaddr, MII_1000BT_SR, MII_READ); | |
1432 | ||
1433 | if ((control_1000 & ADVERTISE_1000FULL) && | |
1434 | (status_1000 & LPA_1000FULL)) { | |
1435 | dprintk(KERN_DEBUG "%s: nv_update_linkspeed: GBit ethernet detected.\n", | |
1436 | dev->name); | |
1437 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_1000; | |
1438 | newdup = 1; | |
1439 | goto set_speed; | |
1440 | } | |
1441 | } | |
1442 | ||
1443 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
1444 | lpa = mii_rw(dev, np->phyaddr, MII_LPA, MII_READ); | |
1445 | dprintk(KERN_DEBUG "%s: nv_update_linkspeed: PHY advertises 0x%04x, lpa 0x%04x.\n", | |
1446 | dev->name, adv, lpa); | |
1447 | ||
1448 | /* FIXME: handle parallel detection properly */ | |
1449 | lpa = lpa & adv; | |
1450 | if (lpa & LPA_100FULL) { | |
1451 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; | |
1452 | newdup = 1; | |
1453 | } else if (lpa & LPA_100HALF) { | |
1454 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_100; | |
1455 | newdup = 0; | |
1456 | } else if (lpa & LPA_10FULL) { | |
1457 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1458 | newdup = 1; | |
1459 | } else if (lpa & LPA_10HALF) { | |
1460 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1461 | newdup = 0; | |
1462 | } else { | |
1463 | dprintk(KERN_DEBUG "%s: bad ability %04x - falling back to 10HD.\n", dev->name, lpa); | |
1464 | newls = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
1465 | newdup = 0; | |
1466 | } | |
1467 | ||
1468 | set_speed: | |
1469 | if (np->duplex == newdup && np->linkspeed == newls) | |
1470 | return retval; | |
1471 | ||
1472 | dprintk(KERN_INFO "%s: changing link setting from %d/%d to %d/%d.\n", | |
1473 | dev->name, np->linkspeed, np->duplex, newls, newdup); | |
1474 | ||
1475 | np->duplex = newdup; | |
1476 | np->linkspeed = newls; | |
1477 | ||
1478 | if (np->gigabit == PHY_GIGABIT) { | |
1479 | phyreg = readl(base + NvRegRandomSeed); | |
1480 | phyreg &= ~(0x3FF00); | |
1481 | if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_10) | |
1482 | phyreg |= NVREG_RNDSEED_FORCE3; | |
1483 | else if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_100) | |
1484 | phyreg |= NVREG_RNDSEED_FORCE2; | |
1485 | else if ((np->linkspeed & 0xFFF) == NVREG_LINKSPEED_1000) | |
1486 | phyreg |= NVREG_RNDSEED_FORCE; | |
1487 | writel(phyreg, base + NvRegRandomSeed); | |
1488 | } | |
1489 | ||
1490 | phyreg = readl(base + NvRegPhyInterface); | |
1491 | phyreg &= ~(PHY_HALF|PHY_100|PHY_1000); | |
1492 | if (np->duplex == 0) | |
1493 | phyreg |= PHY_HALF; | |
1494 | if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_100) | |
1495 | phyreg |= PHY_100; | |
1496 | else if ((np->linkspeed & NVREG_LINKSPEED_MASK) == NVREG_LINKSPEED_1000) | |
1497 | phyreg |= PHY_1000; | |
1498 | writel(phyreg, base + NvRegPhyInterface); | |
1499 | ||
1500 | writel(NVREG_MISC1_FORCE | ( np->duplex ? 0 : NVREG_MISC1_HD), | |
1501 | base + NvRegMisc1); | |
1502 | pci_push(base); | |
1503 | writel(np->linkspeed, base + NvRegLinkSpeed); | |
1504 | pci_push(base); | |
1505 | ||
1506 | return retval; | |
1507 | } | |
1508 | ||
1509 | static void nv_linkchange(struct net_device *dev) | |
1510 | { | |
1511 | if (nv_update_linkspeed(dev)) { | |
1512 | if (netif_carrier_ok(dev)) { | |
1513 | nv_stop_rx(dev); | |
1514 | } else { | |
1515 | netif_carrier_on(dev); | |
1516 | printk(KERN_INFO "%s: link up.\n", dev->name); | |
1517 | } | |
1518 | nv_start_rx(dev); | |
1519 | } else { | |
1520 | if (netif_carrier_ok(dev)) { | |
1521 | netif_carrier_off(dev); | |
1522 | printk(KERN_INFO "%s: link down.\n", dev->name); | |
1523 | nv_stop_rx(dev); | |
1524 | } | |
1525 | } | |
1526 | } | |
1527 | ||
1528 | static void nv_link_irq(struct net_device *dev) | |
1529 | { | |
1530 | u8 __iomem *base = get_hwbase(dev); | |
1531 | u32 miistat; | |
1532 | ||
1533 | miistat = readl(base + NvRegMIIStatus); | |
1534 | writel(NVREG_MIISTAT_MASK, base + NvRegMIIStatus); | |
1535 | dprintk(KERN_INFO "%s: link change irq, status 0x%x.\n", dev->name, miistat); | |
1536 | ||
1537 | if (miistat & (NVREG_MIISTAT_LINKCHANGE)) | |
1538 | nv_linkchange(dev); | |
1539 | dprintk(KERN_DEBUG "%s: link change notification done.\n", dev->name); | |
1540 | } | |
1541 | ||
1542 | static irqreturn_t nv_nic_irq(int foo, void *data, struct pt_regs *regs) | |
1543 | { | |
1544 | struct net_device *dev = (struct net_device *) data; | |
1545 | struct fe_priv *np = get_nvpriv(dev); | |
1546 | u8 __iomem *base = get_hwbase(dev); | |
1547 | u32 events; | |
1548 | int i; | |
1549 | ||
1550 | dprintk(KERN_DEBUG "%s: nv_nic_irq\n", dev->name); | |
1551 | ||
1552 | for (i=0; ; i++) { | |
1553 | events = readl(base + NvRegIrqStatus) & NVREG_IRQSTAT_MASK; | |
1554 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); | |
1555 | pci_push(base); | |
1556 | dprintk(KERN_DEBUG "%s: irq: %08x\n", dev->name, events); | |
1557 | if (!(events & np->irqmask)) | |
1558 | break; | |
1559 | ||
1560 | if (events & (NVREG_IRQ_TX1|NVREG_IRQ_TX2|NVREG_IRQ_TX_ERR)) { | |
1561 | spin_lock(&np->lock); | |
1562 | nv_tx_done(dev); | |
1563 | spin_unlock(&np->lock); | |
1564 | } | |
1565 | ||
1566 | if (events & (NVREG_IRQ_RX_ERROR|NVREG_IRQ_RX|NVREG_IRQ_RX_NOBUF)) { | |
1567 | nv_rx_process(dev); | |
1568 | if (nv_alloc_rx(dev)) { | |
1569 | spin_lock(&np->lock); | |
1570 | if (!np->in_shutdown) | |
1571 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
1572 | spin_unlock(&np->lock); | |
1573 | } | |
1574 | } | |
1575 | ||
1576 | if (events & NVREG_IRQ_LINK) { | |
1577 | spin_lock(&np->lock); | |
1578 | nv_link_irq(dev); | |
1579 | spin_unlock(&np->lock); | |
1580 | } | |
1581 | if (np->need_linktimer && time_after(jiffies, np->link_timeout)) { | |
1582 | spin_lock(&np->lock); | |
1583 | nv_linkchange(dev); | |
1584 | spin_unlock(&np->lock); | |
1585 | np->link_timeout = jiffies + LINK_TIMEOUT; | |
1586 | } | |
1587 | if (events & (NVREG_IRQ_TX_ERR)) { | |
1588 | dprintk(KERN_DEBUG "%s: received irq with events 0x%x. Probably TX fail.\n", | |
1589 | dev->name, events); | |
1590 | } | |
1591 | if (events & (NVREG_IRQ_UNKNOWN)) { | |
1592 | printk(KERN_DEBUG "%s: received irq with unknown events 0x%x. Please report\n", | |
1593 | dev->name, events); | |
1594 | } | |
1595 | if (i > max_interrupt_work) { | |
1596 | spin_lock(&np->lock); | |
1597 | /* disable interrupts on the nic */ | |
1598 | writel(0, base + NvRegIrqMask); | |
1599 | pci_push(base); | |
1600 | ||
1601 | if (!np->in_shutdown) | |
1602 | mod_timer(&np->nic_poll, jiffies + POLL_WAIT); | |
1603 | printk(KERN_DEBUG "%s: too many iterations (%d) in nv_nic_irq.\n", dev->name, i); | |
1604 | spin_unlock(&np->lock); | |
1605 | break; | |
1606 | } | |
1607 | ||
1608 | } | |
1609 | dprintk(KERN_DEBUG "%s: nv_nic_irq completed\n", dev->name); | |
1610 | ||
1611 | return IRQ_RETVAL(i); | |
1612 | } | |
1613 | ||
1614 | static void nv_do_nic_poll(unsigned long data) | |
1615 | { | |
1616 | struct net_device *dev = (struct net_device *) data; | |
1617 | struct fe_priv *np = get_nvpriv(dev); | |
1618 | u8 __iomem *base = get_hwbase(dev); | |
1619 | ||
1620 | disable_irq(dev->irq); | |
1621 | /* FIXME: Do we need synchronize_irq(dev->irq) here? */ | |
1622 | /* | |
1623 | * reenable interrupts on the nic, we have to do this before calling | |
1624 | * nv_nic_irq because that may decide to do otherwise | |
1625 | */ | |
1626 | writel(np->irqmask, base + NvRegIrqMask); | |
1627 | pci_push(base); | |
1628 | nv_nic_irq((int) 0, (void *) data, (struct pt_regs *) NULL); | |
1629 | enable_irq(dev->irq); | |
1630 | } | |
1631 | ||
2918c35d MS |
1632 | #ifdef CONFIG_NET_POLL_CONTROLLER |
1633 | static void nv_poll_controller(struct net_device *dev) | |
1634 | { | |
1635 | nv_do_nic_poll((unsigned long) dev); | |
1636 | } | |
1637 | #endif | |
1638 | ||
1da177e4 LT |
1639 | static void nv_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info) |
1640 | { | |
1641 | struct fe_priv *np = get_nvpriv(dev); | |
1642 | strcpy(info->driver, "forcedeth"); | |
1643 | strcpy(info->version, FORCEDETH_VERSION); | |
1644 | strcpy(info->bus_info, pci_name(np->pci_dev)); | |
1645 | } | |
1646 | ||
1647 | static void nv_get_wol(struct net_device *dev, struct ethtool_wolinfo *wolinfo) | |
1648 | { | |
1649 | struct fe_priv *np = get_nvpriv(dev); | |
1650 | wolinfo->supported = WAKE_MAGIC; | |
1651 | ||
1652 | spin_lock_irq(&np->lock); | |
1653 | if (np->wolenabled) | |
1654 | wolinfo->wolopts = WAKE_MAGIC; | |
1655 | spin_unlock_irq(&np->lock); | |
1656 | } | |
1657 | ||
1658 | static int nv_set_wol(struct net_device *dev, struct ethtool_wolinfo *wolinfo) | |
1659 | { | |
1660 | struct fe_priv *np = get_nvpriv(dev); | |
1661 | u8 __iomem *base = get_hwbase(dev); | |
1662 | ||
1663 | spin_lock_irq(&np->lock); | |
1664 | if (wolinfo->wolopts == 0) { | |
1665 | writel(0, base + NvRegWakeUpFlags); | |
1666 | np->wolenabled = 0; | |
1667 | } | |
1668 | if (wolinfo->wolopts & WAKE_MAGIC) { | |
1669 | writel(NVREG_WAKEUPFLAGS_ENABLE, base + NvRegWakeUpFlags); | |
1670 | np->wolenabled = 1; | |
1671 | } | |
1672 | spin_unlock_irq(&np->lock); | |
1673 | return 0; | |
1674 | } | |
1675 | ||
1676 | static int nv_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd) | |
1677 | { | |
1678 | struct fe_priv *np = netdev_priv(dev); | |
1679 | int adv; | |
1680 | ||
1681 | spin_lock_irq(&np->lock); | |
1682 | ecmd->port = PORT_MII; | |
1683 | if (!netif_running(dev)) { | |
1684 | /* We do not track link speed / duplex setting if the | |
1685 | * interface is disabled. Force a link check */ | |
1686 | nv_update_linkspeed(dev); | |
1687 | } | |
1688 | switch(np->linkspeed & (NVREG_LINKSPEED_MASK)) { | |
1689 | case NVREG_LINKSPEED_10: | |
1690 | ecmd->speed = SPEED_10; | |
1691 | break; | |
1692 | case NVREG_LINKSPEED_100: | |
1693 | ecmd->speed = SPEED_100; | |
1694 | break; | |
1695 | case NVREG_LINKSPEED_1000: | |
1696 | ecmd->speed = SPEED_1000; | |
1697 | break; | |
1698 | } | |
1699 | ecmd->duplex = DUPLEX_HALF; | |
1700 | if (np->duplex) | |
1701 | ecmd->duplex = DUPLEX_FULL; | |
1702 | ||
1703 | ecmd->autoneg = np->autoneg; | |
1704 | ||
1705 | ecmd->advertising = ADVERTISED_MII; | |
1706 | if (np->autoneg) { | |
1707 | ecmd->advertising |= ADVERTISED_Autoneg; | |
1708 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
1709 | } else { | |
1710 | adv = np->fixed_mode; | |
1711 | } | |
1712 | if (adv & ADVERTISE_10HALF) | |
1713 | ecmd->advertising |= ADVERTISED_10baseT_Half; | |
1714 | if (adv & ADVERTISE_10FULL) | |
1715 | ecmd->advertising |= ADVERTISED_10baseT_Full; | |
1716 | if (adv & ADVERTISE_100HALF) | |
1717 | ecmd->advertising |= ADVERTISED_100baseT_Half; | |
1718 | if (adv & ADVERTISE_100FULL) | |
1719 | ecmd->advertising |= ADVERTISED_100baseT_Full; | |
1720 | if (np->autoneg && np->gigabit == PHY_GIGABIT) { | |
1721 | adv = mii_rw(dev, np->phyaddr, MII_1000BT_CR, MII_READ); | |
1722 | if (adv & ADVERTISE_1000FULL) | |
1723 | ecmd->advertising |= ADVERTISED_1000baseT_Full; | |
1724 | } | |
1725 | ||
1726 | ecmd->supported = (SUPPORTED_Autoneg | | |
1727 | SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full | | |
1728 | SUPPORTED_100baseT_Half | SUPPORTED_100baseT_Full | | |
1729 | SUPPORTED_MII); | |
1730 | if (np->gigabit == PHY_GIGABIT) | |
1731 | ecmd->supported |= SUPPORTED_1000baseT_Full; | |
1732 | ||
1733 | ecmd->phy_address = np->phyaddr; | |
1734 | ecmd->transceiver = XCVR_EXTERNAL; | |
1735 | ||
1736 | /* ignore maxtxpkt, maxrxpkt for now */ | |
1737 | spin_unlock_irq(&np->lock); | |
1738 | return 0; | |
1739 | } | |
1740 | ||
1741 | static int nv_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd) | |
1742 | { | |
1743 | struct fe_priv *np = netdev_priv(dev); | |
1744 | ||
1745 | if (ecmd->port != PORT_MII) | |
1746 | return -EINVAL; | |
1747 | if (ecmd->transceiver != XCVR_EXTERNAL) | |
1748 | return -EINVAL; | |
1749 | if (ecmd->phy_address != np->phyaddr) { | |
1750 | /* TODO: support switching between multiple phys. Should be | |
1751 | * trivial, but not enabled due to lack of test hardware. */ | |
1752 | return -EINVAL; | |
1753 | } | |
1754 | if (ecmd->autoneg == AUTONEG_ENABLE) { | |
1755 | u32 mask; | |
1756 | ||
1757 | mask = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full | | |
1758 | ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full; | |
1759 | if (np->gigabit == PHY_GIGABIT) | |
1760 | mask |= ADVERTISED_1000baseT_Full; | |
1761 | ||
1762 | if ((ecmd->advertising & mask) == 0) | |
1763 | return -EINVAL; | |
1764 | ||
1765 | } else if (ecmd->autoneg == AUTONEG_DISABLE) { | |
1766 | /* Note: autonegotiation disable, speed 1000 intentionally | |
1767 | * forbidden - noone should need that. */ | |
1768 | ||
1769 | if (ecmd->speed != SPEED_10 && ecmd->speed != SPEED_100) | |
1770 | return -EINVAL; | |
1771 | if (ecmd->duplex != DUPLEX_HALF && ecmd->duplex != DUPLEX_FULL) | |
1772 | return -EINVAL; | |
1773 | } else { | |
1774 | return -EINVAL; | |
1775 | } | |
1776 | ||
1777 | spin_lock_irq(&np->lock); | |
1778 | if (ecmd->autoneg == AUTONEG_ENABLE) { | |
1779 | int adv, bmcr; | |
1780 | ||
1781 | np->autoneg = 1; | |
1782 | ||
1783 | /* advertise only what has been requested */ | |
1784 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
1785 | adv &= ~(ADVERTISE_ALL | ADVERTISE_100BASE4); | |
1786 | if (ecmd->advertising & ADVERTISED_10baseT_Half) | |
1787 | adv |= ADVERTISE_10HALF; | |
1788 | if (ecmd->advertising & ADVERTISED_10baseT_Full) | |
1789 | adv |= ADVERTISE_10FULL; | |
1790 | if (ecmd->advertising & ADVERTISED_100baseT_Half) | |
1791 | adv |= ADVERTISE_100HALF; | |
1792 | if (ecmd->advertising & ADVERTISED_100baseT_Full) | |
1793 | adv |= ADVERTISE_100FULL; | |
1794 | mii_rw(dev, np->phyaddr, MII_ADVERTISE, adv); | |
1795 | ||
1796 | if (np->gigabit == PHY_GIGABIT) { | |
1797 | adv = mii_rw(dev, np->phyaddr, MII_1000BT_CR, MII_READ); | |
1798 | adv &= ~ADVERTISE_1000FULL; | |
1799 | if (ecmd->advertising & ADVERTISED_1000baseT_Full) | |
1800 | adv |= ADVERTISE_1000FULL; | |
1801 | mii_rw(dev, np->phyaddr, MII_1000BT_CR, adv); | |
1802 | } | |
1803 | ||
1804 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
1805 | bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART); | |
1806 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
1807 | ||
1808 | } else { | |
1809 | int adv, bmcr; | |
1810 | ||
1811 | np->autoneg = 0; | |
1812 | ||
1813 | adv = mii_rw(dev, np->phyaddr, MII_ADVERTISE, MII_READ); | |
1814 | adv &= ~(ADVERTISE_ALL | ADVERTISE_100BASE4); | |
1815 | if (ecmd->speed == SPEED_10 && ecmd->duplex == DUPLEX_HALF) | |
1816 | adv |= ADVERTISE_10HALF; | |
1817 | if (ecmd->speed == SPEED_10 && ecmd->duplex == DUPLEX_FULL) | |
1818 | adv |= ADVERTISE_10FULL; | |
1819 | if (ecmd->speed == SPEED_100 && ecmd->duplex == DUPLEX_HALF) | |
1820 | adv |= ADVERTISE_100HALF; | |
1821 | if (ecmd->speed == SPEED_100 && ecmd->duplex == DUPLEX_FULL) | |
1822 | adv |= ADVERTISE_100FULL; | |
1823 | mii_rw(dev, np->phyaddr, MII_ADVERTISE, adv); | |
1824 | np->fixed_mode = adv; | |
1825 | ||
1826 | if (np->gigabit == PHY_GIGABIT) { | |
1827 | adv = mii_rw(dev, np->phyaddr, MII_1000BT_CR, MII_READ); | |
1828 | adv &= ~ADVERTISE_1000FULL; | |
1829 | mii_rw(dev, np->phyaddr, MII_1000BT_CR, adv); | |
1830 | } | |
1831 | ||
1832 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
1833 | bmcr |= ~(BMCR_ANENABLE|BMCR_SPEED100|BMCR_FULLDPLX); | |
1834 | if (adv & (ADVERTISE_10FULL|ADVERTISE_100FULL)) | |
1835 | bmcr |= BMCR_FULLDPLX; | |
1836 | if (adv & (ADVERTISE_100HALF|ADVERTISE_100FULL)) | |
1837 | bmcr |= BMCR_SPEED100; | |
1838 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
1839 | ||
1840 | if (netif_running(dev)) { | |
1841 | /* Wait a bit and then reconfigure the nic. */ | |
1842 | udelay(10); | |
1843 | nv_linkchange(dev); | |
1844 | } | |
1845 | } | |
1846 | spin_unlock_irq(&np->lock); | |
1847 | ||
1848 | return 0; | |
1849 | } | |
1850 | ||
dc8216c1 MS |
1851 | #define FORCEDETH_REGS_VER 1 |
1852 | #define FORCEDETH_REGS_SIZE 0x400 /* 256 32-bit registers */ | |
1853 | ||
1854 | static int nv_get_regs_len(struct net_device *dev) | |
1855 | { | |
1856 | return FORCEDETH_REGS_SIZE; | |
1857 | } | |
1858 | ||
1859 | static void nv_get_regs(struct net_device *dev, struct ethtool_regs *regs, void *buf) | |
1860 | { | |
1861 | struct fe_priv *np = get_nvpriv(dev); | |
1862 | u8 __iomem *base = get_hwbase(dev); | |
1863 | u32 *rbuf = buf; | |
1864 | int i; | |
1865 | ||
1866 | regs->version = FORCEDETH_REGS_VER; | |
1867 | spin_lock_irq(&np->lock); | |
1868 | for (i=0;i<FORCEDETH_REGS_SIZE/sizeof(u32);i++) | |
1869 | rbuf[i] = readl(base + i*sizeof(u32)); | |
1870 | spin_unlock_irq(&np->lock); | |
1871 | } | |
1872 | ||
1873 | static int nv_nway_reset(struct net_device *dev) | |
1874 | { | |
1875 | struct fe_priv *np = get_nvpriv(dev); | |
1876 | int ret; | |
1877 | ||
1878 | spin_lock_irq(&np->lock); | |
1879 | if (np->autoneg) { | |
1880 | int bmcr; | |
1881 | ||
1882 | bmcr = mii_rw(dev, np->phyaddr, MII_BMCR, MII_READ); | |
1883 | bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART); | |
1884 | mii_rw(dev, np->phyaddr, MII_BMCR, bmcr); | |
1885 | ||
1886 | ret = 0; | |
1887 | } else { | |
1888 | ret = -EINVAL; | |
1889 | } | |
1890 | spin_unlock_irq(&np->lock); | |
1891 | ||
1892 | return ret; | |
1893 | } | |
1894 | ||
1da177e4 LT |
1895 | static struct ethtool_ops ops = { |
1896 | .get_drvinfo = nv_get_drvinfo, | |
1897 | .get_link = ethtool_op_get_link, | |
1898 | .get_wol = nv_get_wol, | |
1899 | .set_wol = nv_set_wol, | |
1900 | .get_settings = nv_get_settings, | |
1901 | .set_settings = nv_set_settings, | |
dc8216c1 MS |
1902 | .get_regs_len = nv_get_regs_len, |
1903 | .get_regs = nv_get_regs, | |
1904 | .nway_reset = nv_nway_reset, | |
1da177e4 LT |
1905 | }; |
1906 | ||
1907 | static int nv_open(struct net_device *dev) | |
1908 | { | |
1909 | struct fe_priv *np = get_nvpriv(dev); | |
1910 | u8 __iomem *base = get_hwbase(dev); | |
1911 | int ret, oom, i; | |
1912 | ||
1913 | dprintk(KERN_DEBUG "nv_open: begin\n"); | |
1914 | ||
1915 | /* 1) erase previous misconfiguration */ | |
1916 | /* 4.1-1: stop adapter: ignored, 4.3 seems to be overkill */ | |
1917 | writel(NVREG_MCASTADDRA_FORCE, base + NvRegMulticastAddrA); | |
1918 | writel(0, base + NvRegMulticastAddrB); | |
1919 | writel(0, base + NvRegMulticastMaskA); | |
1920 | writel(0, base + NvRegMulticastMaskB); | |
1921 | writel(0, base + NvRegPacketFilterFlags); | |
1922 | ||
1923 | writel(0, base + NvRegTransmitterControl); | |
1924 | writel(0, base + NvRegReceiverControl); | |
1925 | ||
1926 | writel(0, base + NvRegAdapterControl); | |
1927 | ||
1928 | /* 2) initialize descriptor rings */ | |
d81c0983 | 1929 | set_bufsize(dev); |
1da177e4 LT |
1930 | oom = nv_init_ring(dev); |
1931 | ||
1932 | writel(0, base + NvRegLinkSpeed); | |
1933 | writel(0, base + NvRegUnknownTransmitterReg); | |
1934 | nv_txrx_reset(dev); | |
1935 | writel(0, base + NvRegUnknownSetupReg6); | |
1936 | ||
1937 | np->in_shutdown = 0; | |
1938 | ||
1939 | /* 3) set mac address */ | |
1940 | { | |
1941 | u32 mac[2]; | |
1942 | ||
1943 | mac[0] = (dev->dev_addr[0] << 0) + (dev->dev_addr[1] << 8) + | |
1944 | (dev->dev_addr[2] << 16) + (dev->dev_addr[3] << 24); | |
1945 | mac[1] = (dev->dev_addr[4] << 0) + (dev->dev_addr[5] << 8); | |
1946 | ||
1947 | writel(mac[0], base + NvRegMacAddrA); | |
1948 | writel(mac[1], base + NvRegMacAddrB); | |
1949 | } | |
1950 | ||
1951 | /* 4) give hw rings */ | |
1952 | writel((u32) np->ring_addr, base + NvRegRxRingPhysAddr); | |
1953 | writel((u32) (np->ring_addr + RX_RING*sizeof(struct ring_desc)), base + NvRegTxRingPhysAddr); | |
1954 | writel( ((RX_RING-1) << NVREG_RINGSZ_RXSHIFT) + ((TX_RING-1) << NVREG_RINGSZ_TXSHIFT), | |
1955 | base + NvRegRingSizes); | |
1956 | ||
1957 | /* 5) continue setup */ | |
1958 | writel(np->linkspeed, base + NvRegLinkSpeed); | |
1959 | writel(NVREG_UNKSETUP3_VAL1, base + NvRegUnknownSetupReg3); | |
1960 | writel(np->desc_ver, base + NvRegTxRxControl); | |
1961 | pci_push(base); | |
1962 | writel(NVREG_TXRXCTL_BIT1|np->desc_ver, base + NvRegTxRxControl); | |
1963 | reg_delay(dev, NvRegUnknownSetupReg5, NVREG_UNKSETUP5_BIT31, NVREG_UNKSETUP5_BIT31, | |
1964 | NV_SETUP5_DELAY, NV_SETUP5_DELAYMAX, | |
1965 | KERN_INFO "open: SetupReg5, Bit 31 remained off\n"); | |
1966 | ||
1967 | writel(0, base + NvRegUnknownSetupReg4); | |
1968 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); | |
1969 | writel(NVREG_MIISTAT_MASK2, base + NvRegMIIStatus); | |
1970 | ||
1971 | /* 6) continue setup */ | |
1972 | writel(NVREG_MISC1_FORCE | NVREG_MISC1_HD, base + NvRegMisc1); | |
1973 | writel(readl(base + NvRegTransmitterStatus), base + NvRegTransmitterStatus); | |
1974 | writel(NVREG_PFF_ALWAYS, base + NvRegPacketFilterFlags); | |
d81c0983 | 1975 | writel(np->rx_buf_sz, base + NvRegOffloadConfig); |
1da177e4 LT |
1976 | |
1977 | writel(readl(base + NvRegReceiverStatus), base + NvRegReceiverStatus); | |
1978 | get_random_bytes(&i, sizeof(i)); | |
1979 | writel(NVREG_RNDSEED_FORCE | (i&NVREG_RNDSEED_MASK), base + NvRegRandomSeed); | |
1980 | writel(NVREG_UNKSETUP1_VAL, base + NvRegUnknownSetupReg1); | |
1981 | writel(NVREG_UNKSETUP2_VAL, base + NvRegUnknownSetupReg2); | |
1982 | writel(NVREG_POLL_DEFAULT, base + NvRegPollingInterval); | |
1983 | writel(NVREG_UNKSETUP6_VAL, base + NvRegUnknownSetupReg6); | |
1984 | writel((np->phyaddr << NVREG_ADAPTCTL_PHYSHIFT)|NVREG_ADAPTCTL_PHYVALID|NVREG_ADAPTCTL_RUNNING, | |
1985 | base + NvRegAdapterControl); | |
1986 | writel(NVREG_MIISPEED_BIT8|NVREG_MIIDELAY, base + NvRegMIISpeed); | |
1987 | writel(NVREG_UNKSETUP4_VAL, base + NvRegUnknownSetupReg4); | |
1988 | writel(NVREG_WAKEUPFLAGS_VAL, base + NvRegWakeUpFlags); | |
1989 | ||
1990 | i = readl(base + NvRegPowerState); | |
1991 | if ( (i & NVREG_POWERSTATE_POWEREDUP) == 0) | |
1992 | writel(NVREG_POWERSTATE_POWEREDUP|i, base + NvRegPowerState); | |
1993 | ||
1994 | pci_push(base); | |
1995 | udelay(10); | |
1996 | writel(readl(base + NvRegPowerState) | NVREG_POWERSTATE_VALID, base + NvRegPowerState); | |
1997 | ||
1998 | writel(0, base + NvRegIrqMask); | |
1999 | pci_push(base); | |
2000 | writel(NVREG_MIISTAT_MASK2, base + NvRegMIIStatus); | |
2001 | writel(NVREG_IRQSTAT_MASK, base + NvRegIrqStatus); | |
2002 | pci_push(base); | |
2003 | ||
2004 | ret = request_irq(dev->irq, &nv_nic_irq, SA_SHIRQ, dev->name, dev); | |
2005 | if (ret) | |
2006 | goto out_drain; | |
2007 | ||
2008 | /* ask for interrupts */ | |
2009 | writel(np->irqmask, base + NvRegIrqMask); | |
2010 | ||
2011 | spin_lock_irq(&np->lock); | |
2012 | writel(NVREG_MCASTADDRA_FORCE, base + NvRegMulticastAddrA); | |
2013 | writel(0, base + NvRegMulticastAddrB); | |
2014 | writel(0, base + NvRegMulticastMaskA); | |
2015 | writel(0, base + NvRegMulticastMaskB); | |
2016 | writel(NVREG_PFF_ALWAYS|NVREG_PFF_MYADDR, base + NvRegPacketFilterFlags); | |
2017 | /* One manual link speed update: Interrupts are enabled, future link | |
2018 | * speed changes cause interrupts and are handled by nv_link_irq(). | |
2019 | */ | |
2020 | { | |
2021 | u32 miistat; | |
2022 | miistat = readl(base + NvRegMIIStatus); | |
2023 | writel(NVREG_MIISTAT_MASK, base + NvRegMIIStatus); | |
2024 | dprintk(KERN_INFO "startup: got 0x%08x.\n", miistat); | |
2025 | } | |
2026 | ret = nv_update_linkspeed(dev); | |
2027 | nv_start_rx(dev); | |
2028 | nv_start_tx(dev); | |
2029 | netif_start_queue(dev); | |
2030 | if (ret) { | |
2031 | netif_carrier_on(dev); | |
2032 | } else { | |
2033 | printk("%s: no link during initialization.\n", dev->name); | |
2034 | netif_carrier_off(dev); | |
2035 | } | |
2036 | if (oom) | |
2037 | mod_timer(&np->oom_kick, jiffies + OOM_REFILL); | |
2038 | spin_unlock_irq(&np->lock); | |
2039 | ||
2040 | return 0; | |
2041 | out_drain: | |
2042 | drain_ring(dev); | |
2043 | return ret; | |
2044 | } | |
2045 | ||
2046 | static int nv_close(struct net_device *dev) | |
2047 | { | |
2048 | struct fe_priv *np = get_nvpriv(dev); | |
2049 | u8 __iomem *base; | |
2050 | ||
2051 | spin_lock_irq(&np->lock); | |
2052 | np->in_shutdown = 1; | |
2053 | spin_unlock_irq(&np->lock); | |
2054 | synchronize_irq(dev->irq); | |
2055 | ||
2056 | del_timer_sync(&np->oom_kick); | |
2057 | del_timer_sync(&np->nic_poll); | |
2058 | ||
2059 | netif_stop_queue(dev); | |
2060 | spin_lock_irq(&np->lock); | |
2061 | nv_stop_tx(dev); | |
2062 | nv_stop_rx(dev); | |
2063 | nv_txrx_reset(dev); | |
2064 | ||
2065 | /* disable interrupts on the nic or we will lock up */ | |
2066 | base = get_hwbase(dev); | |
2067 | writel(0, base + NvRegIrqMask); | |
2068 | pci_push(base); | |
2069 | dprintk(KERN_INFO "%s: Irqmask is zero again\n", dev->name); | |
2070 | ||
2071 | spin_unlock_irq(&np->lock); | |
2072 | ||
2073 | free_irq(dev->irq, dev); | |
2074 | ||
2075 | drain_ring(dev); | |
2076 | ||
2077 | if (np->wolenabled) | |
2078 | nv_start_rx(dev); | |
2079 | ||
2080 | /* FIXME: power down nic */ | |
2081 | ||
2082 | return 0; | |
2083 | } | |
2084 | ||
2085 | static int __devinit nv_probe(struct pci_dev *pci_dev, const struct pci_device_id *id) | |
2086 | { | |
2087 | struct net_device *dev; | |
2088 | struct fe_priv *np; | |
2089 | unsigned long addr; | |
2090 | u8 __iomem *base; | |
2091 | int err, i; | |
2092 | ||
2093 | dev = alloc_etherdev(sizeof(struct fe_priv)); | |
2094 | err = -ENOMEM; | |
2095 | if (!dev) | |
2096 | goto out; | |
2097 | ||
2098 | np = get_nvpriv(dev); | |
2099 | np->pci_dev = pci_dev; | |
2100 | spin_lock_init(&np->lock); | |
2101 | SET_MODULE_OWNER(dev); | |
2102 | SET_NETDEV_DEV(dev, &pci_dev->dev); | |
2103 | ||
2104 | init_timer(&np->oom_kick); | |
2105 | np->oom_kick.data = (unsigned long) dev; | |
2106 | np->oom_kick.function = &nv_do_rx_refill; /* timer handler */ | |
2107 | init_timer(&np->nic_poll); | |
2108 | np->nic_poll.data = (unsigned long) dev; | |
2109 | np->nic_poll.function = &nv_do_nic_poll; /* timer handler */ | |
2110 | ||
2111 | err = pci_enable_device(pci_dev); | |
2112 | if (err) { | |
2113 | printk(KERN_INFO "forcedeth: pci_enable_dev failed (%d) for device %s\n", | |
2114 | err, pci_name(pci_dev)); | |
2115 | goto out_free; | |
2116 | } | |
2117 | ||
2118 | pci_set_master(pci_dev); | |
2119 | ||
2120 | err = pci_request_regions(pci_dev, DRV_NAME); | |
2121 | if (err < 0) | |
2122 | goto out_disable; | |
2123 | ||
2124 | err = -EINVAL; | |
2125 | addr = 0; | |
2126 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { | |
2127 | dprintk(KERN_DEBUG "%s: resource %d start %p len %ld flags 0x%08lx.\n", | |
2128 | pci_name(pci_dev), i, (void*)pci_resource_start(pci_dev, i), | |
2129 | pci_resource_len(pci_dev, i), | |
2130 | pci_resource_flags(pci_dev, i)); | |
2131 | if (pci_resource_flags(pci_dev, i) & IORESOURCE_MEM && | |
2132 | pci_resource_len(pci_dev, i) >= NV_PCI_REGSZ) { | |
2133 | addr = pci_resource_start(pci_dev, i); | |
2134 | break; | |
2135 | } | |
2136 | } | |
2137 | if (i == DEVICE_COUNT_RESOURCE) { | |
2138 | printk(KERN_INFO "forcedeth: Couldn't find register window for device %s.\n", | |
2139 | pci_name(pci_dev)); | |
2140 | goto out_relreg; | |
2141 | } | |
2142 | ||
2143 | /* handle different descriptor versions */ | |
dc8216c1 MS |
2144 | np->desc_ver = DESC_VER_1; |
2145 | np->pkt_limit = NV_PKTLIMIT_1; | |
2146 | if (id->driver_data & DEV_HAS_LARGEDESC) { | |
1da177e4 | 2147 | np->desc_ver = DESC_VER_2; |
d81c0983 MS |
2148 | np->pkt_limit = NV_PKTLIMIT_2; |
2149 | } | |
dc8216c1 | 2150 | |
1da177e4 LT |
2151 | err = -ENOMEM; |
2152 | np->base = ioremap(addr, NV_PCI_REGSZ); | |
2153 | if (!np->base) | |
2154 | goto out_relreg; | |
2155 | dev->base_addr = (unsigned long)np->base; | |
2156 | dev->irq = pci_dev->irq; | |
2157 | np->rx_ring = pci_alloc_consistent(pci_dev, sizeof(struct ring_desc) * (RX_RING + TX_RING), | |
2158 | &np->ring_addr); | |
2159 | if (!np->rx_ring) | |
2160 | goto out_unmap; | |
2161 | np->tx_ring = &np->rx_ring[RX_RING]; | |
2162 | ||
2163 | dev->open = nv_open; | |
2164 | dev->stop = nv_close; | |
2165 | dev->hard_start_xmit = nv_start_xmit; | |
2166 | dev->get_stats = nv_get_stats; | |
2167 | dev->change_mtu = nv_change_mtu; | |
2168 | dev->set_multicast_list = nv_set_multicast; | |
2918c35d MS |
2169 | #ifdef CONFIG_NET_POLL_CONTROLLER |
2170 | dev->poll_controller = nv_poll_controller; | |
2171 | #endif | |
1da177e4 LT |
2172 | SET_ETHTOOL_OPS(dev, &ops); |
2173 | dev->tx_timeout = nv_tx_timeout; | |
2174 | dev->watchdog_timeo = NV_WATCHDOG_TIMEO; | |
2175 | ||
2176 | pci_set_drvdata(pci_dev, dev); | |
2177 | ||
2178 | /* read the mac address */ | |
2179 | base = get_hwbase(dev); | |
2180 | np->orig_mac[0] = readl(base + NvRegMacAddrA); | |
2181 | np->orig_mac[1] = readl(base + NvRegMacAddrB); | |
2182 | ||
2183 | dev->dev_addr[0] = (np->orig_mac[1] >> 8) & 0xff; | |
2184 | dev->dev_addr[1] = (np->orig_mac[1] >> 0) & 0xff; | |
2185 | dev->dev_addr[2] = (np->orig_mac[0] >> 24) & 0xff; | |
2186 | dev->dev_addr[3] = (np->orig_mac[0] >> 16) & 0xff; | |
2187 | dev->dev_addr[4] = (np->orig_mac[0] >> 8) & 0xff; | |
2188 | dev->dev_addr[5] = (np->orig_mac[0] >> 0) & 0xff; | |
2189 | ||
2190 | if (!is_valid_ether_addr(dev->dev_addr)) { | |
2191 | /* | |
2192 | * Bad mac address. At least one bios sets the mac address | |
2193 | * to 01:23:45:67:89:ab | |
2194 | */ | |
2195 | printk(KERN_ERR "%s: Invalid Mac address detected: %02x:%02x:%02x:%02x:%02x:%02x\n", | |
2196 | pci_name(pci_dev), | |
2197 | dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2], | |
2198 | dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]); | |
2199 | printk(KERN_ERR "Please complain to your hardware vendor. Switching to a random MAC.\n"); | |
2200 | dev->dev_addr[0] = 0x00; | |
2201 | dev->dev_addr[1] = 0x00; | |
2202 | dev->dev_addr[2] = 0x6c; | |
2203 | get_random_bytes(&dev->dev_addr[3], 3); | |
2204 | } | |
2205 | ||
2206 | dprintk(KERN_DEBUG "%s: MAC Address %02x:%02x:%02x:%02x:%02x:%02x\n", pci_name(pci_dev), | |
2207 | dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2], | |
2208 | dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]); | |
2209 | ||
2210 | /* disable WOL */ | |
2211 | writel(0, base + NvRegWakeUpFlags); | |
2212 | np->wolenabled = 0; | |
2213 | ||
2214 | if (np->desc_ver == DESC_VER_1) { | |
2215 | np->tx_flags = NV_TX_LASTPACKET|NV_TX_VALID; | |
2216 | if (id->driver_data & DEV_NEED_LASTPACKET1) | |
2217 | np->tx_flags |= NV_TX_LASTPACKET1; | |
2218 | } else { | |
2219 | np->tx_flags = NV_TX2_LASTPACKET|NV_TX2_VALID; | |
2220 | if (id->driver_data & DEV_NEED_LASTPACKET1) | |
2221 | np->tx_flags |= NV_TX2_LASTPACKET1; | |
2222 | } | |
2223 | if (id->driver_data & DEV_IRQMASK_1) | |
2224 | np->irqmask = NVREG_IRQMASK_WANTED_1; | |
2225 | if (id->driver_data & DEV_IRQMASK_2) | |
2226 | np->irqmask = NVREG_IRQMASK_WANTED_2; | |
2227 | if (id->driver_data & DEV_NEED_TIMERIRQ) | |
2228 | np->irqmask |= NVREG_IRQ_TIMER; | |
2229 | if (id->driver_data & DEV_NEED_LINKTIMER) { | |
2230 | dprintk(KERN_INFO "%s: link timer on.\n", pci_name(pci_dev)); | |
2231 | np->need_linktimer = 1; | |
2232 | np->link_timeout = jiffies + LINK_TIMEOUT; | |
2233 | } else { | |
2234 | dprintk(KERN_INFO "%s: link timer off.\n", pci_name(pci_dev)); | |
2235 | np->need_linktimer = 0; | |
2236 | } | |
2237 | ||
2238 | /* find a suitable phy */ | |
2239 | for (i = 1; i < 32; i++) { | |
2240 | int id1, id2; | |
2241 | ||
2242 | spin_lock_irq(&np->lock); | |
2243 | id1 = mii_rw(dev, i, MII_PHYSID1, MII_READ); | |
2244 | spin_unlock_irq(&np->lock); | |
2245 | if (id1 < 0 || id1 == 0xffff) | |
2246 | continue; | |
2247 | spin_lock_irq(&np->lock); | |
2248 | id2 = mii_rw(dev, i, MII_PHYSID2, MII_READ); | |
2249 | spin_unlock_irq(&np->lock); | |
2250 | if (id2 < 0 || id2 == 0xffff) | |
2251 | continue; | |
2252 | ||
2253 | id1 = (id1 & PHYID1_OUI_MASK) << PHYID1_OUI_SHFT; | |
2254 | id2 = (id2 & PHYID2_OUI_MASK) >> PHYID2_OUI_SHFT; | |
2255 | dprintk(KERN_DEBUG "%s: open: Found PHY %04x:%04x at address %d.\n", | |
2256 | pci_name(pci_dev), id1, id2, i); | |
2257 | np->phyaddr = i; | |
2258 | np->phy_oui = id1 | id2; | |
2259 | break; | |
2260 | } | |
2261 | if (i == 32) { | |
2262 | /* PHY in isolate mode? No phy attached and user wants to | |
2263 | * test loopback? Very odd, but can be correct. | |
2264 | */ | |
2265 | printk(KERN_INFO "%s: open: Could not find a valid PHY.\n", | |
2266 | pci_name(pci_dev)); | |
2267 | } | |
2268 | ||
2269 | if (i != 32) { | |
2270 | /* reset it */ | |
2271 | phy_init(dev); | |
2272 | } | |
2273 | ||
2274 | /* set default link speed settings */ | |
2275 | np->linkspeed = NVREG_LINKSPEED_FORCE|NVREG_LINKSPEED_10; | |
2276 | np->duplex = 0; | |
2277 | np->autoneg = 1; | |
2278 | ||
2279 | err = register_netdev(dev); | |
2280 | if (err) { | |
2281 | printk(KERN_INFO "forcedeth: unable to register netdev: %d\n", err); | |
2282 | goto out_freering; | |
2283 | } | |
2284 | printk(KERN_INFO "%s: forcedeth.c: subsystem: %05x:%04x bound to %s\n", | |
2285 | dev->name, pci_dev->subsystem_vendor, pci_dev->subsystem_device, | |
2286 | pci_name(pci_dev)); | |
2287 | ||
2288 | return 0; | |
2289 | ||
2290 | out_freering: | |
2291 | pci_free_consistent(np->pci_dev, sizeof(struct ring_desc) * (RX_RING + TX_RING), | |
2292 | np->rx_ring, np->ring_addr); | |
2293 | pci_set_drvdata(pci_dev, NULL); | |
2294 | out_unmap: | |
2295 | iounmap(get_hwbase(dev)); | |
2296 | out_relreg: | |
2297 | pci_release_regions(pci_dev); | |
2298 | out_disable: | |
2299 | pci_disable_device(pci_dev); | |
2300 | out_free: | |
2301 | free_netdev(dev); | |
2302 | out: | |
2303 | return err; | |
2304 | } | |
2305 | ||
2306 | static void __devexit nv_remove(struct pci_dev *pci_dev) | |
2307 | { | |
2308 | struct net_device *dev = pci_get_drvdata(pci_dev); | |
2309 | struct fe_priv *np = get_nvpriv(dev); | |
2310 | u8 __iomem *base = get_hwbase(dev); | |
2311 | ||
2312 | unregister_netdev(dev); | |
2313 | ||
2314 | /* special op: write back the misordered MAC address - otherwise | |
2315 | * the next nv_probe would see a wrong address. | |
2316 | */ | |
2317 | writel(np->orig_mac[0], base + NvRegMacAddrA); | |
2318 | writel(np->orig_mac[1], base + NvRegMacAddrB); | |
2319 | ||
2320 | /* free all structures */ | |
2321 | pci_free_consistent(np->pci_dev, sizeof(struct ring_desc) * (RX_RING + TX_RING), np->rx_ring, np->ring_addr); | |
2322 | iounmap(get_hwbase(dev)); | |
2323 | pci_release_regions(pci_dev); | |
2324 | pci_disable_device(pci_dev); | |
2325 | free_netdev(dev); | |
2326 | pci_set_drvdata(pci_dev, NULL); | |
2327 | } | |
2328 | ||
2329 | static struct pci_device_id pci_tbl[] = { | |
2330 | { /* nForce Ethernet Controller */ | |
dc8216c1 | 2331 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_1), |
1da177e4 LT |
2332 | .driver_data = DEV_IRQMASK_1|DEV_NEED_TIMERIRQ|DEV_NEED_LINKTIMER, |
2333 | }, | |
2334 | { /* nForce2 Ethernet Controller */ | |
dc8216c1 | 2335 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_2), |
1da177e4 LT |
2336 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ|DEV_NEED_LINKTIMER, |
2337 | }, | |
2338 | { /* nForce3 Ethernet Controller */ | |
dc8216c1 | 2339 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_3), |
1da177e4 LT |
2340 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ|DEV_NEED_LINKTIMER, |
2341 | }, | |
2342 | { /* nForce3 Ethernet Controller */ | |
dc8216c1 MS |
2343 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_4), |
2344 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2345 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2346 | }, |
2347 | { /* nForce3 Ethernet Controller */ | |
dc8216c1 MS |
2348 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_5), |
2349 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2350 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2351 | }, |
2352 | { /* nForce3 Ethernet Controller */ | |
dc8216c1 MS |
2353 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_6), |
2354 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2355 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2356 | }, |
2357 | { /* nForce3 Ethernet Controller */ | |
dc8216c1 MS |
2358 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_7), |
2359 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2360 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2361 | }, |
2362 | { /* CK804 Ethernet Controller */ | |
dc8216c1 MS |
2363 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_8), |
2364 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2365 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2366 | }, |
2367 | { /* CK804 Ethernet Controller */ | |
dc8216c1 MS |
2368 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_9), |
2369 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2370 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2371 | }, |
2372 | { /* MCP04 Ethernet Controller */ | |
dc8216c1 MS |
2373 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_10), |
2374 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2375 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 LT |
2376 | }, |
2377 | { /* MCP04 Ethernet Controller */ | |
dc8216c1 MS |
2378 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_11), |
2379 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2380 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
1da177e4 | 2381 | }, |
9992d4aa | 2382 | { /* MCP51 Ethernet Controller */ |
dc8216c1 | 2383 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_12), |
8f767fc8 | 2384 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ|DEV_NEED_LINKTIMER, |
9992d4aa MS |
2385 | }, |
2386 | { /* MCP51 Ethernet Controller */ | |
dc8216c1 | 2387 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_13), |
8f767fc8 | 2388 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ|DEV_NEED_LINKTIMER, |
9992d4aa | 2389 | }, |
f49d16ef | 2390 | { /* MCP55 Ethernet Controller */ |
dc8216c1 MS |
2391 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_14), |
2392 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2393 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
f49d16ef MS |
2394 | }, |
2395 | { /* MCP55 Ethernet Controller */ | |
dc8216c1 MS |
2396 | PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NVENET_15), |
2397 | .driver_data = DEV_NEED_LASTPACKET1|DEV_IRQMASK_2|DEV_NEED_TIMERIRQ| | |
2398 | DEV_NEED_LINKTIMER|DEV_HAS_LARGEDESC, | |
f49d16ef | 2399 | }, |
1da177e4 LT |
2400 | {0,}, |
2401 | }; | |
2402 | ||
2403 | static struct pci_driver driver = { | |
2404 | .name = "forcedeth", | |
2405 | .id_table = pci_tbl, | |
2406 | .probe = nv_probe, | |
2407 | .remove = __devexit_p(nv_remove), | |
2408 | }; | |
2409 | ||
2410 | ||
2411 | static int __init init_nic(void) | |
2412 | { | |
2413 | printk(KERN_INFO "forcedeth.c: Reverse Engineered nForce ethernet driver. Version %s.\n", FORCEDETH_VERSION); | |
2414 | return pci_module_init(&driver); | |
2415 | } | |
2416 | ||
2417 | static void __exit exit_nic(void) | |
2418 | { | |
2419 | pci_unregister_driver(&driver); | |
2420 | } | |
2421 | ||
2422 | module_param(max_interrupt_work, int, 0); | |
2423 | MODULE_PARM_DESC(max_interrupt_work, "forcedeth maximum events handled per interrupt"); | |
2424 | ||
2425 | MODULE_AUTHOR("Manfred Spraul <manfred@colorfullife.com>"); | |
2426 | MODULE_DESCRIPTION("Reverse Engineered nForce ethernet driver"); | |
2427 | MODULE_LICENSE("GPL"); | |
2428 | ||
2429 | MODULE_DEVICE_TABLE(pci, pci_tbl); | |
2430 | ||
2431 | module_init(init_nic); | |
2432 | module_exit(exit_nic); |