]>
Commit | Line | Data |
---|---|---|
0bbaf069 | 1 | /* |
1da177e4 LT |
2 | * drivers/net/gianfar.h |
3 | * | |
4 | * Gianfar Ethernet Driver | |
5 | * Driver for FEC on MPC8540 and TSEC on MPC8540/MPC8560 | |
6 | * Based on 8260_io/fcc_enet.c | |
7 | * | |
8 | * Author: Andy Fleming | |
4c8d3d99 | 9 | * Maintainer: Kumar Gala |
a12f801d | 10 | * Modifier: Sandeep Gopalpet <sandeep.kumar@freescale.com> |
1da177e4 | 11 | * |
6c43e046 | 12 | * Copyright 2002-2009, 2011 Freescale Semiconductor, Inc. |
1da177e4 LT |
13 | * |
14 | * This program is free software; you can redistribute it and/or modify it | |
15 | * under the terms of the GNU General Public License as published by the | |
16 | * Free Software Foundation; either version 2 of the License, or (at your | |
17 | * option) any later version. | |
18 | * | |
19 | * Still left to do: | |
20 | * -Add support for module parameters | |
1da177e4 LT |
21 | * -Add patch for ethtool phys id |
22 | */ | |
23 | #ifndef __GIANFAR_H | |
24 | #define __GIANFAR_H | |
25 | ||
1da177e4 LT |
26 | #include <linux/kernel.h> |
27 | #include <linux/sched.h> | |
28 | #include <linux/string.h> | |
29 | #include <linux/errno.h> | |
30 | #include <linux/slab.h> | |
31 | #include <linux/interrupt.h> | |
32 | #include <linux/init.h> | |
33 | #include <linux/delay.h> | |
34 | #include <linux/netdevice.h> | |
35 | #include <linux/etherdevice.h> | |
36 | #include <linux/skbuff.h> | |
37 | #include <linux/spinlock.h> | |
38 | #include <linux/mm.h> | |
bb40dcbb AF |
39 | #include <linux/mii.h> |
40 | #include <linux/phy.h> | |
1da177e4 LT |
41 | |
42 | #include <asm/io.h> | |
43 | #include <asm/irq.h> | |
44 | #include <asm/uaccess.h> | |
45 | #include <linux/module.h> | |
1da177e4 LT |
46 | #include <linux/crc32.h> |
47 | #include <linux/workqueue.h> | |
48 | #include <linux/ethtool.h> | |
1da177e4 | 49 | |
4aa3a715 SP |
50 | struct ethtool_flow_spec_container { |
51 | struct ethtool_rx_flow_spec fs; | |
52 | struct list_head list; | |
53 | }; | |
54 | ||
55 | struct ethtool_rx_list { | |
56 | struct list_head list; | |
57 | unsigned int count; | |
58 | }; | |
59 | ||
1da177e4 LT |
60 | /* The maximum number of packets to be handled in one call of gfar_poll */ |
61 | #define GFAR_DEV_WEIGHT 64 | |
62 | ||
0bbaf069 KG |
63 | /* Length for FCB */ |
64 | #define GMAC_FCB_LEN 8 | |
65 | ||
66 | /* Default padding amount */ | |
67 | #define DEFAULT_PADDING 2 | |
68 | ||
1da177e4 LT |
69 | /* Number of bytes to align the rx bufs to */ |
70 | #define RXBUF_ALIGNMENT 64 | |
71 | ||
72 | /* The number of bytes which composes a unit for the purpose of | |
73 | * allocating data buffers. ie-for any given MTU, the data buffer | |
74 | * will be the next highest multiple of 512 bytes. */ | |
75 | #define INCREMENTAL_BUFFER_SIZE 512 | |
76 | ||
77 | ||
78 | #define MAC_ADDR_LEN 6 | |
79 | ||
80 | #define PHY_INIT_TIMEOUT 100000 | |
81 | #define GFAR_PHY_CHANGE_TIME 2 | |
82 | ||
bb40dcbb | 83 | #define DEVICE_NAME "%s: Gianfar Ethernet Controller Version 1.2, " |
1da177e4 LT |
84 | #define DRV_NAME "gfar-enet" |
85 | extern const char gfar_driver_name[]; | |
86 | extern const char gfar_driver_version[]; | |
87 | ||
fba4ed03 SG |
88 | /* MAXIMUM NUMBER OF QUEUES SUPPORTED */ |
89 | #define MAX_TX_QS 0x8 | |
90 | #define MAX_RX_QS 0x8 | |
91 | ||
46ceb60c SG |
92 | /* MAXIMUM NUMBER OF GROUPS SUPPORTED */ |
93 | #define MAXGROUPS 0x2 | |
94 | ||
1da177e4 | 95 | /* These need to be powers of 2 for this driver */ |
1da177e4 LT |
96 | #define DEFAULT_TX_RING_SIZE 256 |
97 | #define DEFAULT_RX_RING_SIZE 256 | |
1da177e4 LT |
98 | |
99 | #define GFAR_RX_MAX_RING_SIZE 256 | |
100 | #define GFAR_TX_MAX_RING_SIZE 256 | |
101 | ||
7f7f5316 AF |
102 | #define GFAR_MAX_FIFO_THRESHOLD 511 |
103 | #define GFAR_MAX_FIFO_STARVE 511 | |
104 | #define GFAR_MAX_FIFO_STARVE_OFF 511 | |
105 | ||
1da177e4 LT |
106 | #define DEFAULT_RX_BUFFER_SIZE 1536 |
107 | #define TX_RING_MOD_MASK(size) (size-1) | |
108 | #define RX_RING_MOD_MASK(size) (size-1) | |
109 | #define JUMBO_BUFFER_SIZE 9728 | |
110 | #define JUMBO_FRAME_SIZE 9600 | |
111 | ||
7f7f5316 AF |
112 | #define DEFAULT_FIFO_TX_THR 0x100 |
113 | #define DEFAULT_FIFO_TX_STARVE 0x40 | |
114 | #define DEFAULT_FIFO_TX_STARVE_OFF 0x80 | |
115 | #define DEFAULT_BD_STASH 1 | |
a3cb96a1 | 116 | #define DEFAULT_STASH_LENGTH 96 |
7f7f5316 AF |
117 | #define DEFAULT_STASH_INDEX 0 |
118 | ||
119 | /* The number of Exact Match registers */ | |
120 | #define GFAR_EM_NUM 15 | |
121 | ||
1da177e4 | 122 | /* Latency of interface clock in nanoseconds */ |
0bbaf069 | 123 | /* Interface clock latency , in this case, means the |
1da177e4 LT |
124 | * time described by a value of 1 in the interrupt |
125 | * coalescing registers' time fields. Since those fields | |
126 | * refer to the time it takes for 64 clocks to pass, the | |
127 | * latencies are as such: | |
128 | * GBIT = 125MHz => 8ns/clock => 8*64 ns / tick | |
129 | * 100 = 25 MHz => 40ns/clock => 40*64 ns / tick | |
130 | * 10 = 2.5 MHz => 400ns/clock => 400*64 ns / tick | |
131 | */ | |
132 | #define GFAR_GBIT_TIME 512 | |
133 | #define GFAR_100_TIME 2560 | |
134 | #define GFAR_10_TIME 25600 | |
135 | ||
136 | #define DEFAULT_TX_COALESCE 1 | |
137 | #define DEFAULT_TXCOUNT 16 | |
2f448911 | 138 | #define DEFAULT_TXTIME 21 |
1da177e4 | 139 | |
d080cd63 DH |
140 | #define DEFAULT_RXTIME 21 |
141 | ||
d080cd63 DH |
142 | #define DEFAULT_RX_COALESCE 0 |
143 | #define DEFAULT_RXCOUNT 0 | |
1da177e4 | 144 | |
1577ecef AF |
145 | #define GFAR_SUPPORTED (SUPPORTED_10baseT_Half \ |
146 | | SUPPORTED_10baseT_Full \ | |
147 | | SUPPORTED_100baseT_Half \ | |
148 | | SUPPORTED_100baseT_Full \ | |
149 | | SUPPORTED_Autoneg \ | |
150 | | SUPPORTED_MII) | |
1da177e4 | 151 | |
d3c12873 KJ |
152 | /* TBI register addresses */ |
153 | #define MII_TBICON 0x11 | |
154 | ||
155 | /* TBICON register bit fields */ | |
156 | #define TBICON_CLK_SELECT 0x0020 | |
157 | ||
1da177e4 LT |
158 | /* MAC register bits */ |
159 | #define MACCFG1_SOFT_RESET 0x80000000 | |
160 | #define MACCFG1_RESET_RX_MC 0x00080000 | |
161 | #define MACCFG1_RESET_TX_MC 0x00040000 | |
162 | #define MACCFG1_RESET_RX_FUN 0x00020000 | |
163 | #define MACCFG1_RESET_TX_FUN 0x00010000 | |
164 | #define MACCFG1_LOOPBACK 0x00000100 | |
165 | #define MACCFG1_RX_FLOW 0x00000020 | |
166 | #define MACCFG1_TX_FLOW 0x00000010 | |
167 | #define MACCFG1_SYNCD_RX_EN 0x00000008 | |
168 | #define MACCFG1_RX_EN 0x00000004 | |
169 | #define MACCFG1_SYNCD_TX_EN 0x00000002 | |
170 | #define MACCFG1_TX_EN 0x00000001 | |
171 | ||
172 | #define MACCFG2_INIT_SETTINGS 0x00007205 | |
173 | #define MACCFG2_FULL_DUPLEX 0x00000001 | |
174 | #define MACCFG2_IF 0x00000300 | |
175 | #define MACCFG2_MII 0x00000100 | |
176 | #define MACCFG2_GMII 0x00000200 | |
177 | #define MACCFG2_HUGEFRAME 0x00000020 | |
178 | #define MACCFG2_LENGTHCHECK 0x00000010 | |
d87eb127 | 179 | #define MACCFG2_MPEN 0x00000008 |
1da177e4 | 180 | |
4aa3a715 | 181 | #define ECNTRL_FIFM 0x00008000 |
1da177e4 LT |
182 | #define ECNTRL_INIT_SETTINGS 0x00001000 |
183 | #define ECNTRL_TBI_MODE 0x00000020 | |
e8a2b6a4 | 184 | #define ECNTRL_REDUCED_MODE 0x00000010 |
7f7f5316 | 185 | #define ECNTRL_R100 0x00000008 |
e8a2b6a4 AF |
186 | #define ECNTRL_REDUCED_MII_MODE 0x00000004 |
187 | #define ECNTRL_SGMII_MODE 0x00000002 | |
1da177e4 LT |
188 | |
189 | #define MRBLR_INIT_SETTINGS DEFAULT_RX_BUFFER_SIZE | |
190 | ||
191 | #define MINFLR_INIT_SETTINGS 0x00000040 | |
192 | ||
fba4ed03 SG |
193 | /* Tqueue control */ |
194 | #define TQUEUE_EN0 0x00008000 | |
195 | #define TQUEUE_EN1 0x00004000 | |
196 | #define TQUEUE_EN2 0x00002000 | |
197 | #define TQUEUE_EN3 0x00001000 | |
198 | #define TQUEUE_EN4 0x00000800 | |
199 | #define TQUEUE_EN5 0x00000400 | |
200 | #define TQUEUE_EN6 0x00000200 | |
201 | #define TQUEUE_EN7 0x00000100 | |
202 | #define TQUEUE_EN_ALL 0x0000FF00 | |
203 | ||
204 | #define TR03WT_WT0_MASK 0xFF000000 | |
205 | #define TR03WT_WT1_MASK 0x00FF0000 | |
206 | #define TR03WT_WT2_MASK 0x0000FF00 | |
207 | #define TR03WT_WT3_MASK 0x000000FF | |
208 | ||
209 | #define TR47WT_WT4_MASK 0xFF000000 | |
210 | #define TR47WT_WT5_MASK 0x00FF0000 | |
211 | #define TR47WT_WT6_MASK 0x0000FF00 | |
212 | #define TR47WT_WT7_MASK 0x000000FF | |
213 | ||
214 | /* Rqueue control */ | |
215 | #define RQUEUE_EX0 0x00800000 | |
216 | #define RQUEUE_EX1 0x00400000 | |
217 | #define RQUEUE_EX2 0x00200000 | |
218 | #define RQUEUE_EX3 0x00100000 | |
219 | #define RQUEUE_EX4 0x00080000 | |
220 | #define RQUEUE_EX5 0x00040000 | |
221 | #define RQUEUE_EX6 0x00020000 | |
222 | #define RQUEUE_EX7 0x00010000 | |
223 | #define RQUEUE_EX_ALL 0x00FF0000 | |
224 | ||
225 | #define RQUEUE_EN0 0x00000080 | |
226 | #define RQUEUE_EN1 0x00000040 | |
227 | #define RQUEUE_EN2 0x00000020 | |
228 | #define RQUEUE_EN3 0x00000010 | |
229 | #define RQUEUE_EN4 0x00000008 | |
230 | #define RQUEUE_EN5 0x00000004 | |
231 | #define RQUEUE_EN6 0x00000002 | |
232 | #define RQUEUE_EN7 0x00000001 | |
233 | #define RQUEUE_EN_ALL 0x000000FF | |
234 | ||
1da177e4 LT |
235 | /* Init to do tx snooping for buffers and descriptors */ |
236 | #define DMACTRL_INIT_SETTINGS 0x000000c3 | |
237 | #define DMACTRL_GRS 0x00000010 | |
238 | #define DMACTRL_GTS 0x00000008 | |
239 | ||
fba4ed03 SG |
240 | #define TSTAT_CLEAR_THALT_ALL 0xFF000000 |
241 | #define TSTAT_CLEAR_THALT 0x80000000 | |
242 | #define TSTAT_CLEAR_THALT0 0x80000000 | |
243 | #define TSTAT_CLEAR_THALT1 0x40000000 | |
244 | #define TSTAT_CLEAR_THALT2 0x20000000 | |
245 | #define TSTAT_CLEAR_THALT3 0x10000000 | |
246 | #define TSTAT_CLEAR_THALT4 0x08000000 | |
247 | #define TSTAT_CLEAR_THALT5 0x04000000 | |
248 | #define TSTAT_CLEAR_THALT6 0x02000000 | |
249 | #define TSTAT_CLEAR_THALT7 0x01000000 | |
1da177e4 LT |
250 | |
251 | /* Interrupt coalescing macros */ | |
252 | #define IC_ICEN 0x80000000 | |
253 | #define IC_ICFT_MASK 0x1fe00000 | |
254 | #define IC_ICFT_SHIFT 21 | |
255 | #define mk_ic_icft(x) \ | |
256 | (((unsigned int)x << IC_ICFT_SHIFT)&IC_ICFT_MASK) | |
257 | #define IC_ICTT_MASK 0x0000ffff | |
258 | #define mk_ic_ictt(x) (x&IC_ICTT_MASK) | |
259 | ||
260 | #define mk_ic_value(count, time) (IC_ICEN | \ | |
261 | mk_ic_icft(count) | \ | |
262 | mk_ic_ictt(time)) | |
b46a8454 DH |
263 | #define get_icft_value(ic) (((unsigned long)ic & IC_ICFT_MASK) >> \ |
264 | IC_ICFT_SHIFT) | |
265 | #define get_ictt_value(ic) ((unsigned long)ic & IC_ICTT_MASK) | |
266 | ||
267 | #define DEFAULT_TXIC mk_ic_value(DEFAULT_TXCOUNT, DEFAULT_TXTIME) | |
268 | #define DEFAULT_RXIC mk_ic_value(DEFAULT_RXCOUNT, DEFAULT_RXTIME) | |
1da177e4 | 269 | |
31de198b AF |
270 | #define skip_bd(bdp, stride, base, ring_size) ({ \ |
271 | typeof(bdp) new_bd = (bdp) + (stride); \ | |
272 | (new_bd >= (base) + (ring_size)) ? (new_bd - (ring_size)) : new_bd; }) | |
273 | ||
274 | #define next_bd(bdp, base, ring_size) skip_bd(bdp, 1, base, ring_size) | |
275 | ||
cc772ab7 | 276 | #define RCTRL_TS_ENABLE 0x01000000 |
0bbaf069 KG |
277 | #define RCTRL_PAL_MASK 0x001f0000 |
278 | #define RCTRL_VLEX 0x00002000 | |
279 | #define RCTRL_FILREN 0x00001000 | |
280 | #define RCTRL_GHTX 0x00000400 | |
281 | #define RCTRL_IPCSEN 0x00000200 | |
282 | #define RCTRL_TUCSEN 0x00000100 | |
283 | #define RCTRL_PRSDEP_MASK 0x000000c0 | |
284 | #define RCTRL_PRSDEP_INIT 0x000000c0 | |
4aa3a715 | 285 | #define RCTRL_PRSFM 0x00000020 |
1da177e4 | 286 | #define RCTRL_PROM 0x00000008 |
7f7f5316 | 287 | #define RCTRL_EMEN 0x00000002 |
77ecaf2d DH |
288 | #define RCTRL_REQ_PARSER (RCTRL_VLEX | RCTRL_IPCSEN | \ |
289 | RCTRL_TUCSEN) | |
290 | #define RCTRL_CHECKSUMMING (RCTRL_IPCSEN | RCTRL_TUCSEN | \ | |
291 | RCTRL_PRSDEP_INIT) | |
0bbaf069 KG |
292 | #define RCTRL_EXTHASH (RCTRL_GHTX) |
293 | #define RCTRL_VLAN (RCTRL_PRSDEP_INIT) | |
7f7f5316 | 294 | #define RCTRL_PADDING(x) ((x << 16) & RCTRL_PAL_MASK) |
0bbaf069 KG |
295 | |
296 | ||
1da177e4 LT |
297 | #define RSTAT_CLEAR_RHALT 0x00800000 |
298 | ||
0bbaf069 KG |
299 | #define TCTRL_IPCSEN 0x00004000 |
300 | #define TCTRL_TUCSEN 0x00002000 | |
301 | #define TCTRL_VLINS 0x00001000 | |
fba4ed03 SG |
302 | #define TCTRL_THDF 0x00000800 |
303 | #define TCTRL_RFCPAUSE 0x00000010 | |
304 | #define TCTRL_TFCPAUSE 0x00000008 | |
305 | #define TCTRL_TXSCHED_MASK 0x00000006 | |
306 | #define TCTRL_TXSCHED_INIT 0x00000000 | |
307 | #define TCTRL_TXSCHED_PRIO 0x00000002 | |
308 | #define TCTRL_TXSCHED_WRRS 0x00000004 | |
0bbaf069 KG |
309 | #define TCTRL_INIT_CSUM (TCTRL_TUCSEN | TCTRL_IPCSEN) |
310 | ||
1da177e4 LT |
311 | #define IEVENT_INIT_CLEAR 0xffffffff |
312 | #define IEVENT_BABR 0x80000000 | |
313 | #define IEVENT_RXC 0x40000000 | |
314 | #define IEVENT_BSY 0x20000000 | |
315 | #define IEVENT_EBERR 0x10000000 | |
316 | #define IEVENT_MSRO 0x04000000 | |
317 | #define IEVENT_GTSC 0x02000000 | |
318 | #define IEVENT_BABT 0x01000000 | |
319 | #define IEVENT_TXC 0x00800000 | |
320 | #define IEVENT_TXE 0x00400000 | |
321 | #define IEVENT_TXB 0x00200000 | |
322 | #define IEVENT_TXF 0x00100000 | |
323 | #define IEVENT_LC 0x00040000 | |
324 | #define IEVENT_CRL 0x00020000 | |
325 | #define IEVENT_XFUN 0x00010000 | |
326 | #define IEVENT_RXB0 0x00008000 | |
d87eb127 | 327 | #define IEVENT_MAG 0x00000800 |
1da177e4 LT |
328 | #define IEVENT_GRSC 0x00000100 |
329 | #define IEVENT_RXF0 0x00000080 | |
0bbaf069 KG |
330 | #define IEVENT_FIR 0x00000008 |
331 | #define IEVENT_FIQ 0x00000004 | |
332 | #define IEVENT_DPE 0x00000002 | |
333 | #define IEVENT_PERR 0x00000001 | |
8c7396ae | 334 | #define IEVENT_RX_MASK (IEVENT_RXB0 | IEVENT_RXF0 | IEVENT_BSY) |
1da177e4 | 335 | #define IEVENT_TX_MASK (IEVENT_TXB | IEVENT_TXF) |
d080cd63 | 336 | #define IEVENT_RTX_MASK (IEVENT_RX_MASK | IEVENT_TX_MASK) |
1da177e4 LT |
337 | #define IEVENT_ERR_MASK \ |
338 | (IEVENT_RXC | IEVENT_BSY | IEVENT_EBERR | IEVENT_MSRO | \ | |
339 | IEVENT_BABT | IEVENT_TXC | IEVENT_TXE | IEVENT_LC \ | |
d87eb127 | 340 | | IEVENT_CRL | IEVENT_XFUN | IEVENT_DPE | IEVENT_PERR \ |
18a36c1a | 341 | | IEVENT_MAG | IEVENT_BABR) |
1da177e4 LT |
342 | |
343 | #define IMASK_INIT_CLEAR 0x00000000 | |
344 | #define IMASK_BABR 0x80000000 | |
345 | #define IMASK_RXC 0x40000000 | |
346 | #define IMASK_BSY 0x20000000 | |
347 | #define IMASK_EBERR 0x10000000 | |
348 | #define IMASK_MSRO 0x04000000 | |
7c65ec79 | 349 | #define IMASK_GTSC 0x02000000 |
1da177e4 LT |
350 | #define IMASK_BABT 0x01000000 |
351 | #define IMASK_TXC 0x00800000 | |
352 | #define IMASK_TXEEN 0x00400000 | |
353 | #define IMASK_TXBEN 0x00200000 | |
354 | #define IMASK_TXFEN 0x00100000 | |
355 | #define IMASK_LC 0x00040000 | |
356 | #define IMASK_CRL 0x00020000 | |
357 | #define IMASK_XFUN 0x00010000 | |
358 | #define IMASK_RXB0 0x00008000 | |
d87eb127 | 359 | #define IMASK_MAG 0x00000800 |
7c65ec79 | 360 | #define IMASK_GRSC 0x00000100 |
1da177e4 | 361 | #define IMASK_RXFEN0 0x00000080 |
0bbaf069 KG |
362 | #define IMASK_FIR 0x00000008 |
363 | #define IMASK_FIQ 0x00000004 | |
364 | #define IMASK_DPE 0x00000002 | |
365 | #define IMASK_PERR 0x00000001 | |
1da177e4 LT |
366 | #define IMASK_DEFAULT (IMASK_TXEEN | IMASK_TXFEN | IMASK_TXBEN | \ |
367 | IMASK_RXFEN0 | IMASK_BSY | IMASK_EBERR | IMASK_BABR | \ | |
0bbaf069 KG |
368 | IMASK_XFUN | IMASK_RXC | IMASK_BABT | IMASK_DPE \ |
369 | | IMASK_PERR) | |
d080cd63 DH |
370 | #define IMASK_RTX_DISABLED ((~(IMASK_RXFEN0 | IMASK_TXFEN | IMASK_BSY)) \ |
371 | & IMASK_DEFAULT) | |
1da177e4 | 372 | |
7f7f5316 AF |
373 | /* Fifo management */ |
374 | #define FIFO_TX_THR_MASK 0x01ff | |
375 | #define FIFO_TX_STARVE_MASK 0x01ff | |
376 | #define FIFO_TX_STARVE_OFF_MASK 0x01ff | |
1da177e4 LT |
377 | |
378 | /* Attribute fields */ | |
379 | ||
380 | /* This enables rx snooping for buffers and descriptors */ | |
1da177e4 | 381 | #define ATTR_BDSTASH 0x00000800 |
1da177e4 | 382 | |
1da177e4 | 383 | #define ATTR_BUFSTASH 0x00004000 |
1da177e4 LT |
384 | |
385 | #define ATTR_SNOOPING 0x000000c0 | |
7f7f5316 | 386 | #define ATTR_INIT_SETTINGS ATTR_SNOOPING |
1da177e4 LT |
387 | |
388 | #define ATTRELI_INIT_SETTINGS 0x0 | |
7f7f5316 AF |
389 | #define ATTRELI_EL_MASK 0x3fff0000 |
390 | #define ATTRELI_EL(x) (x << 16) | |
391 | #define ATTRELI_EI_MASK 0x00003fff | |
392 | #define ATTRELI_EI(x) (x) | |
1da177e4 | 393 | |
5a5efed4 | 394 | #define BD_LFLAG(flags) ((flags) << 16) |
1fbe4932 | 395 | #define BD_LENGTH_MASK 0x0000ffff |
1da177e4 | 396 | |
7a8b3372 SG |
397 | #define FPR_FILER_MASK 0xFFFFFFFF |
398 | #define MAX_FILER_IDX 0xFF | |
399 | ||
1ccb8389 SG |
400 | /* This default RIR value directly corresponds |
401 | * to the 3-bit hash value generated */ | |
402 | #define DEFAULT_RIR0 0x05397700 | |
403 | ||
7a8b3372 SG |
404 | /* RQFCR register bits */ |
405 | #define RQFCR_GPI 0x80000000 | |
406 | #define RQFCR_HASHTBL_Q 0x00000000 | |
407 | #define RQFCR_HASHTBL_0 0x00020000 | |
408 | #define RQFCR_HASHTBL_1 0x00040000 | |
409 | #define RQFCR_HASHTBL_2 0x00060000 | |
410 | #define RQFCR_HASHTBL_3 0x00080000 | |
411 | #define RQFCR_HASH 0x00010000 | |
412 | #define RQFCR_CLE 0x00000200 | |
413 | #define RQFCR_RJE 0x00000100 | |
414 | #define RQFCR_AND 0x00000080 | |
415 | #define RQFCR_CMP_EXACT 0x00000000 | |
416 | #define RQFCR_CMP_MATCH 0x00000020 | |
417 | #define RQFCR_CMP_NOEXACT 0x00000040 | |
418 | #define RQFCR_CMP_NOMATCH 0x00000060 | |
419 | ||
420 | /* RQFCR PID values */ | |
421 | #define RQFCR_PID_MASK 0x00000000 | |
422 | #define RQFCR_PID_PARSE 0x00000001 | |
423 | #define RQFCR_PID_ARB 0x00000002 | |
424 | #define RQFCR_PID_DAH 0x00000003 | |
425 | #define RQFCR_PID_DAL 0x00000004 | |
426 | #define RQFCR_PID_SAH 0x00000005 | |
427 | #define RQFCR_PID_SAL 0x00000006 | |
428 | #define RQFCR_PID_ETY 0x00000007 | |
429 | #define RQFCR_PID_VID 0x00000008 | |
430 | #define RQFCR_PID_PRI 0x00000009 | |
431 | #define RQFCR_PID_TOS 0x0000000A | |
432 | #define RQFCR_PID_L4P 0x0000000B | |
433 | #define RQFCR_PID_DIA 0x0000000C | |
434 | #define RQFCR_PID_SIA 0x0000000D | |
435 | #define RQFCR_PID_DPT 0x0000000E | |
436 | #define RQFCR_PID_SPT 0x0000000F | |
437 | ||
438 | /* RQFPR when PID is 0x0001 */ | |
439 | #define RQFPR_HDR_GE_512 0x00200000 | |
440 | #define RQFPR_LERR 0x00100000 | |
441 | #define RQFPR_RAR 0x00080000 | |
442 | #define RQFPR_RARQ 0x00040000 | |
443 | #define RQFPR_AR 0x00020000 | |
444 | #define RQFPR_ARQ 0x00010000 | |
445 | #define RQFPR_EBC 0x00008000 | |
446 | #define RQFPR_VLN 0x00004000 | |
447 | #define RQFPR_CFI 0x00002000 | |
448 | #define RQFPR_JUM 0x00001000 | |
449 | #define RQFPR_IPF 0x00000800 | |
450 | #define RQFPR_FIF 0x00000400 | |
451 | #define RQFPR_IPV4 0x00000200 | |
452 | #define RQFPR_IPV6 0x00000100 | |
453 | #define RQFPR_ICC 0x00000080 | |
454 | #define RQFPR_ICV 0x00000040 | |
455 | #define RQFPR_TCP 0x00000020 | |
456 | #define RQFPR_UDP 0x00000010 | |
457 | #define RQFPR_TUC 0x00000008 | |
458 | #define RQFPR_TUV 0x00000004 | |
459 | #define RQFPR_PER 0x00000002 | |
460 | #define RQFPR_EER 0x00000001 | |
461 | ||
1da177e4 LT |
462 | /* TxBD status field bits */ |
463 | #define TXBD_READY 0x8000 | |
464 | #define TXBD_PADCRC 0x4000 | |
465 | #define TXBD_WRAP 0x2000 | |
466 | #define TXBD_INTERRUPT 0x1000 | |
467 | #define TXBD_LAST 0x0800 | |
468 | #define TXBD_CRC 0x0400 | |
469 | #define TXBD_DEF 0x0200 | |
470 | #define TXBD_HUGEFRAME 0x0080 | |
471 | #define TXBD_LATECOLLISION 0x0080 | |
472 | #define TXBD_RETRYLIMIT 0x0040 | |
473 | #define TXBD_RETRYCOUNTMASK 0x003c | |
474 | #define TXBD_UNDERRUN 0x0002 | |
0bbaf069 KG |
475 | #define TXBD_TOE 0x0002 |
476 | ||
477 | /* Tx FCB param bits */ | |
478 | #define TXFCB_VLN 0x80 | |
479 | #define TXFCB_IP 0x40 | |
480 | #define TXFCB_IP6 0x20 | |
481 | #define TXFCB_TUP 0x10 | |
482 | #define TXFCB_UDP 0x08 | |
483 | #define TXFCB_CIP 0x04 | |
484 | #define TXFCB_CTU 0x02 | |
485 | #define TXFCB_NPH 0x01 | |
486 | #define TXFCB_DEFAULT (TXFCB_IP|TXFCB_TUP|TXFCB_CTU|TXFCB_NPH) | |
1da177e4 LT |
487 | |
488 | /* RxBD status field bits */ | |
489 | #define RXBD_EMPTY 0x8000 | |
490 | #define RXBD_RO1 0x4000 | |
491 | #define RXBD_WRAP 0x2000 | |
492 | #define RXBD_INTERRUPT 0x1000 | |
493 | #define RXBD_LAST 0x0800 | |
494 | #define RXBD_FIRST 0x0400 | |
495 | #define RXBD_MISS 0x0100 | |
496 | #define RXBD_BROADCAST 0x0080 | |
497 | #define RXBD_MULTICAST 0x0040 | |
498 | #define RXBD_LARGE 0x0020 | |
499 | #define RXBD_NONOCTET 0x0010 | |
500 | #define RXBD_SHORT 0x0008 | |
501 | #define RXBD_CRCERR 0x0004 | |
502 | #define RXBD_OVERRUN 0x0002 | |
503 | #define RXBD_TRUNCATED 0x0001 | |
504 | #define RXBD_STATS 0x01ff | |
99da5003 AF |
505 | #define RXBD_ERR (RXBD_LARGE | RXBD_SHORT | RXBD_NONOCTET \ |
506 | | RXBD_CRCERR | RXBD_OVERRUN \ | |
507 | | RXBD_TRUNCATED) | |
1da177e4 | 508 | |
0bbaf069 KG |
509 | /* Rx FCB status field bits */ |
510 | #define RXFCB_VLN 0x8000 | |
511 | #define RXFCB_IP 0x4000 | |
512 | #define RXFCB_IP6 0x2000 | |
513 | #define RXFCB_TUP 0x1000 | |
514 | #define RXFCB_CIP 0x0800 | |
515 | #define RXFCB_CTU 0x0400 | |
516 | #define RXFCB_EIP 0x0200 | |
517 | #define RXFCB_ETU 0x0100 | |
7f7f5316 | 518 | #define RXFCB_CSUM_MASK 0x0f00 |
0bbaf069 KG |
519 | #define RXFCB_PERR_MASK 0x000c |
520 | #define RXFCB_PERR_BADL3 0x0008 | |
521 | ||
c50a5d9a DH |
522 | #define GFAR_INT_NAME_MAX IFNAMSIZ + 4 |
523 | ||
1da177e4 LT |
524 | struct txbd8 |
525 | { | |
5a5efed4 DH |
526 | union { |
527 | struct { | |
528 | u16 status; /* Status Fields */ | |
529 | u16 length; /* Buffer length */ | |
530 | }; | |
531 | u32 lstatus; | |
532 | }; | |
1da177e4 LT |
533 | u32 bufPtr; /* Buffer Pointer */ |
534 | }; | |
535 | ||
0bbaf069 | 536 | struct txfcb { |
7f7f5316 | 537 | u8 flags; |
f0ee7acf | 538 | u8 ptp; /* Flag to enable tx timestamping */ |
0bbaf069 KG |
539 | u8 l4os; /* Level 4 Header Offset */ |
540 | u8 l3os; /* Level 3 Header Offset */ | |
541 | u16 phcs; /* Pseudo-header Checksum */ | |
542 | u16 vlctl; /* VLAN control word */ | |
543 | }; | |
544 | ||
1da177e4 LT |
545 | struct rxbd8 |
546 | { | |
5a5efed4 DH |
547 | union { |
548 | struct { | |
549 | u16 status; /* Status Fields */ | |
550 | u16 length; /* Buffer Length */ | |
551 | }; | |
552 | u32 lstatus; | |
553 | }; | |
1da177e4 LT |
554 | u32 bufPtr; /* Buffer Pointer */ |
555 | }; | |
556 | ||
0bbaf069 | 557 | struct rxfcb { |
7f7f5316 | 558 | u16 flags; |
0bbaf069 KG |
559 | u8 rq; /* Receive Queue index */ |
560 | u8 pro; /* Layer 4 Protocol */ | |
561 | u16 reserved; | |
562 | u16 vlctl; /* VLAN control word */ | |
563 | }; | |
564 | ||
a6d36d56 BM |
565 | struct gianfar_skb_cb { |
566 | int alignamount; | |
567 | }; | |
568 | ||
569 | #define GFAR_CB(skb) ((struct gianfar_skb_cb *)((skb)->cb)) | |
570 | ||
1da177e4 LT |
571 | struct rmon_mib |
572 | { | |
573 | u32 tr64; /* 0x.680 - Transmit and Receive 64-byte Frame Counter */ | |
574 | u32 tr127; /* 0x.684 - Transmit and Receive 65-127 byte Frame Counter */ | |
575 | u32 tr255; /* 0x.688 - Transmit and Receive 128-255 byte Frame Counter */ | |
576 | u32 tr511; /* 0x.68c - Transmit and Receive 256-511 byte Frame Counter */ | |
577 | u32 tr1k; /* 0x.690 - Transmit and Receive 512-1023 byte Frame Counter */ | |
578 | u32 trmax; /* 0x.694 - Transmit and Receive 1024-1518 byte Frame Counter */ | |
579 | u32 trmgv; /* 0x.698 - Transmit and Receive 1519-1522 byte Good VLAN Frame */ | |
580 | u32 rbyt; /* 0x.69c - Receive Byte Counter */ | |
581 | u32 rpkt; /* 0x.6a0 - Receive Packet Counter */ | |
582 | u32 rfcs; /* 0x.6a4 - Receive FCS Error Counter */ | |
583 | u32 rmca; /* 0x.6a8 - Receive Multicast Packet Counter */ | |
584 | u32 rbca; /* 0x.6ac - Receive Broadcast Packet Counter */ | |
585 | u32 rxcf; /* 0x.6b0 - Receive Control Frame Packet Counter */ | |
586 | u32 rxpf; /* 0x.6b4 - Receive Pause Frame Packet Counter */ | |
587 | u32 rxuo; /* 0x.6b8 - Receive Unknown OP Code Counter */ | |
588 | u32 raln; /* 0x.6bc - Receive Alignment Error Counter */ | |
589 | u32 rflr; /* 0x.6c0 - Receive Frame Length Error Counter */ | |
590 | u32 rcde; /* 0x.6c4 - Receive Code Error Counter */ | |
591 | u32 rcse; /* 0x.6c8 - Receive Carrier Sense Error Counter */ | |
592 | u32 rund; /* 0x.6cc - Receive Undersize Packet Counter */ | |
593 | u32 rovr; /* 0x.6d0 - Receive Oversize Packet Counter */ | |
594 | u32 rfrg; /* 0x.6d4 - Receive Fragments Counter */ | |
595 | u32 rjbr; /* 0x.6d8 - Receive Jabber Counter */ | |
596 | u32 rdrp; /* 0x.6dc - Receive Drop Counter */ | |
597 | u32 tbyt; /* 0x.6e0 - Transmit Byte Counter Counter */ | |
598 | u32 tpkt; /* 0x.6e4 - Transmit Packet Counter */ | |
599 | u32 tmca; /* 0x.6e8 - Transmit Multicast Packet Counter */ | |
600 | u32 tbca; /* 0x.6ec - Transmit Broadcast Packet Counter */ | |
601 | u32 txpf; /* 0x.6f0 - Transmit Pause Control Frame Counter */ | |
602 | u32 tdfr; /* 0x.6f4 - Transmit Deferral Packet Counter */ | |
603 | u32 tedf; /* 0x.6f8 - Transmit Excessive Deferral Packet Counter */ | |
604 | u32 tscl; /* 0x.6fc - Transmit Single Collision Packet Counter */ | |
605 | u32 tmcl; /* 0x.700 - Transmit Multiple Collision Packet Counter */ | |
606 | u32 tlcl; /* 0x.704 - Transmit Late Collision Packet Counter */ | |
607 | u32 txcl; /* 0x.708 - Transmit Excessive Collision Packet Counter */ | |
608 | u32 tncl; /* 0x.70c - Transmit Total Collision Counter */ | |
609 | u8 res1[4]; | |
610 | u32 tdrp; /* 0x.714 - Transmit Drop Frame Counter */ | |
611 | u32 tjbr; /* 0x.718 - Transmit Jabber Frame Counter */ | |
612 | u32 tfcs; /* 0x.71c - Transmit FCS Error Counter */ | |
613 | u32 txcf; /* 0x.720 - Transmit Control Frame Counter */ | |
614 | u32 tovr; /* 0x.724 - Transmit Oversize Frame Counter */ | |
615 | u32 tund; /* 0x.728 - Transmit Undersize Frame Counter */ | |
616 | u32 tfrg; /* 0x.72c - Transmit Fragments Frame Counter */ | |
617 | u32 car1; /* 0x.730 - Carry Register One */ | |
618 | u32 car2; /* 0x.734 - Carry Register Two */ | |
619 | u32 cam1; /* 0x.738 - Carry Mask Register One */ | |
620 | u32 cam2; /* 0x.73c - Carry Mask Register Two */ | |
621 | }; | |
622 | ||
623 | struct gfar_extra_stats { | |
624 | u64 kernel_dropped; | |
625 | u64 rx_large; | |
626 | u64 rx_short; | |
627 | u64 rx_nonoctet; | |
628 | u64 rx_crcerr; | |
629 | u64 rx_overrun; | |
630 | u64 rx_bsy; | |
631 | u64 rx_babr; | |
632 | u64 rx_trunc; | |
633 | u64 eberr; | |
634 | u64 tx_babt; | |
635 | u64 tx_underrun; | |
636 | u64 rx_skbmissing; | |
637 | u64 tx_timeout; | |
638 | }; | |
639 | ||
640 | #define GFAR_RMON_LEN ((sizeof(struct rmon_mib) - 16)/sizeof(u32)) | |
641 | #define GFAR_EXTRA_STATS_LEN (sizeof(struct gfar_extra_stats)/sizeof(u64)) | |
642 | ||
643 | /* Number of stats in the stats structure (ignore car and cam regs)*/ | |
644 | #define GFAR_STATS_LEN (GFAR_RMON_LEN + GFAR_EXTRA_STATS_LEN) | |
645 | ||
646 | #define GFAR_INFOSTR_LEN 32 | |
647 | ||
648 | struct gfar_stats { | |
649 | u64 extra[GFAR_EXTRA_STATS_LEN]; | |
650 | u64 rmon[GFAR_RMON_LEN]; | |
651 | }; | |
652 | ||
653 | ||
654 | struct gfar { | |
0bbaf069 | 655 | u32 tsec_id; /* 0x.000 - Controller ID register */ |
2e0246c7 SG |
656 | u32 tsec_id2; /* 0x.004 - Controller ID2 register */ |
657 | u8 res1[8]; | |
0bbaf069 KG |
658 | u32 ievent; /* 0x.010 - Interrupt Event Register */ |
659 | u32 imask; /* 0x.014 - Interrupt Mask Register */ | |
660 | u32 edis; /* 0x.018 - Error Disabled Register */ | |
2e0246c7 | 661 | u32 emapg; /* 0x.01c - Group Error mapping register */ |
0bbaf069 KG |
662 | u32 ecntrl; /* 0x.020 - Ethernet Control Register */ |
663 | u32 minflr; /* 0x.024 - Minimum Frame Length Register */ | |
664 | u32 ptv; /* 0x.028 - Pause Time Value Register */ | |
665 | u32 dmactrl; /* 0x.02c - DMA Control Register */ | |
666 | u32 tbipa; /* 0x.030 - TBI PHY Address Register */ | |
2e0246c7 SG |
667 | u8 res2[28]; |
668 | u32 fifo_rx_pause; /* 0x.050 - FIFO receive pause start threshold | |
669 | register */ | |
670 | u32 fifo_rx_pause_shutoff; /* x.054 - FIFO receive starve shutoff | |
671 | register */ | |
672 | u32 fifo_rx_alarm; /* 0x.058 - FIFO receive alarm start threshold | |
673 | register */ | |
674 | u32 fifo_rx_alarm_shutoff; /*0x.05c - FIFO receive alarm starve | |
675 | shutoff register */ | |
676 | u8 res3[44]; | |
0bbaf069 | 677 | u32 fifo_tx_thr; /* 0x.08c - FIFO transmit threshold register */ |
1da177e4 | 678 | u8 res4[8]; |
0bbaf069 | 679 | u32 fifo_tx_starve; /* 0x.098 - FIFO transmit starve register */ |
1da177e4 | 680 | u32 fifo_tx_starve_shutoff; /* 0x.09c - FIFO transmit starve shutoff register */ |
2e0246c7 | 681 | u8 res5[96]; |
0bbaf069 KG |
682 | u32 tctrl; /* 0x.100 - Transmit Control Register */ |
683 | u32 tstat; /* 0x.104 - Transmit Status Register */ | |
684 | u32 dfvlan; /* 0x.108 - Default VLAN Control word */ | |
685 | u32 tbdlen; /* 0x.10c - Transmit Buffer Descriptor Data Length Register */ | |
686 | u32 txic; /* 0x.110 - Transmit Interrupt Coalescing Configuration Register */ | |
687 | u32 tqueue; /* 0x.114 - Transmit queue control register */ | |
688 | u8 res7[40]; | |
689 | u32 tr03wt; /* 0x.140 - TxBD Rings 0-3 round-robin weightings */ | |
690 | u32 tr47wt; /* 0x.144 - TxBD Rings 4-7 round-robin weightings */ | |
691 | u8 res8[52]; | |
692 | u32 tbdbph; /* 0x.17c - Tx data buffer pointer high */ | |
693 | u8 res9a[4]; | |
694 | u32 tbptr0; /* 0x.184 - TxBD Pointer for ring 0 */ | |
695 | u8 res9b[4]; | |
696 | u32 tbptr1; /* 0x.18c - TxBD Pointer for ring 1 */ | |
697 | u8 res9c[4]; | |
698 | u32 tbptr2; /* 0x.194 - TxBD Pointer for ring 2 */ | |
699 | u8 res9d[4]; | |
700 | u32 tbptr3; /* 0x.19c - TxBD Pointer for ring 3 */ | |
701 | u8 res9e[4]; | |
702 | u32 tbptr4; /* 0x.1a4 - TxBD Pointer for ring 4 */ | |
703 | u8 res9f[4]; | |
704 | u32 tbptr5; /* 0x.1ac - TxBD Pointer for ring 5 */ | |
705 | u8 res9g[4]; | |
706 | u32 tbptr6; /* 0x.1b4 - TxBD Pointer for ring 6 */ | |
707 | u8 res9h[4]; | |
708 | u32 tbptr7; /* 0x.1bc - TxBD Pointer for ring 7 */ | |
709 | u8 res9[64]; | |
710 | u32 tbaseh; /* 0x.200 - TxBD base address high */ | |
711 | u32 tbase0; /* 0x.204 - TxBD Base Address of ring 0 */ | |
712 | u8 res10a[4]; | |
713 | u32 tbase1; /* 0x.20c - TxBD Base Address of ring 1 */ | |
714 | u8 res10b[4]; | |
715 | u32 tbase2; /* 0x.214 - TxBD Base Address of ring 2 */ | |
716 | u8 res10c[4]; | |
717 | u32 tbase3; /* 0x.21c - TxBD Base Address of ring 3 */ | |
718 | u8 res10d[4]; | |
719 | u32 tbase4; /* 0x.224 - TxBD Base Address of ring 4 */ | |
720 | u8 res10e[4]; | |
721 | u32 tbase5; /* 0x.22c - TxBD Base Address of ring 5 */ | |
722 | u8 res10f[4]; | |
723 | u32 tbase6; /* 0x.234 - TxBD Base Address of ring 6 */ | |
724 | u8 res10g[4]; | |
725 | u32 tbase7; /* 0x.23c - TxBD Base Address of ring 7 */ | |
726 | u8 res10[192]; | |
727 | u32 rctrl; /* 0x.300 - Receive Control Register */ | |
728 | u32 rstat; /* 0x.304 - Receive Status Register */ | |
729 | u8 res12[8]; | |
730 | u32 rxic; /* 0x.310 - Receive Interrupt Coalescing Configuration Register */ | |
731 | u32 rqueue; /* 0x.314 - Receive queue control register */ | |
2e0246c7 SG |
732 | u32 rir0; /* 0x.318 - Ring mapping register 0 */ |
733 | u32 rir1; /* 0x.31c - Ring mapping register 1 */ | |
734 | u32 rir2; /* 0x.320 - Ring mapping register 2 */ | |
735 | u32 rir3; /* 0x.324 - Ring mapping register 3 */ | |
736 | u8 res13[8]; | |
0bbaf069 KG |
737 | u32 rbifx; /* 0x.330 - Receive bit field extract control register */ |
738 | u32 rqfar; /* 0x.334 - Receive queue filing table address register */ | |
739 | u32 rqfcr; /* 0x.338 - Receive queue filing table control register */ | |
740 | u32 rqfpr; /* 0x.33c - Receive queue filing table property register */ | |
741 | u32 mrblr; /* 0x.340 - Maximum Receive Buffer Length Register */ | |
742 | u8 res14[56]; | |
743 | u32 rbdbph; /* 0x.37c - Rx data buffer pointer high */ | |
744 | u8 res15a[4]; | |
745 | u32 rbptr0; /* 0x.384 - RxBD pointer for ring 0 */ | |
746 | u8 res15b[4]; | |
747 | u32 rbptr1; /* 0x.38c - RxBD pointer for ring 1 */ | |
748 | u8 res15c[4]; | |
749 | u32 rbptr2; /* 0x.394 - RxBD pointer for ring 2 */ | |
750 | u8 res15d[4]; | |
751 | u32 rbptr3; /* 0x.39c - RxBD pointer for ring 3 */ | |
752 | u8 res15e[4]; | |
753 | u32 rbptr4; /* 0x.3a4 - RxBD pointer for ring 4 */ | |
754 | u8 res15f[4]; | |
755 | u32 rbptr5; /* 0x.3ac - RxBD pointer for ring 5 */ | |
756 | u8 res15g[4]; | |
757 | u32 rbptr6; /* 0x.3b4 - RxBD pointer for ring 6 */ | |
758 | u8 res15h[4]; | |
759 | u32 rbptr7; /* 0x.3bc - RxBD pointer for ring 7 */ | |
760 | u8 res16[64]; | |
761 | u32 rbaseh; /* 0x.400 - RxBD base address high */ | |
762 | u32 rbase0; /* 0x.404 - RxBD base address of ring 0 */ | |
763 | u8 res17a[4]; | |
764 | u32 rbase1; /* 0x.40c - RxBD base address of ring 1 */ | |
765 | u8 res17b[4]; | |
766 | u32 rbase2; /* 0x.414 - RxBD base address of ring 2 */ | |
767 | u8 res17c[4]; | |
768 | u32 rbase3; /* 0x.41c - RxBD base address of ring 3 */ | |
769 | u8 res17d[4]; | |
770 | u32 rbase4; /* 0x.424 - RxBD base address of ring 4 */ | |
771 | u8 res17e[4]; | |
772 | u32 rbase5; /* 0x.42c - RxBD base address of ring 5 */ | |
773 | u8 res17f[4]; | |
774 | u32 rbase6; /* 0x.434 - RxBD base address of ring 6 */ | |
775 | u8 res17g[4]; | |
776 | u32 rbase7; /* 0x.43c - RxBD base address of ring 7 */ | |
777 | u8 res17[192]; | |
778 | u32 maccfg1; /* 0x.500 - MAC Configuration 1 Register */ | |
779 | u32 maccfg2; /* 0x.504 - MAC Configuration 2 Register */ | |
780 | u32 ipgifg; /* 0x.508 - Inter Packet Gap/Inter Frame Gap Register */ | |
781 | u32 hafdup; /* 0x.50c - Half Duplex Register */ | |
782 | u32 maxfrm; /* 0x.510 - Maximum Frame Length Register */ | |
1da177e4 | 783 | u8 res18[12]; |
bb40dcbb | 784 | u8 gfar_mii_regs[24]; /* See gianfar_phy.h */ |
2e0246c7 | 785 | u32 ifctrl; /* 0x.538 - Interface control register */ |
0bbaf069 KG |
786 | u32 ifstat; /* 0x.53c - Interface Status Register */ |
787 | u32 macstnaddr1; /* 0x.540 - Station Address Part 1 Register */ | |
788 | u32 macstnaddr2; /* 0x.544 - Station Address Part 2 Register */ | |
789 | u32 mac01addr1; /* 0x.548 - MAC exact match address 1, part 1 */ | |
790 | u32 mac01addr2; /* 0x.54c - MAC exact match address 1, part 2 */ | |
791 | u32 mac02addr1; /* 0x.550 - MAC exact match address 2, part 1 */ | |
792 | u32 mac02addr2; /* 0x.554 - MAC exact match address 2, part 2 */ | |
793 | u32 mac03addr1; /* 0x.558 - MAC exact match address 3, part 1 */ | |
794 | u32 mac03addr2; /* 0x.55c - MAC exact match address 3, part 2 */ | |
795 | u32 mac04addr1; /* 0x.560 - MAC exact match address 4, part 1 */ | |
796 | u32 mac04addr2; /* 0x.564 - MAC exact match address 4, part 2 */ | |
797 | u32 mac05addr1; /* 0x.568 - MAC exact match address 5, part 1 */ | |
798 | u32 mac05addr2; /* 0x.56c - MAC exact match address 5, part 2 */ | |
799 | u32 mac06addr1; /* 0x.570 - MAC exact match address 6, part 1 */ | |
800 | u32 mac06addr2; /* 0x.574 - MAC exact match address 6, part 2 */ | |
801 | u32 mac07addr1; /* 0x.578 - MAC exact match address 7, part 1 */ | |
802 | u32 mac07addr2; /* 0x.57c - MAC exact match address 7, part 2 */ | |
803 | u32 mac08addr1; /* 0x.580 - MAC exact match address 8, part 1 */ | |
804 | u32 mac08addr2; /* 0x.584 - MAC exact match address 8, part 2 */ | |
805 | u32 mac09addr1; /* 0x.588 - MAC exact match address 9, part 1 */ | |
806 | u32 mac09addr2; /* 0x.58c - MAC exact match address 9, part 2 */ | |
807 | u32 mac10addr1; /* 0x.590 - MAC exact match address 10, part 1*/ | |
808 | u32 mac10addr2; /* 0x.594 - MAC exact match address 10, part 2*/ | |
809 | u32 mac11addr1; /* 0x.598 - MAC exact match address 11, part 1*/ | |
810 | u32 mac11addr2; /* 0x.59c - MAC exact match address 11, part 2*/ | |
811 | u32 mac12addr1; /* 0x.5a0 - MAC exact match address 12, part 1*/ | |
812 | u32 mac12addr2; /* 0x.5a4 - MAC exact match address 12, part 2*/ | |
813 | u32 mac13addr1; /* 0x.5a8 - MAC exact match address 13, part 1*/ | |
814 | u32 mac13addr2; /* 0x.5ac - MAC exact match address 13, part 2*/ | |
815 | u32 mac14addr1; /* 0x.5b0 - MAC exact match address 14, part 1*/ | |
816 | u32 mac14addr2; /* 0x.5b4 - MAC exact match address 14, part 2*/ | |
817 | u32 mac15addr1; /* 0x.5b8 - MAC exact match address 15, part 1*/ | |
818 | u32 mac15addr2; /* 0x.5bc - MAC exact match address 15, part 2*/ | |
819 | u8 res20[192]; | |
820 | struct rmon_mib rmon; /* 0x.680-0x.73c */ | |
821 | u32 rrej; /* 0x.740 - Receive filer rejected packet counter */ | |
822 | u8 res21[188]; | |
823 | u32 igaddr0; /* 0x.800 - Indivdual/Group address register 0*/ | |
824 | u32 igaddr1; /* 0x.804 - Indivdual/Group address register 1*/ | |
825 | u32 igaddr2; /* 0x.808 - Indivdual/Group address register 2*/ | |
826 | u32 igaddr3; /* 0x.80c - Indivdual/Group address register 3*/ | |
827 | u32 igaddr4; /* 0x.810 - Indivdual/Group address register 4*/ | |
828 | u32 igaddr5; /* 0x.814 - Indivdual/Group address register 5*/ | |
829 | u32 igaddr6; /* 0x.818 - Indivdual/Group address register 6*/ | |
830 | u32 igaddr7; /* 0x.81c - Indivdual/Group address register 7*/ | |
1da177e4 | 831 | u8 res22[96]; |
0bbaf069 KG |
832 | u32 gaddr0; /* 0x.880 - Group address register 0 */ |
833 | u32 gaddr1; /* 0x.884 - Group address register 1 */ | |
834 | u32 gaddr2; /* 0x.888 - Group address register 2 */ | |
835 | u32 gaddr3; /* 0x.88c - Group address register 3 */ | |
836 | u32 gaddr4; /* 0x.890 - Group address register 4 */ | |
837 | u32 gaddr5; /* 0x.894 - Group address register 5 */ | |
838 | u32 gaddr6; /* 0x.898 - Group address register 6 */ | |
839 | u32 gaddr7; /* 0x.89c - Group address register 7 */ | |
840 | u8 res23a[352]; | |
841 | u32 fifocfg; /* 0x.a00 - FIFO interface config register */ | |
842 | u8 res23b[252]; | |
843 | u8 res23c[248]; | |
844 | u32 attr; /* 0x.bf8 - Attributes Register */ | |
845 | u32 attreli; /* 0x.bfc - Attributes Extract Length and Extract Index Register */ | |
2e0246c7 SG |
846 | u8 res24[688]; |
847 | u32 isrg0; /* 0x.eb0 - Interrupt steering group 0 register */ | |
848 | u32 isrg1; /* 0x.eb4 - Interrupt steering group 1 register */ | |
849 | u32 isrg2; /* 0x.eb8 - Interrupt steering group 2 register */ | |
850 | u32 isrg3; /* 0x.ebc - Interrupt steering group 3 register */ | |
851 | u8 res25[16]; | |
852 | u32 rxic0; /* 0x.ed0 - Ring 0 Rx interrupt coalescing */ | |
853 | u32 rxic1; /* 0x.ed4 - Ring 1 Rx interrupt coalescing */ | |
854 | u32 rxic2; /* 0x.ed8 - Ring 2 Rx interrupt coalescing */ | |
855 | u32 rxic3; /* 0x.edc - Ring 3 Rx interrupt coalescing */ | |
856 | u32 rxic4; /* 0x.ee0 - Ring 4 Rx interrupt coalescing */ | |
857 | u32 rxic5; /* 0x.ee4 - Ring 5 Rx interrupt coalescing */ | |
858 | u32 rxic6; /* 0x.ee8 - Ring 6 Rx interrupt coalescing */ | |
859 | u32 rxic7; /* 0x.eec - Ring 7 Rx interrupt coalescing */ | |
860 | u8 res26[32]; | |
861 | u32 txic0; /* 0x.f10 - Ring 0 Tx interrupt coalescing */ | |
862 | u32 txic1; /* 0x.f14 - Ring 1 Tx interrupt coalescing */ | |
863 | u32 txic2; /* 0x.f18 - Ring 2 Tx interrupt coalescing */ | |
864 | u32 txic3; /* 0x.f1c - Ring 3 Tx interrupt coalescing */ | |
865 | u32 txic4; /* 0x.f20 - Ring 4 Tx interrupt coalescing */ | |
866 | u32 txic5; /* 0x.f24 - Ring 5 Tx interrupt coalescing */ | |
867 | u32 txic6; /* 0x.f28 - Ring 6 Tx interrupt coalescing */ | |
868 | u32 txic7; /* 0x.f2c - Ring 7 Tx interrupt coalescing */ | |
869 | u8 res27[208]; | |
1da177e4 LT |
870 | }; |
871 | ||
b31a1d8b AF |
872 | /* Flags related to gianfar device features */ |
873 | #define FSL_GIANFAR_DEV_HAS_GIGABIT 0x00000001 | |
874 | #define FSL_GIANFAR_DEV_HAS_COALESCE 0x00000002 | |
875 | #define FSL_GIANFAR_DEV_HAS_RMON 0x00000004 | |
876 | #define FSL_GIANFAR_DEV_HAS_MULTI_INTR 0x00000008 | |
877 | #define FSL_GIANFAR_DEV_HAS_CSUM 0x00000010 | |
878 | #define FSL_GIANFAR_DEV_HAS_VLAN 0x00000020 | |
879 | #define FSL_GIANFAR_DEV_HAS_EXTENDED_HASH 0x00000040 | |
880 | #define FSL_GIANFAR_DEV_HAS_PADDING 0x00000080 | |
881 | #define FSL_GIANFAR_DEV_HAS_MAGIC_PACKET 0x00000100 | |
882 | #define FSL_GIANFAR_DEV_HAS_BD_STASHING 0x00000200 | |
883 | #define FSL_GIANFAR_DEV_HAS_BUF_STASHING 0x00000400 | |
cc772ab7 | 884 | #define FSL_GIANFAR_DEV_HAS_TIMER 0x00000800 |
b31a1d8b | 885 | |
46ceb60c SG |
886 | #if (MAXGROUPS == 2) |
887 | #define DEFAULT_MAPPING 0xAA | |
888 | #else | |
fba4ed03 | 889 | #define DEFAULT_MAPPING 0xFF |
46ceb60c SG |
890 | #endif |
891 | ||
892 | #define ISRG_SHIFT_TX 0x10 | |
893 | #define ISRG_SHIFT_RX 0x18 | |
894 | ||
895 | /* The same driver can operate in two modes */ | |
896 | /* SQ_SG_MODE: Single Queue Single Group Mode | |
897 | * (Backward compatible mode) | |
898 | * MQ_MG_MODE: Multi Queue Multi Group mode | |
899 | */ | |
900 | enum { | |
901 | SQ_SG_MODE = 0, | |
902 | MQ_MG_MODE | |
903 | }; | |
fba4ed03 | 904 | |
1ac9ad13 ED |
905 | /* |
906 | * Per TX queue stats | |
907 | */ | |
908 | struct tx_q_stats { | |
909 | unsigned long tx_packets; | |
910 | unsigned long tx_bytes; | |
911 | }; | |
912 | ||
a12f801d SG |
913 | /** |
914 | * struct gfar_priv_tx_q - per tx queue structure | |
915 | * @txlock: per queue tx spin lock | |
916 | * @tx_skbuff:skb pointers | |
917 | * @skb_curtx: to be used skb pointer | |
918 | * @skb_dirtytx:the last used skb pointer | |
1ac9ad13 | 919 | * @stats: bytes/packets stats |
a12f801d SG |
920 | * @qindex: index of this queue |
921 | * @dev: back pointer to the dev structure | |
922 | * @grp: back pointer to the group to which this queue belongs | |
923 | * @tx_bd_base: First tx buffer descriptor | |
924 | * @cur_tx: Next free ring entry | |
925 | * @dirty_tx: First buffer in line to be transmitted | |
926 | * @tx_ring_size: Tx ring size | |
927 | * @num_txbdfree: number of free TxBds | |
928 | * @txcoalescing: enable/disable tx coalescing | |
929 | * @txic: transmit interrupt coalescing value | |
930 | * @txcount: coalescing value if based on tx frame count | |
931 | * @txtime: coalescing value if based on time | |
932 | */ | |
933 | struct gfar_priv_tx_q { | |
934 | spinlock_t txlock __attribute__ ((aligned (SMP_CACHE_BYTES))); | |
935 | struct sk_buff ** tx_skbuff; | |
936 | /* Buffer descriptor pointers */ | |
937 | dma_addr_t tx_bd_dma_base; | |
938 | struct txbd8 *tx_bd_base; | |
939 | struct txbd8 *cur_tx; | |
940 | struct txbd8 *dirty_tx; | |
1ac9ad13 | 941 | struct tx_q_stats stats; |
a12f801d | 942 | struct net_device *dev; |
46ceb60c | 943 | struct gfar_priv_grp *grp; |
a12f801d SG |
944 | u16 skb_curtx; |
945 | u16 skb_dirtytx; | |
946 | u16 qindex; | |
947 | unsigned int tx_ring_size; | |
948 | unsigned int num_txbdfree; | |
949 | /* Configuration info for the coalescing features */ | |
950 | unsigned char txcoalescing; | |
951 | unsigned long txic; | |
952 | unsigned short txcount; | |
953 | unsigned short txtime; | |
954 | }; | |
955 | ||
a7f38041 SG |
956 | /* |
957 | * Per RX queue stats | |
958 | */ | |
959 | struct rx_q_stats { | |
960 | unsigned long rx_packets; | |
961 | unsigned long rx_bytes; | |
962 | unsigned long rx_dropped; | |
963 | }; | |
964 | ||
a12f801d SG |
965 | /** |
966 | * struct gfar_priv_rx_q - per rx queue structure | |
967 | * @rxlock: per queue rx spin lock | |
a12f801d SG |
968 | * @rx_skbuff: skb pointers |
969 | * @skb_currx: currently use skb pointer | |
970 | * @rx_bd_base: First rx buffer descriptor | |
971 | * @cur_rx: Next free rx ring entry | |
972 | * @qindex: index of this queue | |
973 | * @dev: back pointer to the dev structure | |
974 | * @rx_ring_size: Rx ring size | |
975 | * @rxcoalescing: enable/disable rx-coalescing | |
976 | * @rxic: receive interrupt coalescing vlaue | |
977 | */ | |
978 | ||
979 | struct gfar_priv_rx_q { | |
980 | spinlock_t rxlock __attribute__ ((aligned (SMP_CACHE_BYTES))); | |
a12f801d | 981 | struct sk_buff ** rx_skbuff; |
fba4ed03 | 982 | dma_addr_t rx_bd_dma_base; |
a12f801d SG |
983 | struct rxbd8 *rx_bd_base; |
984 | struct rxbd8 *cur_rx; | |
985 | struct net_device *dev; | |
46ceb60c | 986 | struct gfar_priv_grp *grp; |
a7f38041 | 987 | struct rx_q_stats stats; |
a12f801d SG |
988 | u16 skb_currx; |
989 | u16 qindex; | |
990 | unsigned int rx_ring_size; | |
991 | /* RX Coalescing values */ | |
992 | unsigned char rxcoalescing; | |
993 | unsigned long rxic; | |
994 | }; | |
995 | ||
f4983704 SG |
996 | /** |
997 | * struct gfar_priv_grp - per group structure | |
fba4ed03 | 998 | * @napi: the napi poll function |
f4983704 SG |
999 | * @priv: back pointer to the priv structure |
1000 | * @regs: the ioremapped register space for this group | |
1001 | * @grp_id: group id for this group | |
1002 | * @interruptTransmit: The TX interrupt number for this group | |
1003 | * @interruptReceive: The RX interrupt number for this group | |
1004 | * @interruptError: The ERROR interrupt number for this group | |
1005 | * @int_name_tx: tx interrupt name for this group | |
1006 | * @int_name_rx: rx interrupt name for this group | |
1007 | * @int_name_er: er interrupt name for this group | |
1008 | */ | |
1009 | ||
1010 | struct gfar_priv_grp { | |
1011 | spinlock_t grplock __attribute__ ((aligned (SMP_CACHE_BYTES))); | |
fba4ed03 | 1012 | struct napi_struct napi; |
f4983704 SG |
1013 | struct gfar_private *priv; |
1014 | struct gfar __iomem *regs; | |
46ceb60c | 1015 | unsigned int grp_id; |
18294ad1 AV |
1016 | unsigned long rx_bit_map; |
1017 | unsigned long tx_bit_map; | |
1018 | unsigned long num_tx_queues; | |
1019 | unsigned long num_rx_queues; | |
fba4ed03 SG |
1020 | unsigned int rstat; |
1021 | unsigned int tstat; | |
1022 | unsigned int imask; | |
1023 | unsigned int ievent; | |
f4983704 SG |
1024 | unsigned int interruptTransmit; |
1025 | unsigned int interruptReceive; | |
1026 | unsigned int interruptError; | |
1027 | ||
1028 | char int_name_tx[GFAR_INT_NAME_MAX]; | |
1029 | char int_name_rx[GFAR_INT_NAME_MAX]; | |
1030 | char int_name_er[GFAR_INT_NAME_MAX]; | |
1031 | }; | |
1032 | ||
7d350977 AV |
1033 | enum gfar_errata { |
1034 | GFAR_ERRATA_74 = 0x01, | |
deb90eac | 1035 | GFAR_ERRATA_76 = 0x02, |
511d934f | 1036 | GFAR_ERRATA_A002 = 0x04, |
4363c2fd | 1037 | GFAR_ERRATA_12 = 0x08, /* a.k.a errata eTSEC49 */ |
7d350977 AV |
1038 | }; |
1039 | ||
1da177e4 | 1040 | /* Struct stolen almost completely (and shamelessly) from the FCC enet source |
25985edc | 1041 | * (Ok, that's not so true anymore, but there is a family resemblance) |
1da177e4 LT |
1042 | * The GFAR buffer descriptors track the ring buffers. The rx_bd_base |
1043 | * and tx_bd_base always point to the currently available buffer. | |
1044 | * The dirty_tx tracks the current buffer that is being sent by the | |
1045 | * controller. The cur_tx and dirty_tx are equal under both completely | |
1046 | * empty and completely full conditions. The empty/ready indicator in | |
1047 | * the buffer descriptor determines the actual condition. | |
1048 | */ | |
1049 | struct gfar_private { | |
fef6108d | 1050 | |
fba4ed03 SG |
1051 | /* Indicates how many tx, rx queues are enabled */ |
1052 | unsigned int num_tx_queues; | |
1053 | unsigned int num_rx_queues; | |
46ceb60c SG |
1054 | unsigned int num_grps; |
1055 | unsigned int mode; | |
fba4ed03 SG |
1056 | |
1057 | /* The total tx and rx ring size for the enabled queues */ | |
1058 | unsigned int total_tx_ring_size; | |
1059 | unsigned int total_rx_ring_size; | |
1060 | ||
b31a1d8b | 1061 | struct device_node *node; |
4826857f | 1062 | struct net_device *ndev; |
2dc11581 | 1063 | struct platform_device *ofdev; |
7d350977 | 1064 | enum gfar_errata errata; |
1da177e4 | 1065 | |
46ceb60c | 1066 | struct gfar_priv_grp gfargrp[MAXGROUPS]; |
fba4ed03 SG |
1067 | struct gfar_priv_tx_q *tx_queue[MAX_TX_QS]; |
1068 | struct gfar_priv_rx_q *rx_queue[MAX_RX_QS]; | |
fef6108d | 1069 | |
a12f801d | 1070 | /* RX per device parameters */ |
1da177e4 LT |
1071 | unsigned int rx_buffer_size; |
1072 | unsigned int rx_stash_size; | |
7f7f5316 | 1073 | unsigned int rx_stash_index; |
fef6108d | 1074 | |
7a8b3372 SG |
1075 | u32 cur_filer_idx; |
1076 | ||
0fd56bb5 AF |
1077 | struct sk_buff_head rx_recycle; |
1078 | ||
fef6108d AF |
1079 | struct vlan_group *vlgrp; |
1080 | ||
4aa3a715 SP |
1081 | /* RX queue filer rule set*/ |
1082 | struct ethtool_rx_list rx_list; | |
1083 | struct mutex rx_queue_access; | |
fef6108d AF |
1084 | |
1085 | /* Hash registers and their width */ | |
1086 | u32 __iomem *hash_regs[16]; | |
1087 | int hash_width; | |
1088 | ||
1089 | /* global parameters */ | |
7f7f5316 AF |
1090 | unsigned int fifo_threshold; |
1091 | unsigned int fifo_starve; | |
1092 | unsigned int fifo_starve_off; | |
1da177e4 | 1093 | |
d87eb127 SW |
1094 | /* Bitfield update lock */ |
1095 | spinlock_t bflock; | |
1096 | ||
b31a1d8b | 1097 | phy_interface_t interface; |
fe192a49 GL |
1098 | struct device_node *phy_node; |
1099 | struct device_node *tbi_node; | |
b31a1d8b | 1100 | u32 device_flags; |
8b3afe95 | 1101 | unsigned char |
7f7f5316 | 1102 | extended_hash:1, |
d87eb127 | 1103 | bd_stash_en:1, |
fba4ed03 | 1104 | rx_filer_enable:1, |
d87eb127 | 1105 | wol_en:1; /* Wake-on-LAN enabled */ |
0bbaf069 | 1106 | unsigned short padding; |
fef6108d | 1107 | |
fef6108d | 1108 | /* PHY stuff */ |
bb40dcbb AF |
1109 | struct phy_device *phydev; |
1110 | struct mii_bus *mii_bus; | |
1da177e4 LT |
1111 | int oldspeed; |
1112 | int oldduplex; | |
1113 | int oldlink; | |
0bbaf069 KG |
1114 | |
1115 | uint32_t msg_enable; | |
fef6108d | 1116 | |
ab939905 | 1117 | struct work_struct reset_task; |
c50a5d9a | 1118 | |
fef6108d | 1119 | /* Network Statistics */ |
fef6108d | 1120 | struct gfar_extra_stats extra_stats; |
cc772ab7 MR |
1121 | |
1122 | /* HW time stamping enabled flag */ | |
1123 | int hwts_rx_en; | |
f0ee7acf | 1124 | int hwts_tx_en; |
6c43e046 WJB |
1125 | |
1126 | /*Filer table*/ | |
1127 | unsigned int ftp_rqfpr[MAX_FILER_IDX + 1]; | |
1128 | unsigned int ftp_rqfcr[MAX_FILER_IDX + 1]; | |
1da177e4 LT |
1129 | }; |
1130 | ||
7a8b3372 | 1131 | |
7d350977 AV |
1132 | static inline int gfar_has_errata(struct gfar_private *priv, |
1133 | enum gfar_errata err) | |
1134 | { | |
1135 | return priv->errata & err; | |
1136 | } | |
1137 | ||
cc8c6e37 | 1138 | static inline u32 gfar_read(volatile unsigned __iomem *addr) |
1da177e4 LT |
1139 | { |
1140 | u32 val; | |
1141 | val = in_be32(addr); | |
1142 | return val; | |
1143 | } | |
1144 | ||
cc8c6e37 | 1145 | static inline void gfar_write(volatile unsigned __iomem *addr, u32 val) |
1da177e4 LT |
1146 | { |
1147 | out_be32(addr, val); | |
1148 | } | |
1149 | ||
7a8b3372 SG |
1150 | static inline void gfar_write_filer(struct gfar_private *priv, |
1151 | unsigned int far, unsigned int fcr, unsigned int fpr) | |
1152 | { | |
1153 | struct gfar __iomem *regs = priv->gfargrp[0].regs; | |
1154 | ||
1155 | gfar_write(®s->rqfar, far); | |
1156 | gfar_write(®s->rqfcr, fcr); | |
1157 | gfar_write(®s->rqfpr, fpr); | |
1158 | } | |
1159 | ||
4aa3a715 SP |
1160 | static inline void gfar_read_filer(struct gfar_private *priv, |
1161 | unsigned int far, unsigned int *fcr, unsigned int *fpr) | |
1162 | { | |
1163 | struct gfar __iomem *regs = priv->gfargrp[0].regs; | |
1164 | ||
1165 | gfar_write(®s->rqfar, far); | |
1166 | *fcr = gfar_read(®s->rqfcr); | |
1167 | *fpr = gfar_read(®s->rqfpr); | |
1168 | } | |
1169 | ||
fba4ed03 SG |
1170 | extern void lock_rx_qs(struct gfar_private *priv); |
1171 | extern void lock_tx_qs(struct gfar_private *priv); | |
1172 | extern void unlock_rx_qs(struct gfar_private *priv); | |
1173 | extern void unlock_tx_qs(struct gfar_private *priv); | |
7d12e780 | 1174 | extern irqreturn_t gfar_receive(int irq, void *dev_id); |
bb40dcbb AF |
1175 | extern int startup_gfar(struct net_device *dev); |
1176 | extern void stop_gfar(struct net_device *dev); | |
1177 | extern void gfar_halt(struct net_device *dev); | |
1178 | extern void gfar_phy_test(struct mii_bus *bus, struct phy_device *phydev, | |
1179 | int enable, u32 regnum, u32 read); | |
46ceb60c | 1180 | extern void gfar_configure_coalescing(struct gfar_private *priv, |
18294ad1 | 1181 | unsigned long tx_mask, unsigned long rx_mask); |
7f7f5316 | 1182 | void gfar_init_sysfs(struct net_device *dev); |
8b3afe95 | 1183 | int gfar_set_features(struct net_device *dev, u32 features); |
bb40dcbb | 1184 | |
b2f66d18 AV |
1185 | extern const struct ethtool_ops gfar_ethtool_ops; |
1186 | ||
4aa3a715 SP |
1187 | #define MAX_FILER_CACHE_IDX (2*(MAX_FILER_IDX)) |
1188 | ||
1189 | #define RQFCR_PID_PRI_MASK 0xFFFFFFF8 | |
1190 | #define RQFCR_PID_L4P_MASK 0xFFFFFF00 | |
1191 | #define RQFCR_PID_VID_MASK 0xFFFFF000 | |
1192 | #define RQFCR_PID_PORT_MASK 0xFFFF0000 | |
1193 | #define RQFCR_PID_MAC_MASK 0xFF000000 | |
1194 | ||
1195 | struct gfar_mask_entry { | |
1196 | unsigned int mask; /* The mask value which is valid form start to end */ | |
1197 | unsigned int start; | |
1198 | unsigned int end; | |
1199 | unsigned int block; /* Same block values indicate depended entries */ | |
1200 | }; | |
1201 | ||
1202 | /* Represents a receive filer table entry */ | |
1203 | struct gfar_filer_entry { | |
1204 | u32 ctrl; | |
1205 | u32 prop; | |
1206 | }; | |
1207 | ||
1208 | ||
1209 | /* The 20 additional entries are a shadow for one extra element */ | |
1210 | struct filer_table { | |
1211 | u32 index; | |
1212 | struct gfar_filer_entry fe[MAX_FILER_CACHE_IDX + 20]; | |
1213 | }; | |
1214 | ||
1da177e4 | 1215 | #endif /* __GIANFAR_H */ |