]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/net/igb/igb_main.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
netfilter: xt_NFLOG is dependant of nfnetlink_log
[mirror_ubuntu-zesty-kernel.git] / drivers / net / igb / igb_main.c
CommitLineData
9d5c8243
AK		 1/*******************************************************************************
2
3 Intel(R) Gigabit Ethernet Linux driver
4 Copyright(c) 2007 Intel Corporation.
5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/module.h>
29#include <linux/types.h>
30#include <linux/init.h>
31#include <linux/vmalloc.h>
32#include <linux/pagemap.h>
33#include <linux/netdevice.h>
9d5c8243
AK		 34#include <linux/ipv6.h>
35#include <net/checksum.h>
36#include <net/ip6_checksum.h>
37#include <linux/mii.h>
38#include <linux/ethtool.h>
39#include <linux/if_vlan.h>
40#include <linux/pci.h>
c54106bb 41#include <linux/pci-aspm.h>
9d5c8243
AK		 42#include <linux/delay.h>
43#include <linux/interrupt.h>
44#include <linux/if_ether.h>
40a914fa 45#include <linux/aer.h>
421e02f0 46#ifdef CONFIG_IGB_DCA
fe4506b6
JC		 47#include <linux/dca.h>
48#endif
9d5c8243
AK		 49#include "igb.h"
50
0024fd00 51#define DRV_VERSION "1.2.45-k2"
9d5c8243
AK		 52char igb_driver_name[] = "igb";
53char igb_driver_version[] = DRV_VERSION;
54static const char igb_driver_string[] =
55 "Intel(R) Gigabit Ethernet Network Driver";
2d064c06 56static const char igb_copyright[] = "Copyright (c) 2008 Intel Corporation.";
9d5c8243 57
9d5c8243
AK		 58static const struct e1000_info *igb_info_tbl[] = {
59 [board_82575] = &e1000_82575_info,
60};
61
62static struct pci_device_id igb_pci_tbl[] = {
2d064c06
AD		 63 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82576), board_82575 },
64 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82576_FIBER), board_82575 },
65 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82576_SERDES), board_82575 },
9d5c8243
AK		 66 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82575EB_COPPER), board_82575 },
67 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82575EB_FIBER_SERDES), board_82575 },
68 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82575GB_QUAD_COPPER), board_82575 },
69 /* required last entry */
70 {0, }
71};
72
73MODULE_DEVICE_TABLE(pci, igb_pci_tbl);
74
75void igb_reset(struct igb_adapter *);
76static int igb_setup_all_tx_resources(struct igb_adapter *);
77static int igb_setup_all_rx_resources(struct igb_adapter *);
78static void igb_free_all_tx_resources(struct igb_adapter *);
79static void igb_free_all_rx_resources(struct igb_adapter *);
9d5c8243
AK		 80void igb_update_stats(struct igb_adapter *);
81static int igb_probe(struct pci_dev *, const struct pci_device_id *);
82static void __devexit igb_remove(struct pci_dev *pdev);
83static int igb_sw_init(struct igb_adapter *);
84static int igb_open(struct net_device *);
85static int igb_close(struct net_device *);
86static void igb_configure_tx(struct igb_adapter *);
87static void igb_configure_rx(struct igb_adapter *);
88static void igb_setup_rctl(struct igb_adapter *);
89static void igb_clean_all_tx_rings(struct igb_adapter *);
90static void igb_clean_all_rx_rings(struct igb_adapter *);
3b644cf6
MW		 91static void igb_clean_tx_ring(struct igb_ring *);
92static void igb_clean_rx_ring(struct igb_ring *);
9d5c8243
AK		 93static void igb_set_multi(struct net_device *);
94static void igb_update_phy_info(unsigned long);
95static void igb_watchdog(unsigned long);
96static void igb_watchdog_task(struct work_struct *);
97static int igb_xmit_frame_ring_adv(struct sk_buff *, struct net_device *,
98 struct igb_ring *);
99static int igb_xmit_frame_adv(struct sk_buff *skb, struct net_device *);
100static struct net_device_stats *igb_get_stats(struct net_device *);
101static int igb_change_mtu(struct net_device *, int);
102static int igb_set_mac(struct net_device *, void *);
103static irqreturn_t igb_intr(int irq, void *);
104static irqreturn_t igb_intr_msi(int irq, void *);
105static irqreturn_t igb_msix_other(int irq, void *);
106static irqreturn_t igb_msix_rx(int irq, void *);
107static irqreturn_t igb_msix_tx(int irq, void *);
108static int igb_clean_rx_ring_msix(struct napi_struct *, int);
421e02f0 109#ifdef CONFIG_IGB_DCA
fe4506b6
JC		 110static void igb_update_rx_dca(struct igb_ring *);
111static void igb_update_tx_dca(struct igb_ring *);
112static void igb_setup_dca(struct igb_adapter *);
421e02f0 113#endif /* CONFIG_IGB_DCA */
3b644cf6 114static bool igb_clean_tx_irq(struct igb_ring *);
661086df 115static int igb_poll(struct napi_struct *, int);
3b644cf6
MW		 116static bool igb_clean_rx_irq_adv(struct igb_ring *, int *, int);
117static void igb_alloc_rx_buffers_adv(struct igb_ring *, int);
d3352520
AD		 118#ifdef CONFIG_IGB_LRO
119static int igb_get_skb_hdr(struct sk_buff *skb, void **, void **, u64 *, void *);
120#endif
9d5c8243
AK		 121static int igb_ioctl(struct net_device *, struct ifreq *, int cmd);
122static void igb_tx_timeout(struct net_device *);
123static void igb_reset_task(struct work_struct *);
124static void igb_vlan_rx_register(struct net_device *, struct vlan_group *);
125static void igb_vlan_rx_add_vid(struct net_device *, u16);
126static void igb_vlan_rx_kill_vid(struct net_device *, u16);
127static void igb_restore_vlan(struct igb_adapter *);
128
129static int igb_suspend(struct pci_dev *, pm_message_t);
130#ifdef CONFIG_PM
131static int igb_resume(struct pci_dev *);
132#endif
133static void igb_shutdown(struct pci_dev *);
421e02f0 134#ifdef CONFIG_IGB_DCA
fe4506b6
JC		 135static int igb_notify_dca(struct notifier_block *, unsigned long, void *);
136static struct notifier_block dca_notifier = {
137 .notifier_call = igb_notify_dca,
138 .next = NULL,
139 .priority = 0
140};
141#endif
9d5c8243
AK		 142
143#ifdef CONFIG_NET_POLL_CONTROLLER
144/* for netdump / net console */
145static void igb_netpoll(struct net_device *);
146#endif
147
148static pci_ers_result_t igb_io_error_detected(struct pci_dev *,
149 pci_channel_state_t);
150static pci_ers_result_t igb_io_slot_reset(struct pci_dev *);
151static void igb_io_resume(struct pci_dev *);
152
153static struct pci_error_handlers igb_err_handler = {
154 .error_detected = igb_io_error_detected,
155 .slot_reset = igb_io_slot_reset,
156 .resume = igb_io_resume,
157};
158
159
160static struct pci_driver igb_driver = {
161 .name = igb_driver_name,
162 .id_table = igb_pci_tbl,
163 .probe = igb_probe,
164 .remove = __devexit_p(igb_remove),
165#ifdef CONFIG_PM
166 /* Power Managment Hooks */
167 .suspend = igb_suspend,
168 .resume = igb_resume,
169#endif
170 .shutdown = igb_shutdown,
171 .err_handler = &igb_err_handler
172};
173
7dfc16fa
AD		 174static int global_quad_port_a; /* global quad port a indication */
175
9d5c8243
AK		 176MODULE_AUTHOR("Intel Corporation, <e1000-devel@lists.sourceforge.net>");
177MODULE_DESCRIPTION("Intel(R) Gigabit Ethernet Network Driver");
178MODULE_LICENSE("GPL");
179MODULE_VERSION(DRV_VERSION);
180
181#ifdef DEBUG
182/**
183 * igb_get_hw_dev_name - return device name string
184 * used by hardware layer to print debugging information
185 **/
186char *igb_get_hw_dev_name(struct e1000_hw *hw)
187{
188 struct igb_adapter *adapter = hw->back;
189 return adapter->netdev->name;
190}
191#endif
192
193/**
194 * igb_init_module - Driver Registration Routine
195 *
196 * igb_init_module is the first routine called when the driver is
197 * loaded. All it does is register with the PCI subsystem.
198 **/
199static int __init igb_init_module(void)
200{
201 int ret;
202 printk(KERN_INFO "%s - version %s\n",
203 igb_driver_string, igb_driver_version);
204
205 printk(KERN_INFO "%s\n", igb_copyright);
206
7dfc16fa
AD		 207 global_quad_port_a = 0;
208
9d5c8243 209 ret = pci_register_driver(&igb_driver);
421e02f0 210#ifdef CONFIG_IGB_DCA
fe4506b6
JC		 211 dca_register_notify(&dca_notifier);
212#endif
9d5c8243
AK		 213 return ret;
214}
215
216module_init(igb_init_module);
217
218/**
219 * igb_exit_module - Driver Exit Cleanup Routine
220 *
221 * igb_exit_module is called just before the driver is removed
222 * from memory.
223 **/
224static void __exit igb_exit_module(void)
225{
421e02f0 226#ifdef CONFIG_IGB_DCA
fe4506b6
JC		 227 dca_unregister_notify(&dca_notifier);
228#endif
9d5c8243
AK		 229 pci_unregister_driver(&igb_driver);
230}
231
232module_exit(igb_exit_module);
233
234/**
235 * igb_alloc_queues - Allocate memory for all rings
236 * @adapter: board private structure to initialize
237 *
238 * We allocate one ring per queue at run-time since we don't know the
239 * number of queues at compile-time.
240 **/
241static int igb_alloc_queues(struct igb_adapter *adapter)
242{
243 int i;
244
245 adapter->tx_ring = kcalloc(adapter->num_tx_queues,
246 sizeof(struct igb_ring), GFP_KERNEL);
247 if (!adapter->tx_ring)
248 return -ENOMEM;
249
250 adapter->rx_ring = kcalloc(adapter->num_rx_queues,
251 sizeof(struct igb_ring), GFP_KERNEL);
252 if (!adapter->rx_ring) {
253 kfree(adapter->tx_ring);
254 return -ENOMEM;
255 }
256
6eb5a7f1
AD		 257 adapter->rx_ring->buddy = adapter->tx_ring;
258
661086df
PWJ		 259 for (i = 0; i < adapter->num_tx_queues; i++) {
260 struct igb_ring *ring = &(adapter->tx_ring[i]);
68fd9910 261 ring->count = adapter->tx_ring_count;
661086df
PWJ		 262 ring->adapter = adapter;
263 ring->queue_index = i;
264 }
9d5c8243
AK		 265 for (i = 0; i < adapter->num_rx_queues; i++) {
266 struct igb_ring *ring = &(adapter->rx_ring[i]);
68fd9910 267 ring->count = adapter->rx_ring_count;
9d5c8243 268 ring->adapter = adapter;
844290e5 269 ring->queue_index = i;
9d5c8243
AK		 270 ring->itr_register = E1000_ITR;
271
844290e5 272 /* set a default napi handler for each rx_ring */
661086df 273 netif_napi_add(adapter->netdev, &ring->napi, igb_poll, 64);
9d5c8243
AK		 274 }
275 return 0;
276}
277
a88f10ec
AD		 278static void igb_free_queues(struct igb_adapter *adapter)
279{
280 int i;
281
282 for (i = 0; i < adapter->num_rx_queues; i++)
283 netif_napi_del(&adapter->rx_ring[i].napi);
284
285 kfree(adapter->tx_ring);
286 kfree(adapter->rx_ring);
287}
288
9d5c8243
AK		 289#define IGB_N0_QUEUE -1
290static void igb_assign_vector(struct igb_adapter *adapter, int rx_queue,
291 int tx_queue, int msix_vector)
292{
293 u32 msixbm = 0;
294 struct e1000_hw *hw = &adapter->hw;
2d064c06
AD		 295 u32 ivar, index;
296
297 switch (hw->mac.type) {
298 case e1000_82575:
9d5c8243
AK		 299 /* The 82575 assigns vectors using a bitmask, which matches the
300 bitmask for the EICR/EIMS/EIMC registers. To assign one
301 or more queues to a vector, we write the appropriate bits
302 into the MSIXBM register for that vector. */
303 if (rx_queue > IGB_N0_QUEUE) {
304 msixbm = E1000_EICR_RX_QUEUE0 << rx_queue;
305 adapter->rx_ring[rx_queue].eims_value = msixbm;
306 }
307 if (tx_queue > IGB_N0_QUEUE) {
308 msixbm |= E1000_EICR_TX_QUEUE0 << tx_queue;
309 adapter->tx_ring[tx_queue].eims_value =
310 E1000_EICR_TX_QUEUE0 << tx_queue;
311 }
312 array_wr32(E1000_MSIXBM(0), msix_vector, msixbm);
2d064c06
AD		 313 break;
314 case e1000_82576:
106ef2fe 315 /* The 82576 uses a table-based method for assigning vectors.
2d064c06
AD		 316 Each queue has a single entry in the table to which we write
317 a vector number along with a "valid" bit. Sadly, the layout
318 of the table is somewhat counterintuitive. */
319 if (rx_queue > IGB_N0_QUEUE) {
320 index = (rx_queue & 0x7);
321 ivar = array_rd32(E1000_IVAR0, index);
322 if (rx_queue < 8) {
323 /* vector goes into low byte of register */
324 ivar = ivar & 0xFFFFFF00;
325 ivar |= msix_vector | E1000_IVAR_VALID;
326 } else {
327 /* vector goes into third byte of register */
328 ivar = ivar & 0xFF00FFFF;
329 ivar |= (msix_vector | E1000_IVAR_VALID) << 16;
330 }
331 adapter->rx_ring[rx_queue].eims_value= 1 << msix_vector;
332 array_wr32(E1000_IVAR0, index, ivar);
333 }
334 if (tx_queue > IGB_N0_QUEUE) {
335 index = (tx_queue & 0x7);
336 ivar = array_rd32(E1000_IVAR0, index);
337 if (tx_queue < 8) {
338 /* vector goes into second byte of register */
339 ivar = ivar & 0xFFFF00FF;
340 ivar |= (msix_vector | E1000_IVAR_VALID) << 8;
341 } else {
342 /* vector goes into high byte of register */
343 ivar = ivar & 0x00FFFFFF;
344 ivar |= (msix_vector | E1000_IVAR_VALID) << 24;
345 }
346 adapter->tx_ring[tx_queue].eims_value= 1 << msix_vector;
347 array_wr32(E1000_IVAR0, index, ivar);
348 }
349 break;
350 default:
351 BUG();
352 break;
353 }
9d5c8243
AK		 354}
355
356/**
357 * igb_configure_msix - Configure MSI-X hardware
358 *
359 * igb_configure_msix sets up the hardware to properly
360 * generate MSI-X interrupts.
361 **/
362static void igb_configure_msix(struct igb_adapter *adapter)
363{
364 u32 tmp;
365 int i, vector = 0;
366 struct e1000_hw *hw = &adapter->hw;
367
368 adapter->eims_enable_mask = 0;
2d064c06
AD		 369 if (hw->mac.type == e1000_82576)
370 /* Turn on MSI-X capability first, or our settings
371 * won't stick. And it will take days to debug. */
372 wr32(E1000_GPIE, E1000_GPIE_MSIX_MODE |
373 E1000_GPIE_PBA | E1000_GPIE_EIAME |
374 E1000_GPIE_NSICR);
9d5c8243
AK		 375
376 for (i = 0; i < adapter->num_tx_queues; i++) {
377 struct igb_ring *tx_ring = &adapter->tx_ring[i];
378 igb_assign_vector(adapter, IGB_N0_QUEUE, i, vector++);
379 adapter->eims_enable_mask |= tx_ring->eims_value;
380 if (tx_ring->itr_val)
6eb5a7f1 381 writel(tx_ring->itr_val,
9d5c8243
AK		 382 hw->hw_addr + tx_ring->itr_register);
383 else
384 writel(1, hw->hw_addr + tx_ring->itr_register);
385 }
386
387 for (i = 0; i < adapter->num_rx_queues; i++) {
388 struct igb_ring *rx_ring = &adapter->rx_ring[i];
25ac3c24 389 rx_ring->buddy = NULL;
9d5c8243
AK		 390 igb_assign_vector(adapter, i, IGB_N0_QUEUE, vector++);
391 adapter->eims_enable_mask |= rx_ring->eims_value;
392 if (rx_ring->itr_val)
6eb5a7f1 393 writel(rx_ring->itr_val,
9d5c8243
AK		 394 hw->hw_addr + rx_ring->itr_register);
395 else
396 writel(1, hw->hw_addr + rx_ring->itr_register);
397 }
398
399
400 /* set vector for other causes, i.e. link changes */
2d064c06
AD		 401 switch (hw->mac.type) {
402 case e1000_82575:
9d5c8243
AK		 403 array_wr32(E1000_MSIXBM(0), vector++,
404 E1000_EIMS_OTHER);
405
9d5c8243
AK		 406 tmp = rd32(E1000_CTRL_EXT);
407 /* enable MSI-X PBA support*/
408 tmp |= E1000_CTRL_EXT_PBA_CLR;
409
410 /* Auto-Mask interrupts upon ICR read. */
411 tmp |= E1000_CTRL_EXT_EIAME;
412 tmp |= E1000_CTRL_EXT_IRCA;
413
414 wr32(E1000_CTRL_EXT, tmp);
415 adapter->eims_enable_mask |= E1000_EIMS_OTHER;
844290e5 416 adapter->eims_other = E1000_EIMS_OTHER;
9d5c8243 417
2d064c06
AD		 418 break;
419
420 case e1000_82576:
421 tmp = (vector++ | E1000_IVAR_VALID) << 8;
422 wr32(E1000_IVAR_MISC, tmp);
423
424 adapter->eims_enable_mask = (1 << (vector)) - 1;
425 adapter->eims_other = 1 << (vector - 1);
426 break;
427 default:
428 /* do nothing, since nothing else supports MSI-X */
429 break;
430 } /* switch (hw->mac.type) */
9d5c8243
AK		 431 wrfl();
432}
433
434/**
435 * igb_request_msix - Initialize MSI-X interrupts
436 *
437 * igb_request_msix allocates MSI-X vectors and requests interrupts from the
438 * kernel.
439 **/
440static int igb_request_msix(struct igb_adapter *adapter)
441{
442 struct net_device *netdev = adapter->netdev;
443 int i, err = 0, vector = 0;
444
445 vector = 0;
446
447 for (i = 0; i < adapter->num_tx_queues; i++) {
448 struct igb_ring *ring = &(adapter->tx_ring[i]);
cb7b48f6 449 sprintf(ring->name, "%s-tx-%d", netdev->name, i);
9d5c8243
AK		 450 err = request_irq(adapter->msix_entries[vector].vector,
451 &igb_msix_tx, 0, ring->name,
452 &(adapter->tx_ring[i]));
453 if (err)
454 goto out;
455 ring->itr_register = E1000_EITR(0) + (vector << 2);
6eb5a7f1 456 ring->itr_val = 976; /* ~4000 ints/sec */
9d5c8243
AK		 457 vector++;
458 }
459 for (i = 0; i < adapter->num_rx_queues; i++) {
460 struct igb_ring *ring = &(adapter->rx_ring[i]);
461 if (strlen(netdev->name) < (IFNAMSIZ - 5))
cb7b48f6 462 sprintf(ring->name, "%s-rx-%d", netdev->name, i);
9d5c8243
AK		 463 else
464 memcpy(ring->name, netdev->name, IFNAMSIZ);
465 err = request_irq(adapter->msix_entries[vector].vector,
466 &igb_msix_rx, 0, ring->name,
467 &(adapter->rx_ring[i]));
468 if (err)
469 goto out;
470 ring->itr_register = E1000_EITR(0) + (vector << 2);
471 ring->itr_val = adapter->itr;
844290e5
PW		 472 /* overwrite the poll routine for MSIX, we've already done
473 * netif_napi_add */
474 ring->napi.poll = &igb_clean_rx_ring_msix;
9d5c8243
AK		 475 vector++;
476 }
477
478 err = request_irq(adapter->msix_entries[vector].vector,
479 &igb_msix_other, 0, netdev->name, netdev);
480 if (err)
481 goto out;
482
9d5c8243
AK		 483 igb_configure_msix(adapter);
484 return 0;
485out:
486 return err;
487}
488
489static void igb_reset_interrupt_capability(struct igb_adapter *adapter)
490{
491 if (adapter->msix_entries) {
492 pci_disable_msix(adapter->pdev);
493 kfree(adapter->msix_entries);
494 adapter->msix_entries = NULL;
7dfc16fa 495 } else if (adapter->flags & IGB_FLAG_HAS_MSI)
9d5c8243
AK		 496 pci_disable_msi(adapter->pdev);
497 return;
498}
499
500
501/**
502 * igb_set_interrupt_capability - set MSI or MSI-X if supported
503 *
504 * Attempt to configure interrupts using the best available
505 * capabilities of the hardware and kernel.
506 **/
507static void igb_set_interrupt_capability(struct igb_adapter *adapter)
508{
509 int err;
510 int numvecs, i;
511
512 numvecs = adapter->num_tx_queues + adapter->num_rx_queues + 1;
513 adapter->msix_entries = kcalloc(numvecs, sizeof(struct msix_entry),
514 GFP_KERNEL);
515 if (!adapter->msix_entries)
516 goto msi_only;
517
518 for (i = 0; i < numvecs; i++)
519 adapter->msix_entries[i].entry = i;
520
521 err = pci_enable_msix(adapter->pdev,
522 adapter->msix_entries,
523 numvecs);
524 if (err == 0)
34a20e89 525 goto out;
9d5c8243
AK		 526
527 igb_reset_interrupt_capability(adapter);
528
529 /* If we can't do MSI-X, try MSI */
530msi_only:
531 adapter->num_rx_queues = 1;
661086df 532 adapter->num_tx_queues = 1;
9d5c8243 533 if (!pci_enable_msi(adapter->pdev))
7dfc16fa 534 adapter->flags |= IGB_FLAG_HAS_MSI;
34a20e89 535out:
661086df 536 /* Notify the stack of the (possibly) reduced Tx Queue count. */
fd2ea0a7 537 adapter->netdev->real_num_tx_queues = adapter->num_tx_queues;
9d5c8243
AK		 538 return;
539}
540
541/**
542 * igb_request_irq - initialize interrupts
543 *
544 * Attempts to configure interrupts using the best available
545 * capabilities of the hardware and kernel.
546 **/
547static int igb_request_irq(struct igb_adapter *adapter)
548{
549 struct net_device *netdev = adapter->netdev;
550 struct e1000_hw *hw = &adapter->hw;
551 int err = 0;
552
553 if (adapter->msix_entries) {
554 err = igb_request_msix(adapter);
844290e5 555 if (!err)
9d5c8243 556 goto request_done;
9d5c8243
AK		 557 /* fall back to MSI */
558 igb_reset_interrupt_capability(adapter);
559 if (!pci_enable_msi(adapter->pdev))
7dfc16fa 560 adapter->flags |= IGB_FLAG_HAS_MSI;
9d5c8243
AK		 561 igb_free_all_tx_resources(adapter);
562 igb_free_all_rx_resources(adapter);
563 adapter->num_rx_queues = 1;
564 igb_alloc_queues(adapter);
844290e5 565 } else {
2d064c06
AD		 566 switch (hw->mac.type) {
567 case e1000_82575:
568 wr32(E1000_MSIXBM(0),
569 (E1000_EICR_RX_QUEUE0 | E1000_EIMS_OTHER));
570 break;
571 case e1000_82576:
572 wr32(E1000_IVAR0, E1000_IVAR_VALID);
573 break;
574 default:
575 break;
576 }
9d5c8243 577 }
844290e5 578
7dfc16fa 579 if (adapter->flags & IGB_FLAG_HAS_MSI) {
9d5c8243
AK		 580 err = request_irq(adapter->pdev->irq, &igb_intr_msi, 0,
581 netdev->name, netdev);
582 if (!err)
583 goto request_done;
584 /* fall back to legacy interrupts */
585 igb_reset_interrupt_capability(adapter);
7dfc16fa 586 adapter->flags &= ~IGB_FLAG_HAS_MSI;
9d5c8243
AK		 587 }
588
589 err = request_irq(adapter->pdev->irq, &igb_intr, IRQF_SHARED,
590 netdev->name, netdev);
591
6cb5e577 592 if (err)
9d5c8243
AK		 593 dev_err(&adapter->pdev->dev, "Error %d getting interrupt\n",
594 err);
9d5c8243
AK		 595
596request_done:
597 return err;
598}
599
600static void igb_free_irq(struct igb_adapter *adapter)
601{
602 struct net_device *netdev = adapter->netdev;
603
604 if (adapter->msix_entries) {
605 int vector = 0, i;
606
607 for (i = 0; i < adapter->num_tx_queues; i++)
608 free_irq(adapter->msix_entries[vector++].vector,
609 &(adapter->tx_ring[i]));
610 for (i = 0; i < adapter->num_rx_queues; i++)
611 free_irq(adapter->msix_entries[vector++].vector,
612 &(adapter->rx_ring[i]));
613
614 free_irq(adapter->msix_entries[vector++].vector, netdev);
615 return;
616 }
617
618 free_irq(adapter->pdev->irq, netdev);
619}
620
621/**
622 * igb_irq_disable - Mask off interrupt generation on the NIC
623 * @adapter: board private structure
624 **/
625static void igb_irq_disable(struct igb_adapter *adapter)
626{
627 struct e1000_hw *hw = &adapter->hw;
628
629 if (adapter->msix_entries) {
844290e5 630 wr32(E1000_EIAM, 0);
9d5c8243
AK		 631 wr32(E1000_EIMC, ~0);
632 wr32(E1000_EIAC, 0);
633 }
844290e5
PW		 634
635 wr32(E1000_IAM, 0);
9d5c8243
AK		 636 wr32(E1000_IMC, ~0);
637 wrfl();
638 synchronize_irq(adapter->pdev->irq);
639}
640
641/**
642 * igb_irq_enable - Enable default interrupt generation settings
643 * @adapter: board private structure
644 **/
645static void igb_irq_enable(struct igb_adapter *adapter)
646{
647 struct e1000_hw *hw = &adapter->hw;
648
649 if (adapter->msix_entries) {
844290e5
PW		 650 wr32(E1000_EIAC, adapter->eims_enable_mask);
651 wr32(E1000_EIAM, adapter->eims_enable_mask);
652 wr32(E1000_EIMS, adapter->eims_enable_mask);
9d5c8243 653 wr32(E1000_IMS, E1000_IMS_LSC);
844290e5
PW		 654 } else {
655 wr32(E1000_IMS, IMS_ENABLE_MASK);
656 wr32(E1000_IAM, IMS_ENABLE_MASK);
657 }
9d5c8243
AK		 658}
659
660static void igb_update_mng_vlan(struct igb_adapter *adapter)
661{
662 struct net_device *netdev = adapter->netdev;
663 u16 vid = adapter->hw.mng_cookie.vlan_id;
664 u16 old_vid = adapter->mng_vlan_id;
665 if (adapter->vlgrp) {
666 if (!vlan_group_get_device(adapter->vlgrp, vid)) {
667 if (adapter->hw.mng_cookie.status &
668 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) {
669 igb_vlan_rx_add_vid(netdev, vid);
670 adapter->mng_vlan_id = vid;
671 } else
672 adapter->mng_vlan_id = IGB_MNG_VLAN_NONE;
673
674 if ((old_vid != (u16)IGB_MNG_VLAN_NONE) &&
675 (vid != old_vid) &&
676 !vlan_group_get_device(adapter->vlgrp, old_vid))
677 igb_vlan_rx_kill_vid(netdev, old_vid);
678 } else
679 adapter->mng_vlan_id = vid;
680 }
681}
682
683/**
684 * igb_release_hw_control - release control of the h/w to f/w
685 * @adapter: address of board private structure
686 *
687 * igb_release_hw_control resets CTRL_EXT:DRV_LOAD bit.
688 * For ASF and Pass Through versions of f/w this means that the
689 * driver is no longer loaded.
690 *
691 **/
692static void igb_release_hw_control(struct igb_adapter *adapter)
693{
694 struct e1000_hw *hw = &adapter->hw;
695 u32 ctrl_ext;
696
697 /* Let firmware take over control of h/w */
698 ctrl_ext = rd32(E1000_CTRL_EXT);
699 wr32(E1000_CTRL_EXT,
700 ctrl_ext & ~E1000_CTRL_EXT_DRV_LOAD);
701}
702
703
704/**
705 * igb_get_hw_control - get control of the h/w from f/w
706 * @adapter: address of board private structure
707 *
708 * igb_get_hw_control sets CTRL_EXT:DRV_LOAD bit.
709 * For ASF and Pass Through versions of f/w this means that
710 * the driver is loaded.
711 *
712 **/
713static void igb_get_hw_control(struct igb_adapter *adapter)
714{
715 struct e1000_hw *hw = &adapter->hw;
716 u32 ctrl_ext;
717
718 /* Let firmware know the driver has taken over */
719 ctrl_ext = rd32(E1000_CTRL_EXT);
720 wr32(E1000_CTRL_EXT,
721 ctrl_ext | E1000_CTRL_EXT_DRV_LOAD);
722}
723
9d5c8243
AK		 724/**
725 * igb_configure - configure the hardware for RX and TX
726 * @adapter: private board structure
727 **/
728static void igb_configure(struct igb_adapter *adapter)
729{
730 struct net_device *netdev = adapter->netdev;
731 int i;
732
733 igb_get_hw_control(adapter);
734 igb_set_multi(netdev);
735
736 igb_restore_vlan(adapter);
9d5c8243
AK		 737
738 igb_configure_tx(adapter);
739 igb_setup_rctl(adapter);
740 igb_configure_rx(adapter);
662d7205
AD		 741
742 igb_rx_fifo_flush_82575(&adapter->hw);
743
9d5c8243
AK		 744 /* call IGB_DESC_UNUSED which always leaves
745 * at least 1 descriptor unused to make sure
746 * next_to_use != next_to_clean */
747 for (i = 0; i < adapter->num_rx_queues; i++) {
748 struct igb_ring *ring = &adapter->rx_ring[i];
3b644cf6 749 igb_alloc_rx_buffers_adv(ring, IGB_DESC_UNUSED(ring));
9d5c8243
AK		 750 }
751
752
753 adapter->tx_queue_len = netdev->tx_queue_len;
754}
755
756
757/**
758 * igb_up - Open the interface and prepare it to handle traffic
759 * @adapter: board private structure
760 **/
761
762int igb_up(struct igb_adapter *adapter)
763{
764 struct e1000_hw *hw = &adapter->hw;
765 int i;
766
767 /* hardware has been reset, we need to reload some things */
768 igb_configure(adapter);
769
770 clear_bit(__IGB_DOWN, &adapter->state);
771
844290e5
PW		 772 for (i = 0; i < adapter->num_rx_queues; i++)
773 napi_enable(&adapter->rx_ring[i].napi);
774 if (adapter->msix_entries)
9d5c8243 775 igb_configure_msix(adapter);
9d5c8243
AK		 776
777 /* Clear any pending interrupts. */
778 rd32(E1000_ICR);
779 igb_irq_enable(adapter);
780
781 /* Fire a link change interrupt to start the watchdog. */
782 wr32(E1000_ICS, E1000_ICS_LSC);
783 return 0;
784}
785
786void igb_down(struct igb_adapter *adapter)
787{
788 struct e1000_hw *hw = &adapter->hw;
789 struct net_device *netdev = adapter->netdev;
790 u32 tctl, rctl;
791 int i;
792
793 /* signal that we're down so the interrupt handler does not
794 * reschedule our watchdog timer */
795 set_bit(__IGB_DOWN, &adapter->state);
796
797 /* disable receives in the hardware */
798 rctl = rd32(E1000_RCTL);
799 wr32(E1000_RCTL, rctl & ~E1000_RCTL_EN);
800 /* flush and sleep below */
801
fd2ea0a7 802 netif_tx_stop_all_queues(netdev);
9d5c8243
AK		 803
804 /* disable transmits in the hardware */
805 tctl = rd32(E1000_TCTL);
806 tctl &= ~E1000_TCTL_EN;
807 wr32(E1000_TCTL, tctl);
808 /* flush both disables and wait for them to finish */
809 wrfl();
810 msleep(10);
811
844290e5
PW		 812 for (i = 0; i < adapter->num_rx_queues; i++)
813 napi_disable(&adapter->rx_ring[i].napi);
9d5c8243 814
9d5c8243
AK		 815 igb_irq_disable(adapter);
816
817 del_timer_sync(&adapter->watchdog_timer);
818 del_timer_sync(&adapter->phy_info_timer);
819
820 netdev->tx_queue_len = adapter->tx_queue_len;
821 netif_carrier_off(netdev);
822 adapter->link_speed = 0;
823 adapter->link_duplex = 0;
824
3023682e
JK		 825 if (!pci_channel_offline(adapter->pdev))
826 igb_reset(adapter);
9d5c8243
AK		 827 igb_clean_all_tx_rings(adapter);
828 igb_clean_all_rx_rings(adapter);
829}
830
831void igb_reinit_locked(struct igb_adapter *adapter)
832{
833 WARN_ON(in_interrupt());
834 while (test_and_set_bit(__IGB_RESETTING, &adapter->state))
835 msleep(1);
836 igb_down(adapter);
837 igb_up(adapter);
838 clear_bit(__IGB_RESETTING, &adapter->state);
839}
840
841void igb_reset(struct igb_adapter *adapter)
842{
843 struct e1000_hw *hw = &adapter->hw;
2d064c06
AD		 844 struct e1000_mac_info *mac = &hw->mac;
845 struct e1000_fc_info *fc = &hw->fc;
9d5c8243
AK		 846 u32 pba = 0, tx_space, min_tx_space, min_rx_space;
847 u16 hwm;
848
849 /* Repartition Pba for greater than 9k mtu
850 * To take effect CTRL.RST is required.
851 */
2d064c06 852 if (mac->type != e1000_82576) {
9d5c8243 853 pba = E1000_PBA_34K;
2d064c06
AD		 854 }
855 else {
856 pba = E1000_PBA_64K;
857 }
9d5c8243 858
2d064c06
AD		 859 if ((adapter->max_frame_size > ETH_FRAME_LEN + ETH_FCS_LEN) &&
860 (mac->type < e1000_82576)) {
9d5c8243
AK		 861 /* adjust PBA for jumbo frames */
862 wr32(E1000_PBA, pba);
863
864 /* To maintain wire speed transmits, the Tx FIFO should be
865 * large enough to accommodate two full transmit packets,
866 * rounded up to the next 1KB and expressed in KB. Likewise,
867 * the Rx FIFO should be large enough to accommodate at least
868 * one full receive packet and is similarly rounded up and
869 * expressed in KB. */
870 pba = rd32(E1000_PBA);
871 /* upper 16 bits has Tx packet buffer allocation size in KB */
872 tx_space = pba >> 16;
873 /* lower 16 bits has Rx packet buffer allocation size in KB */
874 pba &= 0xffff;
875 /* the tx fifo also stores 16 bytes of information about the tx
876 * but don't include ethernet FCS because hardware appends it */
877 min_tx_space = (adapter->max_frame_size +
878 sizeof(struct e1000_tx_desc) -
879 ETH_FCS_LEN) * 2;
880 min_tx_space = ALIGN(min_tx_space, 1024);
881 min_tx_space >>= 10;
882 /* software strips receive CRC, so leave room for it */
883 min_rx_space = adapter->max_frame_size;
884 min_rx_space = ALIGN(min_rx_space, 1024);
885 min_rx_space >>= 10;
886
887 /* If current Tx allocation is less than the min Tx FIFO size,
888 * and the min Tx FIFO size is less than the current Rx FIFO
889 * allocation, take space away from current Rx allocation */
890 if (tx_space < min_tx_space &&
891 ((min_tx_space - tx_space) < pba)) {
892 pba = pba - (min_tx_space - tx_space);
893
894 /* if short on rx space, rx wins and must trump tx
895 * adjustment */
896 if (pba < min_rx_space)
897 pba = min_rx_space;
898 }
2d064c06 899 wr32(E1000_PBA, pba);
9d5c8243 900 }
9d5c8243
AK		 901
902 /* flow control settings */
903 /* The high water mark must be low enough to fit one full frame
904 * (or the size used for early receive) above it in the Rx FIFO.
905 * Set it to the lower of:
906 * - 90% of the Rx FIFO size, or
907 * - the full Rx FIFO size minus one full frame */
908 hwm = min(((pba << 10) * 9 / 10),
2d064c06 909 ((pba << 10) - 2 * adapter->max_frame_size));
9d5c8243 910
2d064c06
AD		 911 if (mac->type < e1000_82576) {
912 fc->high_water = hwm & 0xFFF8; /* 8-byte granularity */
913 fc->low_water = fc->high_water - 8;
914 } else {
915 fc->high_water = hwm & 0xFFF0; /* 16-byte granularity */
916 fc->low_water = fc->high_water - 16;
917 }
9d5c8243
AK		 918 fc->pause_time = 0xFFFF;
919 fc->send_xon = 1;
920 fc->type = fc->original_type;
921
922 /* Allow time for pending master requests to run */
923 adapter->hw.mac.ops.reset_hw(&adapter->hw);
924 wr32(E1000_WUC, 0);
925
926 if (adapter->hw.mac.ops.init_hw(&adapter->hw))
927 dev_err(&adapter->pdev->dev, "Hardware Error\n");
928
929 igb_update_mng_vlan(adapter);
930
931 /* Enable h/w to recognize an 802.1Q VLAN Ethernet packet */
932 wr32(E1000_VET, ETHERNET_IEEE_VLAN_TYPE);
933
934 igb_reset_adaptive(&adapter->hw);
f5f4cf08 935 igb_get_phy_info(&adapter->hw);
9d5c8243
AK		 936}
937
42bfd33a
TI		 938/**
939 * igb_is_need_ioport - determine if an adapter needs ioport resources or not
940 * @pdev: PCI device information struct
941 *
942 * Returns true if an adapter needs ioport resources
943 **/
944static int igb_is_need_ioport(struct pci_dev *pdev)
945{
946 switch (pdev->device) {
947 /* Currently there are no adapters that need ioport resources */
948 default:
949 return false;
950 }
951}
952
2e5c6922
SH		 953static const struct net_device_ops igb_netdev_ops = {
954 .ndo_open = igb_open,
955 .ndo_stop = igb_close,
00829823 956 .ndo_start_xmit = igb_xmit_frame_adv,
2e5c6922
SH		 957 .ndo_get_stats = igb_get_stats,
958 .ndo_set_multicast_list = igb_set_multi,
959 .ndo_set_mac_address = igb_set_mac,
960 .ndo_change_mtu = igb_change_mtu,
961 .ndo_do_ioctl = igb_ioctl,
962 .ndo_tx_timeout = igb_tx_timeout,
963 .ndo_validate_addr = eth_validate_addr,
964 .ndo_vlan_rx_register = igb_vlan_rx_register,
965 .ndo_vlan_rx_add_vid = igb_vlan_rx_add_vid,
966 .ndo_vlan_rx_kill_vid = igb_vlan_rx_kill_vid,
967#ifdef CONFIG_NET_POLL_CONTROLLER
968 .ndo_poll_controller = igb_netpoll,
969#endif
970};
971
9d5c8243
AK		 972/**
973 * igb_probe - Device Initialization Routine
974 * @pdev: PCI device information struct
975 * @ent: entry in igb_pci_tbl
976 *
977 * Returns 0 on success, negative on failure
978 *
979 * igb_probe initializes an adapter identified by a pci_dev structure.
980 * The OS initialization, configuring of the adapter private structure,
981 * and a hardware reset occur.
982 **/
983static int __devinit igb_probe(struct pci_dev *pdev,
984 const struct pci_device_id *ent)
985{
986 struct net_device *netdev;
987 struct igb_adapter *adapter;
988 struct e1000_hw *hw;
c54106bb 989 struct pci_dev *us_dev;
9d5c8243
AK		 990 const struct e1000_info *ei = igb_info_tbl[ent->driver_data];
991 unsigned long mmio_start, mmio_len;
c54106bb
AD		 992 int i, err, pci_using_dac, pos;
993 u16 eeprom_data = 0, state = 0;
9d5c8243
AK		 994 u16 eeprom_apme_mask = IGB_EEPROM_APME;
995 u32 part_num;
42bfd33a 996 int bars, need_ioport;
9d5c8243 997
42bfd33a
TI		 998 /* do not allocate ioport bars when not needed */
999 need_ioport = igb_is_need_ioport(pdev);
1000 if (need_ioport) {
1001 bars = pci_select_bars(pdev, IORESOURCE_MEM | IORESOURCE_IO);
1002 err = pci_enable_device(pdev);
1003 } else {
1004 bars = pci_select_bars(pdev, IORESOURCE_MEM);
1005 err = pci_enable_device_mem(pdev);
1006 }
9d5c8243
AK		 1007 if (err)
1008 return err;
1009
1010 pci_using_dac = 0;
1011 err = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
1012 if (!err) {
1013 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
1014 if (!err)
1015 pci_using_dac = 1;
1016 } else {
1017 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1018 if (err) {
1019 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1020 if (err) {
1021 dev_err(&pdev->dev, "No usable DMA "
1022 "configuration, aborting\n");
1023 goto err_dma;
1024 }
1025 }
1026 }
1027
c54106bb
AD		 1028 /* 82575 requires that the pci-e link partner disable the L0s state */
1029 switch (pdev->device) {
1030 case E1000_DEV_ID_82575EB_COPPER:
1031 case E1000_DEV_ID_82575EB_FIBER_SERDES:
1032 case E1000_DEV_ID_82575GB_QUAD_COPPER:
1033 us_dev = pdev->bus->self;
1034 pos = pci_find_capability(us_dev, PCI_CAP_ID_EXP);
1035 if (pos) {
1036 pci_read_config_word(us_dev, pos + PCI_EXP_LNKCTL,
1037 &state);
1038 state &= ~PCIE_LINK_STATE_L0S;
1039 pci_write_config_word(us_dev, pos + PCI_EXP_LNKCTL,
1040 state);
ac450208
BH		 1041 dev_info(&pdev->dev,
1042 "Disabling ASPM L0s upstream switch port %s\n",
1043 pci_name(us_dev));
c54106bb
AD		 1044 }
1045 default:
1046 break;
1047 }
1048
42bfd33a 1049 err = pci_request_selected_regions(pdev, bars, igb_driver_name);
9d5c8243
AK		 1050 if (err)
1051 goto err_pci_reg;
1052
40a914fa
AD		 1053 pci_enable_pcie_error_reporting(pdev);
1054
9d5c8243 1055 pci_set_master(pdev);
c682fc23 1056 pci_save_state(pdev);
9d5c8243
AK		 1057
1058 err = -ENOMEM;
661086df 1059 netdev = alloc_etherdev_mq(sizeof(struct igb_adapter), IGB_MAX_TX_QUEUES);
9d5c8243
AK		 1060 if (!netdev)
1061 goto err_alloc_etherdev;
1062
1063 SET_NETDEV_DEV(netdev, &pdev->dev);
1064
1065 pci_set_drvdata(pdev, netdev);
1066 adapter = netdev_priv(netdev);
1067 adapter->netdev = netdev;
1068 adapter->pdev = pdev;
1069 hw = &adapter->hw;
1070 hw->back = adapter;
1071 adapter->msg_enable = NETIF_MSG_DRV | NETIF_MSG_PROBE;
42bfd33a
TI		 1072 adapter->bars = bars;
1073 adapter->need_ioport = need_ioport;
9d5c8243
AK		 1074
1075 mmio_start = pci_resource_start(pdev, 0);
1076 mmio_len = pci_resource_len(pdev, 0);
1077
1078 err = -EIO;
1079 adapter->hw.hw_addr = ioremap(mmio_start, mmio_len);
1080 if (!adapter->hw.hw_addr)
1081 goto err_ioremap;
1082
2e5c6922 1083 netdev->netdev_ops = &igb_netdev_ops;
9d5c8243 1084 igb_set_ethtool_ops(netdev);
9d5c8243 1085 netdev->watchdog_timeo = 5 * HZ;
9d5c8243
AK		 1086
1087 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
1088
1089 netdev->mem_start = mmio_start;
1090 netdev->mem_end = mmio_start + mmio_len;
1091
9d5c8243
AK		 1092 /* PCI config space info */
1093 hw->vendor_id = pdev->vendor;
1094 hw->device_id = pdev->device;
1095 hw->revision_id = pdev->revision;
1096 hw->subsystem_vendor_id = pdev->subsystem_vendor;
1097 hw->subsystem_device_id = pdev->subsystem_device;
1098
1099 /* setup the private structure */
1100 hw->back = adapter;
1101 /* Copy the default MAC, PHY and NVM function pointers */
1102 memcpy(&hw->mac.ops, ei->mac_ops, sizeof(hw->mac.ops));
1103 memcpy(&hw->phy.ops, ei->phy_ops, sizeof(hw->phy.ops));
1104 memcpy(&hw->nvm.ops, ei->nvm_ops, sizeof(hw->nvm.ops));
1105 /* Initialize skew-specific constants */
1106 err = ei->get_invariants(hw);
1107 if (err)
1108 goto err_hw_init;
1109
1110 err = igb_sw_init(adapter);
1111 if (err)
1112 goto err_sw_init;
1113
1114 igb_get_bus_info_pcie(hw);
1115
7dfc16fa
AD		 1116 /* set flags */
1117 switch (hw->mac.type) {
1118 case e1000_82576:
1119 case e1000_82575:
1120 adapter->flags |= IGB_FLAG_HAS_DCA;
1121 adapter->flags |= IGB_FLAG_NEED_CTX_IDX;
1122 break;
1123 default:
1124 break;
1125 }
1126
9d5c8243
AK		 1127 hw->phy.autoneg_wait_to_complete = false;
1128 hw->mac.adaptive_ifs = true;
1129
1130 /* Copper options */
1131 if (hw->phy.media_type == e1000_media_type_copper) {
1132 hw->phy.mdix = AUTO_ALL_MODES;
1133 hw->phy.disable_polarity_correction = false;
1134 hw->phy.ms_type = e1000_ms_hw_default;
1135 }
1136
1137 if (igb_check_reset_block(hw))
1138 dev_info(&pdev->dev,
1139 "PHY reset is blocked due to SOL/IDER session.\n");
1140
1141 netdev->features = NETIF_F_SG |
1142 NETIF_F_HW_CSUM |
1143 NETIF_F_HW_VLAN_TX |
1144 NETIF_F_HW_VLAN_RX |
1145 NETIF_F_HW_VLAN_FILTER;
1146
1147 netdev->features |= NETIF_F_TSO;
9d5c8243 1148 netdev->features |= NETIF_F_TSO6;
48f29ffc 1149
d3352520
AD		 1150#ifdef CONFIG_IGB_LRO
1151 netdev->features |= NETIF_F_LRO;
1152#endif
1153
48f29ffc
JK		 1154 netdev->vlan_features |= NETIF_F_TSO;
1155 netdev->vlan_features |= NETIF_F_TSO6;
1156 netdev->vlan_features |= NETIF_F_HW_CSUM;
1157 netdev->vlan_features |= NETIF_F_SG;
1158
9d5c8243
AK		 1159 if (pci_using_dac)
1160 netdev->features |= NETIF_F_HIGHDMA;
1161
1162 netdev->features |= NETIF_F_LLTX;
1163 adapter->en_mng_pt = igb_enable_mng_pass_thru(&adapter->hw);
1164
1165 /* before reading the NVM, reset the controller to put the device in a
1166 * known good starting state */
1167 hw->mac.ops.reset_hw(hw);
1168
1169 /* make sure the NVM is good */
1170 if (igb_validate_nvm_checksum(hw) < 0) {
1171 dev_err(&pdev->dev, "The NVM Checksum Is Not Valid\n");
1172 err = -EIO;
1173 goto err_eeprom;
1174 }
1175
1176 /* copy the MAC address out of the NVM */
1177 if (hw->mac.ops.read_mac_addr(hw))
1178 dev_err(&pdev->dev, "NVM Read Error\n");
1179
1180 memcpy(netdev->dev_addr, hw->mac.addr, netdev->addr_len);
1181 memcpy(netdev->perm_addr, hw->mac.addr, netdev->addr_len);
1182
1183 if (!is_valid_ether_addr(netdev->perm_addr)) {
1184 dev_err(&pdev->dev, "Invalid MAC Address\n");
1185 err = -EIO;
1186 goto err_eeprom;
1187 }
1188
1189 init_timer(&adapter->watchdog_timer);
1190 adapter->watchdog_timer.function = &igb_watchdog;
1191 adapter->watchdog_timer.data = (unsigned long) adapter;
1192
1193 init_timer(&adapter->phy_info_timer);
1194 adapter->phy_info_timer.function = &igb_update_phy_info;
1195 adapter->phy_info_timer.data = (unsigned long) adapter;
1196
1197 INIT_WORK(&adapter->reset_task, igb_reset_task);
1198 INIT_WORK(&adapter->watchdog_task, igb_watchdog_task);
1199
1200 /* Initialize link & ring properties that are user-changeable */
1201 adapter->tx_ring->count = 256;
1202 for (i = 0; i < adapter->num_tx_queues; i++)
1203 adapter->tx_ring[i].count = adapter->tx_ring->count;
1204 adapter->rx_ring->count = 256;
1205 for (i = 0; i < adapter->num_rx_queues; i++)
1206 adapter->rx_ring[i].count = adapter->rx_ring->count;
1207
1208 adapter->fc_autoneg = true;
1209 hw->mac.autoneg = true;
1210 hw->phy.autoneg_advertised = 0x2f;
1211
1212 hw->fc.original_type = e1000_fc_default;
1213 hw->fc.type = e1000_fc_default;
1214
1215 adapter->itr_setting = 3;
1216 adapter->itr = IGB_START_ITR;
1217
1218 igb_validate_mdi_setting(hw);
1219
1220 adapter->rx_csum = 1;
1221
1222 /* Initial Wake on LAN setting If APM wake is enabled in the EEPROM,
1223 * enable the ACPI Magic Packet filter
1224 */
1225
1226 if (hw->bus.func == 0 ||
1227 hw->device_id == E1000_DEV_ID_82575EB_COPPER)
1228 hw->nvm.ops.read_nvm(hw, NVM_INIT_CONTROL3_PORT_A, 1,
1229 &eeprom_data);
1230
1231 if (eeprom_data & eeprom_apme_mask)
1232 adapter->eeprom_wol |= E1000_WUFC_MAG;
1233
1234 /* now that we have the eeprom settings, apply the special cases where
1235 * the eeprom may be wrong or the board simply won't support wake on
1236 * lan on a particular port */
1237 switch (pdev->device) {
1238 case E1000_DEV_ID_82575GB_QUAD_COPPER:
1239 adapter->eeprom_wol = 0;
1240 break;
1241 case E1000_DEV_ID_82575EB_FIBER_SERDES:
2d064c06
AD		 1242 case E1000_DEV_ID_82576_FIBER:
1243 case E1000_DEV_ID_82576_SERDES:
9d5c8243
AK		 1244 /* Wake events only supported on port A for dual fiber
1245 * regardless of eeprom setting */
1246 if (rd32(E1000_STATUS) & E1000_STATUS_FUNC_1)
1247 adapter->eeprom_wol = 0;
1248 break;
1249 }
1250
1251 /* initialize the wol settings based on the eeprom settings */
1252 adapter->wol = adapter->eeprom_wol;
e1b86d84 1253 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
9d5c8243
AK		 1254
1255 /* reset the hardware with the new settings */
1256 igb_reset(adapter);
1257
1258 /* let the f/w know that the h/w is now under the control of the
1259 * driver. */
1260 igb_get_hw_control(adapter);
1261
1262 /* tell the stack to leave us alone until igb_open() is called */
1263 netif_carrier_off(netdev);
fd2ea0a7 1264 netif_tx_stop_all_queues(netdev);
9d5c8243
AK		 1265
1266 strcpy(netdev->name, "eth%d");
1267 err = register_netdev(netdev);
1268 if (err)
1269 goto err_register;
1270
421e02f0 1271#ifdef CONFIG_IGB_DCA
7dfc16fa
AD		 1272 if ((adapter->flags & IGB_FLAG_HAS_DCA) &&
1273 (dca_add_requester(&pdev->dev) == 0)) {
1274 adapter->flags |= IGB_FLAG_DCA_ENABLED;
fe4506b6
JC		 1275 dev_info(&pdev->dev, "DCA enabled\n");
1276 /* Always use CB2 mode, difference is masked
1277 * in the CB driver. */
1278 wr32(E1000_DCA_CTRL, 2);
1279 igb_setup_dca(adapter);
1280 }
1281#endif
1282
9d5c8243
AK		 1283 dev_info(&pdev->dev, "Intel(R) Gigabit Ethernet Network Connection\n");
1284 /* print bus type/speed/width info */
7c510e4b 1285 dev_info(&pdev->dev, "%s: (PCIe:%s:%s) %pM\n",
9d5c8243
AK		 1286 netdev->name,
1287 ((hw->bus.speed == e1000_bus_speed_2500)
1288 ? "2.5Gb/s" : "unknown"),
1289 ((hw->bus.width == e1000_bus_width_pcie_x4)
1290 ? "Width x4" : (hw->bus.width == e1000_bus_width_pcie_x1)
1291 ? "Width x1" : "unknown"),
7c510e4b 1292 netdev->dev_addr);
9d5c8243
AK		 1293
1294 igb_read_part_num(hw, &part_num);
1295 dev_info(&pdev->dev, "%s: PBA No: %06x-%03x\n", netdev->name,
1296 (part_num >> 8), (part_num & 0xff));
1297
1298 dev_info(&pdev->dev,
1299 "Using %s interrupts. %d rx queue(s), %d tx queue(s)\n",
1300 adapter->msix_entries ? "MSI-X" :
7dfc16fa 1301 (adapter->flags & IGB_FLAG_HAS_MSI) ? "MSI" : "legacy",
9d5c8243
AK		 1302 adapter->num_rx_queues, adapter->num_tx_queues);
1303
9d5c8243
AK		 1304 return 0;
1305
1306err_register:
1307 igb_release_hw_control(adapter);
1308err_eeprom:
1309 if (!igb_check_reset_block(hw))
f5f4cf08 1310 igb_reset_phy(hw);
9d5c8243
AK		 1311
1312 if (hw->flash_address)
1313 iounmap(hw->flash_address);
1314
1315 igb_remove_device(hw);
a88f10ec 1316 igb_free_queues(adapter);
9d5c8243
AK		 1317err_sw_init:
1318err_hw_init:
1319 iounmap(hw->hw_addr);
1320err_ioremap:
1321 free_netdev(netdev);
1322err_alloc_etherdev:
42bfd33a 1323 pci_release_selected_regions(pdev, bars);
9d5c8243
AK		 1324err_pci_reg:
1325err_dma:
1326 pci_disable_device(pdev);
1327 return err;
1328}
1329
1330/**
1331 * igb_remove - Device Removal Routine
1332 * @pdev: PCI device information struct
1333 *
1334 * igb_remove is called by the PCI subsystem to alert the driver
1335 * that it should release a PCI device. The could be caused by a
1336 * Hot-Plug event, or because the driver is going to be removed from
1337 * memory.
1338 **/
1339static void __devexit igb_remove(struct pci_dev *pdev)
1340{
1341 struct net_device *netdev = pci_get_drvdata(pdev);
1342 struct igb_adapter *adapter = netdev_priv(netdev);
421e02f0 1343#ifdef CONFIG_IGB_DCA
fe4506b6 1344 struct e1000_hw *hw = &adapter->hw;
9280fa52 1345#endif
9d5c8243
AK		 1346
1347 /* flush_scheduled work may reschedule our watchdog task, so
1348 * explicitly disable watchdog tasks from being rescheduled */
1349 set_bit(__IGB_DOWN, &adapter->state);
1350 del_timer_sync(&adapter->watchdog_timer);
1351 del_timer_sync(&adapter->phy_info_timer);
1352
1353 flush_scheduled_work();
1354
421e02f0 1355#ifdef CONFIG_IGB_DCA
7dfc16fa 1356 if (adapter->flags & IGB_FLAG_DCA_ENABLED) {
fe4506b6
JC		 1357 dev_info(&pdev->dev, "DCA disabled\n");
1358 dca_remove_requester(&pdev->dev);
7dfc16fa 1359 adapter->flags &= ~IGB_FLAG_DCA_ENABLED;
fe4506b6
JC		 1360 wr32(E1000_DCA_CTRL, 1);
1361 }
1362#endif
1363
9d5c8243
AK		 1364 /* Release control of h/w to f/w. If f/w is AMT enabled, this
1365 * would have already happened in close and is redundant. */
1366 igb_release_hw_control(adapter);
1367
1368 unregister_netdev(netdev);
1369
f5f4cf08
AD		 1370 if (!igb_check_reset_block(&adapter->hw))
1371 igb_reset_phy(&adapter->hw);
9d5c8243
AK		 1372
1373 igb_remove_device(&adapter->hw);
1374 igb_reset_interrupt_capability(adapter);
1375
a88f10ec 1376 igb_free_queues(adapter);
9d5c8243
AK		 1377
1378 iounmap(adapter->hw.hw_addr);
1379 if (adapter->hw.flash_address)
1380 iounmap(adapter->hw.flash_address);
42bfd33a 1381 pci_release_selected_regions(pdev, adapter->bars);
9d5c8243
AK		 1382
1383 free_netdev(netdev);
1384
40a914fa
AD		 1385 pci_disable_pcie_error_reporting(pdev);
1386
9d5c8243
AK		 1387 pci_disable_device(pdev);
1388}
1389
1390/**
1391 * igb_sw_init - Initialize general software structures (struct igb_adapter)
1392 * @adapter: board private structure to initialize
1393 *
1394 * igb_sw_init initializes the Adapter private data structure.
1395 * Fields are initialized based on PCI device information and
1396 * OS network device settings (MTU size).
1397 **/
1398static int __devinit igb_sw_init(struct igb_adapter *adapter)
1399{
1400 struct e1000_hw *hw = &adapter->hw;
1401 struct net_device *netdev = adapter->netdev;
1402 struct pci_dev *pdev = adapter->pdev;
1403
1404 pci_read_config_word(pdev, PCI_COMMAND, &hw->bus.pci_cmd_word);
1405
68fd9910
AD		 1406 adapter->tx_ring_count = IGB_DEFAULT_TXD;
1407 adapter->rx_ring_count = IGB_DEFAULT_RXD;
9d5c8243
AK		 1408 adapter->rx_buffer_len = MAXIMUM_ETHERNET_VLAN_SIZE;
1409 adapter->rx_ps_hdr_size = 0; /* disable packet split */
1410 adapter->max_frame_size = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
1411 adapter->min_frame_size = ETH_ZLEN + ETH_FCS_LEN;
1412
1413 /* Number of supported queues. */
1414 /* Having more queues than CPUs doesn't make sense. */
661086df 1415 adapter->num_rx_queues = min((u32)IGB_MAX_RX_QUEUES, (u32)num_online_cpus());
661086df 1416 adapter->num_tx_queues = min(IGB_MAX_TX_QUEUES, num_online_cpus());
9d5c8243 1417
661086df
PWJ		 1418 /* This call may decrease the number of queues depending on
1419 * interrupt mode. */
9d5c8243
AK		 1420 igb_set_interrupt_capability(adapter);
1421
1422 if (igb_alloc_queues(adapter)) {
1423 dev_err(&pdev->dev, "Unable to allocate memory for queues\n");
1424 return -ENOMEM;
1425 }
1426
1427 /* Explicitly disable IRQ since the NIC can be in any state. */
1428 igb_irq_disable(adapter);
1429
1430 set_bit(__IGB_DOWN, &adapter->state);
1431 return 0;
1432}
1433
1434/**
1435 * igb_open - Called when a network interface is made active
1436 * @netdev: network interface device structure
1437 *
1438 * Returns 0 on success, negative value on failure
1439 *
1440 * The open entry point is called when a network interface is made
1441 * active by the system (IFF_UP). At this point all resources needed
1442 * for transmit and receive operations are allocated, the interrupt
1443 * handler is registered with the OS, the watchdog timer is started,
1444 * and the stack is notified that the interface is ready.
1445 **/
1446static int igb_open(struct net_device *netdev)
1447{
1448 struct igb_adapter *adapter = netdev_priv(netdev);
1449 struct e1000_hw *hw = &adapter->hw;
1450 int err;
1451 int i;
1452
1453 /* disallow open during test */
1454 if (test_bit(__IGB_TESTING, &adapter->state))
1455 return -EBUSY;
1456
1457 /* allocate transmit descriptors */
1458 err = igb_setup_all_tx_resources(adapter);
1459 if (err)
1460 goto err_setup_tx;
1461
1462 /* allocate receive descriptors */
1463 err = igb_setup_all_rx_resources(adapter);
1464 if (err)
1465 goto err_setup_rx;
1466
1467 /* e1000_power_up_phy(adapter); */
1468
1469 adapter->mng_vlan_id = IGB_MNG_VLAN_NONE;
1470 if ((adapter->hw.mng_cookie.status &
1471 E1000_MNG_DHCP_COOKIE_STATUS_VLAN))
1472 igb_update_mng_vlan(adapter);
1473
1474 /* before we allocate an interrupt, we must be ready to handle it.
1475 * Setting DEBUG_SHIRQ in the kernel makes it fire an interrupt
1476 * as soon as we call pci_request_irq, so we have to setup our
1477 * clean_rx handler before we do so. */
1478 igb_configure(adapter);
1479
1480 err = igb_request_irq(adapter);
1481 if (err)
1482 goto err_req_irq;
1483
1484 /* From here on the code is the same as igb_up() */
1485 clear_bit(__IGB_DOWN, &adapter->state);
1486
844290e5
PW		 1487 for (i = 0; i < adapter->num_rx_queues; i++)
1488 napi_enable(&adapter->rx_ring[i].napi);
9d5c8243
AK		 1489
1490 /* Clear any pending interrupts. */
1491 rd32(E1000_ICR);
844290e5
PW		 1492
1493 igb_irq_enable(adapter);
1494
d55b53ff
JK		 1495 netif_tx_start_all_queues(netdev);
1496
9d5c8243
AK		 1497 /* Fire a link status change interrupt to start the watchdog. */
1498 wr32(E1000_ICS, E1000_ICS_LSC);
1499
1500 return 0;
1501
1502err_req_irq:
1503 igb_release_hw_control(adapter);
1504 /* e1000_power_down_phy(adapter); */
1505 igb_free_all_rx_resources(adapter);
1506err_setup_rx:
1507 igb_free_all_tx_resources(adapter);
1508err_setup_tx:
1509 igb_reset(adapter);
1510
1511 return err;
1512}
1513
1514/**
1515 * igb_close - Disables a network interface
1516 * @netdev: network interface device structure
1517 *
1518 * Returns 0, this is not allowed to fail
1519 *
1520 * The close entry point is called when an interface is de-activated
1521 * by the OS. The hardware is still under the driver's control, but
1522 * needs to be disabled. A global MAC reset is issued to stop the
1523 * hardware, and all transmit and receive resources are freed.
1524 **/
1525static int igb_close(struct net_device *netdev)
1526{
1527 struct igb_adapter *adapter = netdev_priv(netdev);
1528
1529 WARN_ON(test_bit(__IGB_RESETTING, &adapter->state));
1530 igb_down(adapter);
1531
1532 igb_free_irq(adapter);
1533
1534 igb_free_all_tx_resources(adapter);
1535 igb_free_all_rx_resources(adapter);
1536
1537 /* kill manageability vlan ID if supported, but not if a vlan with
1538 * the same ID is registered on the host OS (let 8021q kill it) */
1539 if ((adapter->hw.mng_cookie.status &
1540 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
1541 !(adapter->vlgrp &&
1542 vlan_group_get_device(adapter->vlgrp, adapter->mng_vlan_id)))
1543 igb_vlan_rx_kill_vid(netdev, adapter->mng_vlan_id);
1544
1545 return 0;
1546}
1547
1548/**
1549 * igb_setup_tx_resources - allocate Tx resources (Descriptors)
1550 * @adapter: board private structure
1551 * @tx_ring: tx descriptor ring (for a specific queue) to setup
1552 *
1553 * Return 0 on success, negative on failure
1554 **/
1555
1556int igb_setup_tx_resources(struct igb_adapter *adapter,
1557 struct igb_ring *tx_ring)
1558{
1559 struct pci_dev *pdev = adapter->pdev;
1560 int size;
1561
1562 size = sizeof(struct igb_buffer) * tx_ring->count;
1563 tx_ring->buffer_info = vmalloc(size);
1564 if (!tx_ring->buffer_info)
1565 goto err;
1566 memset(tx_ring->buffer_info, 0, size);
1567
1568 /* round up to nearest 4K */
1569 tx_ring->size = tx_ring->count * sizeof(struct e1000_tx_desc)
1570 + sizeof(u32);
1571 tx_ring->size = ALIGN(tx_ring->size, 4096);
1572
1573 tx_ring->desc = pci_alloc_consistent(pdev, tx_ring->size,
1574 &tx_ring->dma);
1575
1576 if (!tx_ring->desc)
1577 goto err;
1578
1579 tx_ring->adapter = adapter;
1580 tx_ring->next_to_use = 0;
1581 tx_ring->next_to_clean = 0;
9d5c8243
AK		 1582 return 0;
1583
1584err:
1585 vfree(tx_ring->buffer_info);
1586 dev_err(&adapter->pdev->dev,
1587 "Unable to allocate memory for the transmit descriptor ring\n");
1588 return -ENOMEM;
1589}
1590
1591/**
1592 * igb_setup_all_tx_resources - wrapper to allocate Tx resources
1593 * (Descriptors) for all queues
1594 * @adapter: board private structure
1595 *
1596 * Return 0 on success, negative on failure
1597 **/
1598static int igb_setup_all_tx_resources(struct igb_adapter *adapter)
1599{
1600 int i, err = 0;
661086df 1601 int r_idx;
9d5c8243
AK		 1602
1603 for (i = 0; i < adapter->num_tx_queues; i++) {
1604 err = igb_setup_tx_resources(adapter, &adapter->tx_ring[i]);
1605 if (err) {
1606 dev_err(&adapter->pdev->dev,
1607 "Allocation for Tx Queue %u failed\n", i);
1608 for (i--; i >= 0; i--)
3b644cf6 1609 igb_free_tx_resources(&adapter->tx_ring[i]);
9d5c8243
AK		 1610 break;
1611 }
1612 }
1613
661086df
PWJ		 1614 for (i = 0; i < IGB_MAX_TX_QUEUES; i++) {
1615 r_idx = i % adapter->num_tx_queues;
1616 adapter->multi_tx_table[i] = &adapter->tx_ring[r_idx];
1617 }
9d5c8243
AK		 1618 return err;
1619}
1620
1621/**
1622 * igb_configure_tx - Configure transmit Unit after Reset
1623 * @adapter: board private structure
1624 *
1625 * Configure the Tx unit of the MAC after a reset.
1626 **/
1627static void igb_configure_tx(struct igb_adapter *adapter)
1628{
1629 u64 tdba, tdwba;
1630 struct e1000_hw *hw = &adapter->hw;
1631 u32 tctl;
1632 u32 txdctl, txctrl;
1633 int i;
1634
1635 for (i = 0; i < adapter->num_tx_queues; i++) {
1636 struct igb_ring *ring = &(adapter->tx_ring[i]);
1637
1638 wr32(E1000_TDLEN(i),
1639 ring->count * sizeof(struct e1000_tx_desc));
1640 tdba = ring->dma;
1641 wr32(E1000_TDBAL(i),
1642 tdba & 0x00000000ffffffffULL);
1643 wr32(E1000_TDBAH(i), tdba >> 32);
1644
1645 tdwba = ring->dma + ring->count * sizeof(struct e1000_tx_desc);
1646 tdwba |= 1; /* enable head wb */
1647 wr32(E1000_TDWBAL(i),
1648 tdwba & 0x00000000ffffffffULL);
1649 wr32(E1000_TDWBAH(i), tdwba >> 32);
1650
1651 ring->head = E1000_TDH(i);
1652 ring->tail = E1000_TDT(i);
1653 writel(0, hw->hw_addr + ring->tail);
1654 writel(0, hw->hw_addr + ring->head);
1655 txdctl = rd32(E1000_TXDCTL(i));
1656 txdctl |= E1000_TXDCTL_QUEUE_ENABLE;
1657 wr32(E1000_TXDCTL(i), txdctl);
1658
1659 /* Turn off Relaxed Ordering on head write-backs. The
1660 * writebacks MUST be delivered in order or it will
1661 * completely screw up our bookeeping.
1662 */
1663 txctrl = rd32(E1000_DCA_TXCTRL(i));
1664 txctrl &= ~E1000_DCA_TXCTRL_TX_WB_RO_EN;
1665 wr32(E1000_DCA_TXCTRL(i), txctrl);
1666 }
1667
1668
1669
1670 /* Use the default values for the Tx Inter Packet Gap (IPG) timer */
1671
1672 /* Program the Transmit Control Register */
1673
1674 tctl = rd32(E1000_TCTL);
1675 tctl &= ~E1000_TCTL_CT;
1676 tctl |= E1000_TCTL_PSP | E1000_TCTL_RTLC |
1677 (E1000_COLLISION_THRESHOLD << E1000_CT_SHIFT);
1678
1679 igb_config_collision_dist(hw);
1680
1681 /* Setup Transmit Descriptor Settings for eop descriptor */
1682 adapter->txd_cmd = E1000_TXD_CMD_EOP | E1000_TXD_CMD_RS;
1683
1684 /* Enable transmits */
1685 tctl |= E1000_TCTL_EN;
1686
1687 wr32(E1000_TCTL, tctl);
1688}
1689
1690/**
1691 * igb_setup_rx_resources - allocate Rx resources (Descriptors)
1692 * @adapter: board private structure
1693 * @rx_ring: rx descriptor ring (for a specific queue) to setup
1694 *
1695 * Returns 0 on success, negative on failure
1696 **/
1697
1698int igb_setup_rx_resources(struct igb_adapter *adapter,
1699 struct igb_ring *rx_ring)
1700{
1701 struct pci_dev *pdev = adapter->pdev;
1702 int size, desc_len;
1703
d3352520
AD		 1704#ifdef CONFIG_IGB_LRO
1705 size = sizeof(struct net_lro_desc) * MAX_LRO_DESCRIPTORS;
1706 rx_ring->lro_mgr.lro_arr = vmalloc(size);
1707 if (!rx_ring->lro_mgr.lro_arr)
1708 goto err;
1709 memset(rx_ring->lro_mgr.lro_arr, 0, size);
1710#endif
1711
9d5c8243
AK		 1712 size = sizeof(struct igb_buffer) * rx_ring->count;
1713 rx_ring->buffer_info = vmalloc(size);
1714 if (!rx_ring->buffer_info)
1715 goto err;
1716 memset(rx_ring->buffer_info, 0, size);
1717
1718 desc_len = sizeof(union e1000_adv_rx_desc);
1719
1720 /* Round up to nearest 4K */
1721 rx_ring->size = rx_ring->count * desc_len;
1722 rx_ring->size = ALIGN(rx_ring->size, 4096);
1723
1724 rx_ring->desc = pci_alloc_consistent(pdev, rx_ring->size,
1725 &rx_ring->dma);
1726
1727 if (!rx_ring->desc)
1728 goto err;
1729
1730 rx_ring->next_to_clean = 0;
1731 rx_ring->next_to_use = 0;
9d5c8243
AK		 1732
1733 rx_ring->adapter = adapter;
9d5c8243
AK		 1734
1735 return 0;
1736
1737err:
d3352520
AD		 1738#ifdef CONFIG_IGB_LRO
1739 vfree(rx_ring->lro_mgr.lro_arr);
1740 rx_ring->lro_mgr.lro_arr = NULL;
1741#endif
9d5c8243
AK		 1742 vfree(rx_ring->buffer_info);
1743 dev_err(&adapter->pdev->dev, "Unable to allocate memory for "
1744 "the receive descriptor ring\n");
1745 return -ENOMEM;
1746}
1747
1748/**
1749 * igb_setup_all_rx_resources - wrapper to allocate Rx resources
1750 * (Descriptors) for all queues
1751 * @adapter: board private structure
1752 *
1753 * Return 0 on success, negative on failure
1754 **/
1755static int igb_setup_all_rx_resources(struct igb_adapter *adapter)
1756{
1757 int i, err = 0;
1758
1759 for (i = 0; i < adapter->num_rx_queues; i++) {
1760 err = igb_setup_rx_resources(adapter, &adapter->rx_ring[i]);
1761 if (err) {
1762 dev_err(&adapter->pdev->dev,
1763 "Allocation for Rx Queue %u failed\n", i);
1764 for (i--; i >= 0; i--)
3b644cf6 1765 igb_free_rx_resources(&adapter->rx_ring[i]);
9d5c8243
AK		 1766 break;
1767 }
1768 }
1769
1770 return err;
1771}
1772
1773/**
1774 * igb_setup_rctl - configure the receive control registers
1775 * @adapter: Board private structure
1776 **/
1777static void igb_setup_rctl(struct igb_adapter *adapter)
1778{
1779 struct e1000_hw *hw = &adapter->hw;
1780 u32 rctl;
1781 u32 srrctl = 0;
1782 int i;
1783
1784 rctl = rd32(E1000_RCTL);
1785
1786 rctl &= ~(3 << E1000_RCTL_MO_SHIFT);
69d728ba 1787 rctl &= ~(E1000_RCTL_LBM_TCVR | E1000_RCTL_LBM_MAC);
9d5c8243 1788
69d728ba 1789 rctl |= E1000_RCTL_EN | E1000_RCTL_BAM | E1000_RCTL_RDMTS_HALF |
9d5c8243
AK		 1790 (adapter->hw.mac.mc_filter_type << E1000_RCTL_MO_SHIFT);
1791
87cb7e8c
AK		 1792 /*
1793 * enable stripping of CRC. It's unlikely this will break BMC
1794 * redirection as it did with e1000. Newer features require
1795 * that the HW strips the CRC.
9d5c8243 1796 */
87cb7e8c 1797 rctl |= E1000_RCTL_SECRC;
9d5c8243 1798
9b07f3d3
AD		 1799 /*
1800 * disable store bad packets, long packet enable, and clear size bits.
1801 */
1802 rctl &= ~(E1000_RCTL_SBP | E1000_RCTL_LPE | E1000_RCTL_SZ_256);
9d5c8243 1803
b4557be2 1804 if (adapter->netdev->mtu > ETH_DATA_LEN)
9b07f3d3 1805 rctl |= E1000_RCTL_LPE;
b4557be2
AD		 1806
1807 /* Setup buffer sizes */
1808 switch (adapter->rx_buffer_len) {
1809 case IGB_RXBUFFER_256:
1810 rctl |= E1000_RCTL_SZ_256;
1811 break;
1812 case IGB_RXBUFFER_512:
1813 rctl |= E1000_RCTL_SZ_512;
1814 break;
1815 default:
1816 srrctl = ALIGN(adapter->rx_buffer_len, 1024)
1817 >> E1000_SRRCTL_BSIZEPKT_SHIFT;
1818 break;
9d5c8243
AK		 1819 }
1820
1821 /* 82575 and greater support packet-split where the protocol
1822 * header is placed in skb->data and the packet data is
1823 * placed in pages hanging off of skb_shinfo(skb)->nr_frags.
1824 * In the case of a non-split, skb->data is linearly filled,
1825 * followed by the page buffers. Therefore, skb->data is
1826 * sized to hold the largest protocol header.
1827 */
1828 /* allocations using alloc_page take too long for regular MTU
1829 * so only enable packet split for jumbo frames */
1830 if (rctl & E1000_RCTL_LPE) {
1831 adapter->rx_ps_hdr_size = IGB_RXBUFFER_128;
bf36c1a0 1832 srrctl |= adapter->rx_ps_hdr_size <<
9d5c8243 1833 E1000_SRRCTL_BSIZEHDRSIZE_SHIFT;
9d5c8243
AK		 1834 srrctl |= E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
1835 } else {
1836 adapter->rx_ps_hdr_size = 0;
1837 srrctl |= E1000_SRRCTL_DESCTYPE_ADV_ONEBUF;
1838 }
1839
1840 for (i = 0; i < adapter->num_rx_queues; i++)
1841 wr32(E1000_SRRCTL(i), srrctl);
1842
1843 wr32(E1000_RCTL, rctl);
1844}
1845
1846/**
1847 * igb_configure_rx - Configure receive Unit after Reset
1848 * @adapter: board private structure
1849 *
1850 * Configure the Rx unit of the MAC after a reset.
1851 **/
1852static void igb_configure_rx(struct igb_adapter *adapter)
1853{
1854 u64 rdba;
1855 struct e1000_hw *hw = &adapter->hw;
1856 u32 rctl, rxcsum;
1857 u32 rxdctl;
1858 int i;
1859
1860 /* disable receives while setting up the descriptors */
1861 rctl = rd32(E1000_RCTL);
1862 wr32(E1000_RCTL, rctl & ~E1000_RCTL_EN);
1863 wrfl();
1864 mdelay(10);
1865
1866 if (adapter->itr_setting > 3)
6eb5a7f1 1867 wr32(E1000_ITR, adapter->itr);
9d5c8243
AK		 1868
1869 /* Setup the HW Rx Head and Tail Descriptor Pointers and
1870 * the Base and Length of the Rx Descriptor Ring */
1871 for (i = 0; i < adapter->num_rx_queues; i++) {
1872 struct igb_ring *ring = &(adapter->rx_ring[i]);
1873 rdba = ring->dma;
1874 wr32(E1000_RDBAL(i),
1875 rdba & 0x00000000ffffffffULL);
1876 wr32(E1000_RDBAH(i), rdba >> 32);
1877 wr32(E1000_RDLEN(i),
1878 ring->count * sizeof(union e1000_adv_rx_desc));
1879
1880 ring->head = E1000_RDH(i);
1881 ring->tail = E1000_RDT(i);
1882 writel(0, hw->hw_addr + ring->tail);
1883 writel(0, hw->hw_addr + ring->head);
1884
1885 rxdctl = rd32(E1000_RXDCTL(i));
1886 rxdctl |= E1000_RXDCTL_QUEUE_ENABLE;
1887 rxdctl &= 0xFFF00000;
1888 rxdctl |= IGB_RX_PTHRESH;
1889 rxdctl |= IGB_RX_HTHRESH << 8;
1890 rxdctl |= IGB_RX_WTHRESH << 16;
1891 wr32(E1000_RXDCTL(i), rxdctl);
d3352520
AD		 1892#ifdef CONFIG_IGB_LRO
1893 /* Intitial LRO Settings */
1894 ring->lro_mgr.max_aggr = MAX_LRO_AGGR;
1895 ring->lro_mgr.max_desc = MAX_LRO_DESCRIPTORS;
1896 ring->lro_mgr.get_skb_header = igb_get_skb_hdr;
1897 ring->lro_mgr.features = LRO_F_NAPI | LRO_F_EXTRACT_VLAN_ID;
1898 ring->lro_mgr.dev = adapter->netdev;
1899 ring->lro_mgr.ip_summed = CHECKSUM_UNNECESSARY;
1900 ring->lro_mgr.ip_summed_aggr = CHECKSUM_UNNECESSARY;
1901#endif
9d5c8243
AK		 1902 }
1903
1904 if (adapter->num_rx_queues > 1) {
1905 u32 random[10];
1906 u32 mrqc;
1907 u32 j, shift;
1908 union e1000_reta {
1909 u32 dword;
1910 u8 bytes[4];
1911 } reta;
1912
1913 get_random_bytes(&random[0], 40);
1914
2d064c06
AD		 1915 if (hw->mac.type >= e1000_82576)
1916 shift = 0;
1917 else
1918 shift = 6;
9d5c8243
AK		 1919 for (j = 0; j < (32 * 4); j++) {
1920 reta.bytes[j & 3] =
1921 (j % adapter->num_rx_queues) << shift;
1922 if ((j & 3) == 3)
1923 writel(reta.dword,
1924 hw->hw_addr + E1000_RETA(0) + (j & ~3));
1925 }
1926 mrqc = E1000_MRQC_ENABLE_RSS_4Q;
1927
1928 /* Fill out hash function seeds */
1929 for (j = 0; j < 10; j++)
1930 array_wr32(E1000_RSSRK(0), j, random[j]);
1931
1932 mrqc |= (E1000_MRQC_RSS_FIELD_IPV4 |
1933 E1000_MRQC_RSS_FIELD_IPV4_TCP);
1934 mrqc |= (E1000_MRQC_RSS_FIELD_IPV6 |
1935 E1000_MRQC_RSS_FIELD_IPV6_TCP);
1936 mrqc |= (E1000_MRQC_RSS_FIELD_IPV4_UDP |
1937 E1000_MRQC_RSS_FIELD_IPV6_UDP);
1938 mrqc |= (E1000_MRQC_RSS_FIELD_IPV6_UDP_EX |
1939 E1000_MRQC_RSS_FIELD_IPV6_TCP_EX);
1940
1941
1942 wr32(E1000_MRQC, mrqc);
1943
1944 /* Multiqueue and raw packet checksumming are mutually
1945 * exclusive. Note that this not the same as TCP/IP
1946 * checksumming, which works fine. */
1947 rxcsum = rd32(E1000_RXCSUM);
1948 rxcsum |= E1000_RXCSUM_PCSD;
1949 wr32(E1000_RXCSUM, rxcsum);
1950 } else {
1951 /* Enable Receive Checksum Offload for TCP and UDP */
1952 rxcsum = rd32(E1000_RXCSUM);
1953 if (adapter->rx_csum) {
1954 rxcsum |= E1000_RXCSUM_TUOFL;
1955
1956 /* Enable IPv4 payload checksum for UDP fragments
1957 * Must be used in conjunction with packet-split. */
1958 if (adapter->rx_ps_hdr_size)
1959 rxcsum |= E1000_RXCSUM_IPPCSE;
1960 } else {
1961 rxcsum &= ~E1000_RXCSUM_TUOFL;
1962 /* don't need to clear IPPCSE as it defaults to 0 */
1963 }
1964 wr32(E1000_RXCSUM, rxcsum);
1965 }
1966
1967 if (adapter->vlgrp)
1968 wr32(E1000_RLPML,
1969 adapter->max_frame_size + VLAN_TAG_SIZE);
1970 else
1971 wr32(E1000_RLPML, adapter->max_frame_size);
1972
1973 /* Enable Receives */
1974 wr32(E1000_RCTL, rctl);
1975}
1976
1977/**
1978 * igb_free_tx_resources - Free Tx Resources per Queue
9d5c8243
AK		 1979 * @tx_ring: Tx descriptor ring for a specific queue
1980 *
1981 * Free all transmit software resources
1982 **/
68fd9910 1983void igb_free_tx_resources(struct igb_ring *tx_ring)
9d5c8243 1984{
3b644cf6 1985 struct pci_dev *pdev = tx_ring->adapter->pdev;
9d5c8243 1986
3b644cf6 1987 igb_clean_tx_ring(tx_ring);
9d5c8243
AK		 1988
1989 vfree(tx_ring->buffer_info);
1990 tx_ring->buffer_info = NULL;
1991
1992 pci_free_consistent(pdev, tx_ring->size, tx_ring->desc, tx_ring->dma);
1993
1994 tx_ring->desc = NULL;
1995}
1996
1997/**
1998 * igb_free_all_tx_resources - Free Tx Resources for All Queues
1999 * @adapter: board private structure
2000 *
2001 * Free all transmit software resources
2002 **/
2003static void igb_free_all_tx_resources(struct igb_adapter *adapter)
2004{
2005 int i;
2006
2007 for (i = 0; i < adapter->num_tx_queues; i++)
3b644cf6 2008 igb_free_tx_resources(&adapter->tx_ring[i]);
9d5c8243
AK		 2009}
2010
2011static void igb_unmap_and_free_tx_resource(struct igb_adapter *adapter,
2012 struct igb_buffer *buffer_info)
2013{
2014 if (buffer_info->dma) {
2015 pci_unmap_page(adapter->pdev,
2016 buffer_info->dma,
2017 buffer_info->length,
2018 PCI_DMA_TODEVICE);
2019 buffer_info->dma = 0;
2020 }
2021 if (buffer_info->skb) {
2022 dev_kfree_skb_any(buffer_info->skb);
2023 buffer_info->skb = NULL;
2024 }
2025 buffer_info->time_stamp = 0;
2026 /* buffer_info must be completely set up in the transmit path */
2027}
2028
2029/**
2030 * igb_clean_tx_ring - Free Tx Buffers
9d5c8243
AK		 2031 * @tx_ring: ring to be cleaned
2032 **/
3b644cf6 2033static void igb_clean_tx_ring(struct igb_ring *tx_ring)
9d5c8243 2034{
3b644cf6 2035 struct igb_adapter *adapter = tx_ring->adapter;
9d5c8243
AK		 2036 struct igb_buffer *buffer_info;
2037 unsigned long size;
2038 unsigned int i;
2039
2040 if (!tx_ring->buffer_info)
2041 return;
2042 /* Free all the Tx ring sk_buffs */
2043
2044 for (i = 0; i < tx_ring->count; i++) {
2045 buffer_info = &tx_ring->buffer_info[i];
2046 igb_unmap_and_free_tx_resource(adapter, buffer_info);
2047 }
2048
2049 size = sizeof(struct igb_buffer) * tx_ring->count;
2050 memset(tx_ring->buffer_info, 0, size);
2051
2052 /* Zero out the descriptor ring */
2053
2054 memset(tx_ring->desc, 0, tx_ring->size);
2055
2056 tx_ring->next_to_use = 0;
2057 tx_ring->next_to_clean = 0;
2058
2059 writel(0, adapter->hw.hw_addr + tx_ring->head);
2060 writel(0, adapter->hw.hw_addr + tx_ring->tail);
2061}
2062
2063/**
2064 * igb_clean_all_tx_rings - Free Tx Buffers for all queues
2065 * @adapter: board private structure
2066 **/
2067static void igb_clean_all_tx_rings(struct igb_adapter *adapter)
2068{
2069 int i;
2070
2071 for (i = 0; i < adapter->num_tx_queues; i++)
3b644cf6 2072 igb_clean_tx_ring(&adapter->tx_ring[i]);
9d5c8243
AK		 2073}
2074
2075/**
2076 * igb_free_rx_resources - Free Rx Resources
9d5c8243
AK		 2077 * @rx_ring: ring to clean the resources from
2078 *
2079 * Free all receive software resources
2080 **/
68fd9910 2081void igb_free_rx_resources(struct igb_ring *rx_ring)
9d5c8243 2082{
3b644cf6 2083 struct pci_dev *pdev = rx_ring->adapter->pdev;
9d5c8243 2084
3b644cf6 2085 igb_clean_rx_ring(rx_ring);
9d5c8243
AK		 2086
2087 vfree(rx_ring->buffer_info);
2088 rx_ring->buffer_info = NULL;
2089
d3352520
AD		 2090#ifdef CONFIG_IGB_LRO
2091 vfree(rx_ring->lro_mgr.lro_arr);
2092 rx_ring->lro_mgr.lro_arr = NULL;
2093#endif
2094
9d5c8243
AK		 2095 pci_free_consistent(pdev, rx_ring->size, rx_ring->desc, rx_ring->dma);
2096
2097 rx_ring->desc = NULL;
2098}
2099
2100/**
2101 * igb_free_all_rx_resources - Free Rx Resources for All Queues
2102 * @adapter: board private structure
2103 *
2104 * Free all receive software resources
2105 **/
2106static void igb_free_all_rx_resources(struct igb_adapter *adapter)
2107{
2108 int i;
2109
2110 for (i = 0; i < adapter->num_rx_queues; i++)
3b644cf6 2111 igb_free_rx_resources(&adapter->rx_ring[i]);
9d5c8243
AK		 2112}
2113
2114/**
2115 * igb_clean_rx_ring - Free Rx Buffers per Queue
9d5c8243
AK		 2116 * @rx_ring: ring to free buffers from
2117 **/
3b644cf6 2118static void igb_clean_rx_ring(struct igb_ring *rx_ring)
9d5c8243 2119{
3b644cf6 2120 struct igb_adapter *adapter = rx_ring->adapter;
9d5c8243
AK		 2121 struct igb_buffer *buffer_info;
2122 struct pci_dev *pdev = adapter->pdev;
2123 unsigned long size;
2124 unsigned int i;
2125
2126 if (!rx_ring->buffer_info)
2127 return;
2128 /* Free all the Rx ring sk_buffs */
2129 for (i = 0; i < rx_ring->count; i++) {
2130 buffer_info = &rx_ring->buffer_info[i];
2131 if (buffer_info->dma) {
2132 if (adapter->rx_ps_hdr_size)
2133 pci_unmap_single(pdev, buffer_info->dma,
2134 adapter->rx_ps_hdr_size,
2135 PCI_DMA_FROMDEVICE);
2136 else
2137 pci_unmap_single(pdev, buffer_info->dma,
2138 adapter->rx_buffer_len,
2139 PCI_DMA_FROMDEVICE);
2140 buffer_info->dma = 0;
2141 }
2142
2143 if (buffer_info->skb) {
2144 dev_kfree_skb(buffer_info->skb);
2145 buffer_info->skb = NULL;
2146 }
2147 if (buffer_info->page) {
bf36c1a0
AD		 2148 if (buffer_info->page_dma)
2149 pci_unmap_page(pdev, buffer_info->page_dma,
2150 PAGE_SIZE / 2,
2151 PCI_DMA_FROMDEVICE);
9d5c8243
AK		 2152 put_page(buffer_info->page);
2153 buffer_info->page = NULL;
2154 buffer_info->page_dma = 0;
bf36c1a0 2155 buffer_info->page_offset = 0;
9d5c8243
AK		 2156 }
2157 }
2158
9d5c8243
AK		 2159 size = sizeof(struct igb_buffer) * rx_ring->count;
2160 memset(rx_ring->buffer_info, 0, size);
2161
2162 /* Zero out the descriptor ring */
2163 memset(rx_ring->desc, 0, rx_ring->size);
2164
2165 rx_ring->next_to_clean = 0;
2166 rx_ring->next_to_use = 0;
2167
2168 writel(0, adapter->hw.hw_addr + rx_ring->head);
2169 writel(0, adapter->hw.hw_addr + rx_ring->tail);
2170}
2171
2172/**
2173 * igb_clean_all_rx_rings - Free Rx Buffers for all queues
2174 * @adapter: board private structure
2175 **/
2176static void igb_clean_all_rx_rings(struct igb_adapter *adapter)
2177{
2178 int i;
2179
2180 for (i = 0; i < adapter->num_rx_queues; i++)
3b644cf6 2181 igb_clean_rx_ring(&adapter->rx_ring[i]);
9d5c8243
AK		 2182}
2183
2184/**
2185 * igb_set_mac - Change the Ethernet Address of the NIC
2186 * @netdev: network interface device structure
2187 * @p: pointer to an address structure
2188 *
2189 * Returns 0 on success, negative on failure
2190 **/
2191static int igb_set_mac(struct net_device *netdev, void *p)
2192{
2193 struct igb_adapter *adapter = netdev_priv(netdev);
2194 struct sockaddr *addr = p;
2195
2196 if (!is_valid_ether_addr(addr->sa_data))
2197 return -EADDRNOTAVAIL;
2198
2199 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2200 memcpy(adapter->hw.mac.addr, addr->sa_data, netdev->addr_len);
2201
2202 adapter->hw.mac.ops.rar_set(&adapter->hw, adapter->hw.mac.addr, 0);
2203
2204 return 0;
2205}
2206
2207/**
2208 * igb_set_multi - Multicast and Promiscuous mode set
2209 * @netdev: network interface device structure
2210 *
2211 * The set_multi entry point is called whenever the multicast address
2212 * list or the network interface flags are updated. This routine is
2213 * responsible for configuring the hardware for proper multicast,
2214 * promiscuous mode, and all-multi behavior.
2215 **/
2216static void igb_set_multi(struct net_device *netdev)
2217{
2218 struct igb_adapter *adapter = netdev_priv(netdev);
2219 struct e1000_hw *hw = &adapter->hw;
2220 struct e1000_mac_info *mac = &hw->mac;
2221 struct dev_mc_list *mc_ptr;
2222 u8 *mta_list;
2223 u32 rctl;
2224 int i;
2225
2226 /* Check for Promiscuous and All Multicast modes */
2227
2228 rctl = rd32(E1000_RCTL);
2229
746b9f02 2230 if (netdev->flags & IFF_PROMISC) {
9d5c8243 2231 rctl |= (E1000_RCTL_UPE | E1000_RCTL_MPE);
746b9f02
PM		 2232 rctl &= ~E1000_RCTL_VFE;
2233 } else {
2234 if (netdev->flags & IFF_ALLMULTI) {
2235 rctl |= E1000_RCTL_MPE;
2236 rctl &= ~E1000_RCTL_UPE;
2237 } else
2238 rctl &= ~(E1000_RCTL_UPE | E1000_RCTL_MPE);
78ed11a5 2239 rctl |= E1000_RCTL_VFE;
746b9f02 2240 }
9d5c8243
AK		 2241 wr32(E1000_RCTL, rctl);
2242
2243 if (!netdev->mc_count) {
2244 /* nothing to program, so clear mc list */
2d064c06 2245 igb_update_mc_addr_list_82575(hw, NULL, 0, 1,
9d5c8243
AK		 2246 mac->rar_entry_count);
2247 return;
2248 }
2249
2250 mta_list = kzalloc(netdev->mc_count * 6, GFP_ATOMIC);
2251 if (!mta_list)
2252 return;
2253
2254 /* The shared function expects a packed array of only addresses. */
2255 mc_ptr = netdev->mc_list;
2256
2257 for (i = 0; i < netdev->mc_count; i++) {
2258 if (!mc_ptr)
2259 break;
2260 memcpy(mta_list + (i*ETH_ALEN), mc_ptr->dmi_addr, ETH_ALEN);
2261 mc_ptr = mc_ptr->next;
2262 }
2d064c06
AD		 2263 igb_update_mc_addr_list_82575(hw, mta_list, i, 1,
2264 mac->rar_entry_count);
9d5c8243
AK		 2265 kfree(mta_list);
2266}
2267
2268/* Need to wait a few seconds after link up to get diagnostic information from
2269 * the phy */
2270static void igb_update_phy_info(unsigned long data)
2271{
2272 struct igb_adapter *adapter = (struct igb_adapter *) data;
f5f4cf08 2273 igb_get_phy_info(&adapter->hw);
9d5c8243
AK		 2274}
2275
2276/**
2277 * igb_watchdog - Timer Call-back
2278 * @data: pointer to adapter cast into an unsigned long
2279 **/
2280static void igb_watchdog(unsigned long data)
2281{
2282 struct igb_adapter *adapter = (struct igb_adapter *)data;
2283 /* Do the rest outside of interrupt context */
2284 schedule_work(&adapter->watchdog_task);
2285}
2286
2287static void igb_watchdog_task(struct work_struct *work)
2288{
2289 struct igb_adapter *adapter = container_of(work,
2290 struct igb_adapter, watchdog_task);
2291 struct e1000_hw *hw = &adapter->hw;
2292
2293 struct net_device *netdev = adapter->netdev;
2294 struct igb_ring *tx_ring = adapter->tx_ring;
2295 struct e1000_mac_info *mac = &adapter->hw.mac;
2296 u32 link;
7a6ea550 2297 u32 eics = 0;
9d5c8243 2298 s32 ret_val;
7a6ea550 2299 int i;
9d5c8243
AK		 2300
2301 if ((netif_carrier_ok(netdev)) &&
2302 (rd32(E1000_STATUS) & E1000_STATUS_LU))
2303 goto link_up;
2304
2305 ret_val = hw->mac.ops.check_for_link(&adapter->hw);
2306 if ((ret_val == E1000_ERR_PHY) &&
2307 (hw->phy.type == e1000_phy_igp_3) &&
2308 (rd32(E1000_CTRL) &
2309 E1000_PHY_CTRL_GBE_DISABLE))
2310 dev_info(&adapter->pdev->dev,
2311 "Gigabit has been disabled, downgrading speed\n");
2312
2313 if ((hw->phy.media_type == e1000_media_type_internal_serdes) &&
2314 !(rd32(E1000_TXCW) & E1000_TXCW_ANE))
2315 link = mac->serdes_has_link;
2316 else
2317 link = rd32(E1000_STATUS) &
2318 E1000_STATUS_LU;
2319
2320 if (link) {
2321 if (!netif_carrier_ok(netdev)) {
2322 u32 ctrl;
2323 hw->mac.ops.get_speed_and_duplex(&adapter->hw,
2324 &adapter->link_speed,
2325 &adapter->link_duplex);
2326
2327 ctrl = rd32(E1000_CTRL);
527d47c1
AD		 2328 /* Links status message must follow this format */
2329 printk(KERN_INFO "igb: %s NIC Link is Up %d Mbps %s, "
9d5c8243 2330 "Flow Control: %s\n",
527d47c1 2331 netdev->name,
9d5c8243
AK		 2332 adapter->link_speed,
2333 adapter->link_duplex == FULL_DUPLEX ?
2334 "Full Duplex" : "Half Duplex",
2335 ((ctrl & E1000_CTRL_TFCE) && (ctrl &
2336 E1000_CTRL_RFCE)) ? "RX/TX" : ((ctrl &
2337 E1000_CTRL_RFCE) ? "RX" : ((ctrl &
2338 E1000_CTRL_TFCE) ? "TX" : "None")));
2339
2340 /* tweak tx_queue_len according to speed/duplex and
2341 * adjust the timeout factor */
2342 netdev->tx_queue_len = adapter->tx_queue_len;
2343 adapter->tx_timeout_factor = 1;
2344 switch (adapter->link_speed) {
2345 case SPEED_10:
2346 netdev->tx_queue_len = 10;
2347 adapter->tx_timeout_factor = 14;
2348 break;
2349 case SPEED_100:
2350 netdev->tx_queue_len = 100;
2351 /* maybe add some timeout factor ? */
2352 break;
2353 }
2354
2355 netif_carrier_on(netdev);
fd2ea0a7 2356 netif_tx_wake_all_queues(netdev);
9d5c8243
AK		 2357
2358 if (!test_bit(__IGB_DOWN, &adapter->state))
2359 mod_timer(&adapter->phy_info_timer,
2360 round_jiffies(jiffies + 2 * HZ));
2361 }
2362 } else {
2363 if (netif_carrier_ok(netdev)) {
2364 adapter->link_speed = 0;
2365 adapter->link_duplex = 0;
527d47c1
AD		 2366 /* Links status message must follow this format */
2367 printk(KERN_INFO "igb: %s NIC Link is Down\n",
2368 netdev->name);
9d5c8243 2369 netif_carrier_off(netdev);
fd2ea0a7 2370 netif_tx_stop_all_queues(netdev);
9d5c8243
AK		 2371 if (!test_bit(__IGB_DOWN, &adapter->state))
2372 mod_timer(&adapter->phy_info_timer,
2373 round_jiffies(jiffies + 2 * HZ));
2374 }
2375 }
2376
2377link_up:
2378 igb_update_stats(adapter);
2379
2380 mac->tx_packet_delta = adapter->stats.tpt - adapter->tpt_old;
2381 adapter->tpt_old = adapter->stats.tpt;
2382 mac->collision_delta = adapter->stats.colc - adapter->colc_old;
2383 adapter->colc_old = adapter->stats.colc;
2384
2385 adapter->gorc = adapter->stats.gorc - adapter->gorc_old;
2386 adapter->gorc_old = adapter->stats.gorc;
2387 adapter->gotc = adapter->stats.gotc - adapter->gotc_old;
2388 adapter->gotc_old = adapter->stats.gotc;
2389
2390 igb_update_adaptive(&adapter->hw);
2391
2392 if (!netif_carrier_ok(netdev)) {
2393 if (IGB_DESC_UNUSED(tx_ring) + 1 < tx_ring->count) {
2394 /* We've lost link, so the controller stops DMA,
2395 * but we've got queued Tx work that's never going
2396 * to get done, so reset controller to flush Tx.
2397 * (Do the reset outside of interrupt context). */
2398 adapter->tx_timeout_count++;
2399 schedule_work(&adapter->reset_task);
2400 }
2401 }
2402
2403 /* Cause software interrupt to ensure rx ring is cleaned */
7a6ea550
AD		 2404 if (adapter->msix_entries) {
2405 for (i = 0; i < adapter->num_rx_queues; i++)
2406 eics |= adapter->rx_ring[i].eims_value;
2407 wr32(E1000_EICS, eics);
2408 } else {
2409 wr32(E1000_ICS, E1000_ICS_RXDMT0);
2410 }
9d5c8243
AK		 2411
2412 /* Force detection of hung controller every watchdog period */
2413 tx_ring->detect_tx_hung = true;
2414
2415 /* Reset the timer */
2416 if (!test_bit(__IGB_DOWN, &adapter->state))
2417 mod_timer(&adapter->watchdog_timer,
2418 round_jiffies(jiffies + 2 * HZ));
2419}
2420
2421enum latency_range {
2422 lowest_latency = 0,
2423 low_latency = 1,
2424 bulk_latency = 2,
2425 latency_invalid = 255
2426};
2427
2428
6eb5a7f1
AD		 2429/**
2430 * igb_update_ring_itr - update the dynamic ITR value based on packet size
2431 *
2432 * Stores a new ITR value based on strictly on packet size. This
2433 * algorithm is less sophisticated than that used in igb_update_itr,
2434 * due to the difficulty of synchronizing statistics across multiple
2435 * receive rings. The divisors and thresholds used by this fuction
2436 * were determined based on theoretical maximum wire speed and testing
2437 * data, in order to minimize response time while increasing bulk
2438 * throughput.
2439 * This functionality is controlled by the InterruptThrottleRate module
2440 * parameter (see igb_param.c)
2441 * NOTE: This function is called only when operating in a multiqueue
2442 * receive environment.
2443 * @rx_ring: pointer to ring
2444 **/
2445static void igb_update_ring_itr(struct igb_ring *rx_ring)
9d5c8243 2446{
6eb5a7f1
AD		 2447 int new_val = rx_ring->itr_val;
2448 int avg_wire_size = 0;
2449 struct igb_adapter *adapter = rx_ring->adapter;
9d5c8243 2450
6eb5a7f1
AD		 2451 if (!rx_ring->total_packets)
2452 goto clear_counts; /* no packets, so don't do anything */
9d5c8243 2453
6eb5a7f1
AD		 2454 /* For non-gigabit speeds, just fix the interrupt rate at 4000
2455 * ints/sec - ITR timer value of 120 ticks.
2456 */
2457 if (adapter->link_speed != SPEED_1000) {
2458 new_val = 120;
2459 goto set_itr_val;
9d5c8243 2460 }
6eb5a7f1 2461 avg_wire_size = rx_ring->total_bytes / rx_ring->total_packets;
9d5c8243 2462
6eb5a7f1
AD		 2463 /* Add 24 bytes to size to account for CRC, preamble, and gap */
2464 avg_wire_size += 24;
2465
2466 /* Don't starve jumbo frames */
2467 avg_wire_size = min(avg_wire_size, 3000);
9d5c8243 2468
6eb5a7f1
AD		 2469 /* Give a little boost to mid-size frames */
2470 if ((avg_wire_size > 300) && (avg_wire_size < 1200))
2471 new_val = avg_wire_size / 3;
2472 else
2473 new_val = avg_wire_size / 2;
9d5c8243 2474
6eb5a7f1 2475set_itr_val:
9d5c8243
AK		 2476 if (new_val != rx_ring->itr_val) {
2477 rx_ring->itr_val = new_val;
6eb5a7f1 2478 rx_ring->set_itr = 1;
9d5c8243 2479 }
6eb5a7f1
AD		 2480clear_counts:
2481 rx_ring->total_bytes = 0;
2482 rx_ring->total_packets = 0;
9d5c8243
AK		 2483}
2484
2485/**
2486 * igb_update_itr - update the dynamic ITR value based on statistics
2487 * Stores a new ITR value based on packets and byte
2488 * counts during the last interrupt. The advantage of per interrupt
2489 * computation is faster updates and more accurate ITR for the current
2490 * traffic pattern. Constants in this function were computed
2491 * based on theoretical maximum wire speed and thresholds were set based
2492 * on testing data as well as attempting to minimize response time
2493 * while increasing bulk throughput.
2494 * this functionality is controlled by the InterruptThrottleRate module
2495 * parameter (see igb_param.c)
2496 * NOTE: These calculations are only valid when operating in a single-
2497 * queue environment.
2498 * @adapter: pointer to adapter
2499 * @itr_setting: current adapter->itr
2500 * @packets: the number of packets during this measurement interval
2501 * @bytes: the number of bytes during this measurement interval
2502 **/
2503static unsigned int igb_update_itr(struct igb_adapter *adapter, u16 itr_setting,
2504 int packets, int bytes)
2505{
2506 unsigned int retval = itr_setting;
2507
2508 if (packets == 0)
2509 goto update_itr_done;
2510
2511 switch (itr_setting) {
2512 case lowest_latency:
2513 /* handle TSO and jumbo frames */
2514 if (bytes/packets > 8000)
2515 retval = bulk_latency;
2516 else if ((packets < 5) && (bytes > 512))
2517 retval = low_latency;
2518 break;
2519 case low_latency: /* 50 usec aka 20000 ints/s */
2520 if (bytes > 10000) {
2521 /* this if handles the TSO accounting */
2522 if (bytes/packets > 8000) {
2523 retval = bulk_latency;
2524 } else if ((packets < 10) || ((bytes/packets) > 1200)) {
2525 retval = bulk_latency;
2526 } else if ((packets > 35)) {
2527 retval = lowest_latency;
2528 }
2529 } else if (bytes/packets > 2000) {
2530 retval = bulk_latency;
2531 } else if (packets <= 2 && bytes < 512) {
2532 retval = lowest_latency;
2533 }
2534 break;
2535 case bulk_latency: /* 250 usec aka 4000 ints/s */
2536 if (bytes > 25000) {
2537 if (packets > 35)
2538 retval = low_latency;
2539 } else if (bytes < 6000) {
2540 retval = low_latency;
2541 }
2542 break;
2543 }
2544
2545update_itr_done:
2546 return retval;
2547}
2548
6eb5a7f1 2549static void igb_set_itr(struct igb_adapter *adapter)
9d5c8243
AK		 2550{
2551 u16 current_itr;
2552 u32 new_itr = adapter->itr;
2553
2554 /* for non-gigabit speeds, just fix the interrupt rate at 4000 */
2555 if (adapter->link_speed != SPEED_1000) {
2556 current_itr = 0;
2557 new_itr = 4000;
2558 goto set_itr_now;
2559 }
2560
2561 adapter->rx_itr = igb_update_itr(adapter,
2562 adapter->rx_itr,
2563 adapter->rx_ring->total_packets,
2564 adapter->rx_ring->total_bytes);
9d5c8243 2565
6eb5a7f1 2566 if (adapter->rx_ring->buddy) {
9d5c8243
AK		 2567 adapter->tx_itr = igb_update_itr(adapter,
2568 adapter->tx_itr,
2569 adapter->tx_ring->total_packets,
2570 adapter->tx_ring->total_bytes);
9d5c8243
AK		 2571
2572 current_itr = max(adapter->rx_itr, adapter->tx_itr);
2573 } else {
2574 current_itr = adapter->rx_itr;
2575 }
2576
6eb5a7f1
AD		 2577 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2578 if (adapter->itr_setting == 3 &&
2579 current_itr == lowest_latency)
2580 current_itr = low_latency;
2581
9d5c8243
AK		 2582 switch (current_itr) {
2583 /* counts and packets in update_itr are dependent on these numbers */
2584 case lowest_latency:
2585 new_itr = 70000;
2586 break;
2587 case low_latency:
2588 new_itr = 20000; /* aka hwitr = ~200 */
2589 break;
2590 case bulk_latency:
2591 new_itr = 4000;
2592 break;
2593 default:
2594 break;
2595 }
2596
2597set_itr_now:
6eb5a7f1
AD		 2598 adapter->rx_ring->total_bytes = 0;
2599 adapter->rx_ring->total_packets = 0;
2600 if (adapter->rx_ring->buddy) {
2601 adapter->rx_ring->buddy->total_bytes = 0;
2602 adapter->rx_ring->buddy->total_packets = 0;
2603 }
2604
9d5c8243
AK		 2605 if (new_itr != adapter->itr) {
2606 /* this attempts to bias the interrupt rate towards Bulk
2607 * by adding intermediate steps when interrupt rate is
2608 * increasing */
2609 new_itr = new_itr > adapter->itr ?
2610 min(adapter->itr + (new_itr >> 2), new_itr) :
2611 new_itr;
2612 /* Don't write the value here; it resets the adapter's
2613 * internal timer, and causes us to delay far longer than
2614 * we should between interrupts. Instead, we write the ITR
2615 * value at the beginning of the next interrupt so the timing
2616 * ends up being correct.
2617 */
2618 adapter->itr = new_itr;
6eb5a7f1
AD		 2619 adapter->rx_ring->itr_val = 1000000000 / (new_itr * 256);
2620 adapter->rx_ring->set_itr = 1;
9d5c8243
AK		 2621 }
2622
2623 return;
2624}
2625
2626
2627#define IGB_TX_FLAGS_CSUM 0x00000001
2628#define IGB_TX_FLAGS_VLAN 0x00000002
2629#define IGB_TX_FLAGS_TSO 0x00000004
2630#define IGB_TX_FLAGS_IPV4 0x00000008
2631#define IGB_TX_FLAGS_VLAN_MASK 0xffff0000
2632#define IGB_TX_FLAGS_VLAN_SHIFT 16
2633
2634static inline int igb_tso_adv(struct igb_adapter *adapter,
2635 struct igb_ring *tx_ring,
2636 struct sk_buff *skb, u32 tx_flags, u8 *hdr_len)
2637{
2638 struct e1000_adv_tx_context_desc *context_desc;
2639 unsigned int i;
2640 int err;
2641 struct igb_buffer *buffer_info;
2642 u32 info = 0, tu_cmd = 0;
2643 u32 mss_l4len_idx, l4len;
2644 *hdr_len = 0;
2645
2646 if (skb_header_cloned(skb)) {
2647 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
2648 if (err)
2649 return err;
2650 }
2651
2652 l4len = tcp_hdrlen(skb);
2653 *hdr_len += l4len;
2654
2655 if (skb->protocol == htons(ETH_P_IP)) {
2656 struct iphdr *iph = ip_hdr(skb);
2657 iph->tot_len = 0;
2658 iph->check = 0;
2659 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
2660 iph->daddr, 0,
2661 IPPROTO_TCP,
2662 0);
2663 } else if (skb_shinfo(skb)->gso_type == SKB_GSO_TCPV6) {
2664 ipv6_hdr(skb)->payload_len = 0;
2665 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
2666 &ipv6_hdr(skb)->daddr,
2667 0, IPPROTO_TCP, 0);
2668 }
2669
2670 i = tx_ring->next_to_use;
2671
2672 buffer_info = &tx_ring->buffer_info[i];
2673 context_desc = E1000_TX_CTXTDESC_ADV(*tx_ring, i);
2674 /* VLAN MACLEN IPLEN */
2675 if (tx_flags & IGB_TX_FLAGS_VLAN)
2676 info |= (tx_flags & IGB_TX_FLAGS_VLAN_MASK);
2677 info |= (skb_network_offset(skb) << E1000_ADVTXD_MACLEN_SHIFT);
2678 *hdr_len += skb_network_offset(skb);
2679 info |= skb_network_header_len(skb);
2680 *hdr_len += skb_network_header_len(skb);
2681 context_desc->vlan_macip_lens = cpu_to_le32(info);
2682
2683 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
2684 tu_cmd |= (E1000_TXD_CMD_DEXT | E1000_ADVTXD_DTYP_CTXT);
2685
2686 if (skb->protocol == htons(ETH_P_IP))
2687 tu_cmd |= E1000_ADVTXD_TUCMD_IPV4;
2688 tu_cmd |= E1000_ADVTXD_TUCMD_L4T_TCP;
2689
2690 context_desc->type_tucmd_mlhl = cpu_to_le32(tu_cmd);
2691
2692 /* MSS L4LEN IDX */
2693 mss_l4len_idx = (skb_shinfo(skb)->gso_size << E1000_ADVTXD_MSS_SHIFT);
2694 mss_l4len_idx |= (l4len << E1000_ADVTXD_L4LEN_SHIFT);
2695
7dfc16fa
AD		 2696 /* Context index must be unique per ring. */
2697 if (adapter->flags & IGB_FLAG_NEED_CTX_IDX)
2698 mss_l4len_idx |= tx_ring->queue_index << 4;
9d5c8243
AK		 2699
2700 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
2701 context_desc->seqnum_seed = 0;
2702
2703 buffer_info->time_stamp = jiffies;
2704 buffer_info->dma = 0;
2705 i++;
2706 if (i == tx_ring->count)
2707 i = 0;
2708
2709 tx_ring->next_to_use = i;
2710
2711 return true;
2712}
2713
2714static inline bool igb_tx_csum_adv(struct igb_adapter *adapter,
2715 struct igb_ring *tx_ring,
2716 struct sk_buff *skb, u32 tx_flags)
2717{
2718 struct e1000_adv_tx_context_desc *context_desc;
2719 unsigned int i;
2720 struct igb_buffer *buffer_info;
2721 u32 info = 0, tu_cmd = 0;
2722
2723 if ((skb->ip_summed == CHECKSUM_PARTIAL) ||
2724 (tx_flags & IGB_TX_FLAGS_VLAN)) {
2725 i = tx_ring->next_to_use;
2726 buffer_info = &tx_ring->buffer_info[i];
2727 context_desc = E1000_TX_CTXTDESC_ADV(*tx_ring, i);
2728
2729 if (tx_flags & IGB_TX_FLAGS_VLAN)
2730 info |= (tx_flags & IGB_TX_FLAGS_VLAN_MASK);
2731 info |= (skb_network_offset(skb) << E1000_ADVTXD_MACLEN_SHIFT);
2732 if (skb->ip_summed == CHECKSUM_PARTIAL)
2733 info |= skb_network_header_len(skb);
2734
2735 context_desc->vlan_macip_lens = cpu_to_le32(info);
2736
2737 tu_cmd |= (E1000_TXD_CMD_DEXT | E1000_ADVTXD_DTYP_CTXT);
2738
2739 if (skb->ip_summed == CHECKSUM_PARTIAL) {
44b0cda3
MW		 2740 switch (skb->protocol) {
2741 case __constant_htons(ETH_P_IP):
9d5c8243 2742 tu_cmd |= E1000_ADVTXD_TUCMD_IPV4;
44b0cda3
MW		 2743 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
2744 tu_cmd |= E1000_ADVTXD_TUCMD_L4T_TCP;
2745 break;
2746 case __constant_htons(ETH_P_IPV6):
2747 /* XXX what about other V6 headers?? */
2748 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
2749 tu_cmd |= E1000_ADVTXD_TUCMD_L4T_TCP;
2750 break;
2751 default:
2752 if (unlikely(net_ratelimit()))
2753 dev_warn(&adapter->pdev->dev,
2754 "partial checksum but proto=%x!\n",
2755 skb->protocol);
2756 break;
2757 }
9d5c8243
AK		 2758 }
2759
2760 context_desc->type_tucmd_mlhl = cpu_to_le32(tu_cmd);
2761 context_desc->seqnum_seed = 0;
7dfc16fa
AD		 2762 if (adapter->flags & IGB_FLAG_NEED_CTX_IDX)
2763 context_desc->mss_l4len_idx =
2764 cpu_to_le32(tx_ring->queue_index << 4);
9d5c8243
AK		 2765
2766 buffer_info->time_stamp = jiffies;
2767 buffer_info->dma = 0;
2768
2769 i++;
2770 if (i == tx_ring->count)
2771 i = 0;
2772 tx_ring->next_to_use = i;
2773
2774 return true;
2775 }
2776
2777
2778 return false;
2779}
2780
2781#define IGB_MAX_TXD_PWR 16
2782#define IGB_MAX_DATA_PER_TXD (1<<IGB_MAX_TXD_PWR)
2783
2784static inline int igb_tx_map_adv(struct igb_adapter *adapter,
2785 struct igb_ring *tx_ring,
2786 struct sk_buff *skb)
2787{
2788 struct igb_buffer *buffer_info;
2789 unsigned int len = skb_headlen(skb);
2790 unsigned int count = 0, i;
2791 unsigned int f;
2792
2793 i = tx_ring->next_to_use;
2794
2795 buffer_info = &tx_ring->buffer_info[i];
2796 BUG_ON(len >= IGB_MAX_DATA_PER_TXD);
2797 buffer_info->length = len;
2798 /* set time_stamp *before* dma to help avoid a possible race */
2799 buffer_info->time_stamp = jiffies;
2800 buffer_info->dma = pci_map_single(adapter->pdev, skb->data, len,
2801 PCI_DMA_TODEVICE);
2802 count++;
2803 i++;
2804 if (i == tx_ring->count)
2805 i = 0;
2806
2807 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++) {
2808 struct skb_frag_struct *frag;
2809
2810 frag = &skb_shinfo(skb)->frags[f];
2811 len = frag->size;
2812
2813 buffer_info = &tx_ring->buffer_info[i];
2814 BUG_ON(len >= IGB_MAX_DATA_PER_TXD);
2815 buffer_info->length = len;
2816 buffer_info->time_stamp = jiffies;
2817 buffer_info->dma = pci_map_page(adapter->pdev,
2818 frag->page,
2819 frag->page_offset,
2820 len,
2821 PCI_DMA_TODEVICE);
2822
2823 count++;
2824 i++;
2825 if (i == tx_ring->count)
2826 i = 0;
2827 }
2828
2829 i = (i == 0) ? tx_ring->count - 1 : i - 1;
2830 tx_ring->buffer_info[i].skb = skb;
2831
2832 return count;
2833}
2834
2835static inline void igb_tx_queue_adv(struct igb_adapter *adapter,
2836 struct igb_ring *tx_ring,
2837 int tx_flags, int count, u32 paylen,
2838 u8 hdr_len)
2839{
2840 union e1000_adv_tx_desc *tx_desc = NULL;
2841 struct igb_buffer *buffer_info;
2842 u32 olinfo_status = 0, cmd_type_len;
2843 unsigned int i;
2844
2845 cmd_type_len = (E1000_ADVTXD_DTYP_DATA | E1000_ADVTXD_DCMD_IFCS |
2846 E1000_ADVTXD_DCMD_DEXT);
2847
2848 if (tx_flags & IGB_TX_FLAGS_VLAN)
2849 cmd_type_len |= E1000_ADVTXD_DCMD_VLE;
2850
2851 if (tx_flags & IGB_TX_FLAGS_TSO) {
2852 cmd_type_len |= E1000_ADVTXD_DCMD_TSE;
2853
2854 /* insert tcp checksum */
2855 olinfo_status |= E1000_TXD_POPTS_TXSM << 8;
2856
2857 /* insert ip checksum */
2858 if (tx_flags & IGB_TX_FLAGS_IPV4)
2859 olinfo_status |= E1000_TXD_POPTS_IXSM << 8;
2860
2861 } else if (tx_flags & IGB_TX_FLAGS_CSUM) {
2862 olinfo_status |= E1000_TXD_POPTS_TXSM << 8;
2863 }
2864
7dfc16fa
AD		 2865 if ((adapter->flags & IGB_FLAG_NEED_CTX_IDX) &&
2866 (tx_flags & (IGB_TX_FLAGS_CSUM | IGB_TX_FLAGS_TSO |
2867 IGB_TX_FLAGS_VLAN)))
661086df 2868 olinfo_status |= tx_ring->queue_index << 4;
9d5c8243
AK		 2869
2870 olinfo_status |= ((paylen - hdr_len) << E1000_ADVTXD_PAYLEN_SHIFT);
2871
2872 i = tx_ring->next_to_use;
2873 while (count--) {
2874 buffer_info = &tx_ring->buffer_info[i];
2875 tx_desc = E1000_TX_DESC_ADV(*tx_ring, i);
2876 tx_desc->read.buffer_addr = cpu_to_le64(buffer_info->dma);
2877 tx_desc->read.cmd_type_len =
2878 cpu_to_le32(cmd_type_len | buffer_info->length);
2879 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
2880 i++;
2881 if (i == tx_ring->count)
2882 i = 0;
2883 }
2884
2885 tx_desc->read.cmd_type_len |= cpu_to_le32(adapter->txd_cmd);
2886 /* Force memory writes to complete before letting h/w
2887 * know there are new descriptors to fetch. (Only
2888 * applicable for weak-ordered memory model archs,
2889 * such as IA-64). */
2890 wmb();
2891
2892 tx_ring->next_to_use = i;
2893 writel(i, adapter->hw.hw_addr + tx_ring->tail);
2894 /* we need this if more than one processor can write to our tail
2895 * at a time, it syncronizes IO on IA64/Altix systems */
2896 mmiowb();
2897}
2898
2899static int __igb_maybe_stop_tx(struct net_device *netdev,
2900 struct igb_ring *tx_ring, int size)
2901{
2902 struct igb_adapter *adapter = netdev_priv(netdev);
2903
661086df 2904 netif_stop_subqueue(netdev, tx_ring->queue_index);
661086df 2905
9d5c8243
AK		 2906 /* Herbert's original patch had:
2907 * smp_mb__after_netif_stop_queue();
2908 * but since that doesn't exist yet, just open code it. */
2909 smp_mb();
2910
2911 /* We need to check again in a case another CPU has just
2912 * made room available. */
2913 if (IGB_DESC_UNUSED(tx_ring) < size)
2914 return -EBUSY;
2915
2916 /* A reprieve! */
661086df 2917 netif_wake_subqueue(netdev, tx_ring->queue_index);
9d5c8243
AK		 2918 ++adapter->restart_queue;
2919 return 0;
2920}
2921
2922static int igb_maybe_stop_tx(struct net_device *netdev,
2923 struct igb_ring *tx_ring, int size)
2924{
2925 if (IGB_DESC_UNUSED(tx_ring) >= size)
2926 return 0;
2927 return __igb_maybe_stop_tx(netdev, tx_ring, size);
2928}
2929
2930#define TXD_USE_COUNT(S) (((S) >> (IGB_MAX_TXD_PWR)) + 1)
2931
2932static int igb_xmit_frame_ring_adv(struct sk_buff *skb,
2933 struct net_device *netdev,
2934 struct igb_ring *tx_ring)
2935{
2936 struct igb_adapter *adapter = netdev_priv(netdev);
2937 unsigned int tx_flags = 0;
2938 unsigned int len;
9d5c8243
AK		 2939 u8 hdr_len = 0;
2940 int tso = 0;
2941
2942 len = skb_headlen(skb);
2943
2944 if (test_bit(__IGB_DOWN, &adapter->state)) {
2945 dev_kfree_skb_any(skb);
2946 return NETDEV_TX_OK;
2947 }
2948
2949 if (skb->len <= 0) {
2950 dev_kfree_skb_any(skb);
2951 return NETDEV_TX_OK;
2952 }
2953
9d5c8243
AK		 2954 /* need: 1 descriptor per page,
2955 * + 2 desc gap to keep tail from touching head,
2956 * + 1 desc for skb->data,
2957 * + 1 desc for context descriptor,
2958 * otherwise try next time */
2959 if (igb_maybe_stop_tx(netdev, tx_ring, skb_shinfo(skb)->nr_frags + 4)) {
2960 /* this is a hard error */
9d5c8243
AK		 2961 return NETDEV_TX_BUSY;
2962 }
6eb5a7f1 2963 skb_orphan(skb);
9d5c8243
AK		 2964
2965 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
2966 tx_flags |= IGB_TX_FLAGS_VLAN;
2967 tx_flags |= (vlan_tx_tag_get(skb) << IGB_TX_FLAGS_VLAN_SHIFT);
2968 }
2969
661086df
PWJ		 2970 if (skb->protocol == htons(ETH_P_IP))
2971 tx_flags |= IGB_TX_FLAGS_IPV4;
2972
9d5c8243
AK		 2973 tso = skb_is_gso(skb) ? igb_tso_adv(adapter, tx_ring, skb, tx_flags,
2974 &hdr_len) : 0;
2975
2976 if (tso < 0) {
2977 dev_kfree_skb_any(skb);
9d5c8243
AK		 2978 return NETDEV_TX_OK;
2979 }
2980
2981 if (tso)
2982 tx_flags |= IGB_TX_FLAGS_TSO;
2983 else if (igb_tx_csum_adv(adapter, tx_ring, skb, tx_flags))
2984 if (skb->ip_summed == CHECKSUM_PARTIAL)
2985 tx_flags |= IGB_TX_FLAGS_CSUM;
2986
9d5c8243
AK		 2987 igb_tx_queue_adv(adapter, tx_ring, tx_flags,
2988 igb_tx_map_adv(adapter, tx_ring, skb),
2989 skb->len, hdr_len);
2990
2991 netdev->trans_start = jiffies;
2992
2993 /* Make sure there is space in the ring for the next send. */
2994 igb_maybe_stop_tx(netdev, tx_ring, MAX_SKB_FRAGS + 4);
2995
9d5c8243
AK		 2996 return NETDEV_TX_OK;
2997}
2998
2999static int igb_xmit_frame_adv(struct sk_buff *skb, struct net_device *netdev)
3000{
3001 struct igb_adapter *adapter = netdev_priv(netdev);
661086df
PWJ		 3002 struct igb_ring *tx_ring;
3003
661086df
PWJ		 3004 int r_idx = 0;
3005 r_idx = skb->queue_mapping & (IGB_MAX_TX_QUEUES - 1);
3006 tx_ring = adapter->multi_tx_table[r_idx];
9d5c8243
AK		 3007
3008 /* This goes back to the question of how to logically map a tx queue
3009 * to a flow. Right now, performance is impacted slightly negatively
3010 * if using multiple tx queues. If the stack breaks away from a
3011 * single qdisc implementation, we can look at this again. */
3012 return (igb_xmit_frame_ring_adv(skb, netdev, tx_ring));
3013}
3014
3015/**
3016 * igb_tx_timeout - Respond to a Tx Hang
3017 * @netdev: network interface device structure
3018 **/
3019static void igb_tx_timeout(struct net_device *netdev)
3020{
3021 struct igb_adapter *adapter = netdev_priv(netdev);
3022 struct e1000_hw *hw = &adapter->hw;
3023
3024 /* Do the reset outside of interrupt context */
3025 adapter->tx_timeout_count++;
3026 schedule_work(&adapter->reset_task);
3027 wr32(E1000_EICS, adapter->eims_enable_mask &
3028 ~(E1000_EIMS_TCP_TIMER | E1000_EIMS_OTHER));
3029}
3030
3031static void igb_reset_task(struct work_struct *work)
3032{
3033 struct igb_adapter *adapter;
3034 adapter = container_of(work, struct igb_adapter, reset_task);
3035
3036 igb_reinit_locked(adapter);
3037}
3038
3039/**
3040 * igb_get_stats - Get System Network Statistics
3041 * @netdev: network interface device structure
3042 *
3043 * Returns the address of the device statistics structure.
3044 * The statistics are actually updated from the timer callback.
3045 **/
3046static struct net_device_stats *
3047igb_get_stats(struct net_device *netdev)
3048{
3049 struct igb_adapter *adapter = netdev_priv(netdev);
3050
3051 /* only return the current stats */
3052 return &adapter->net_stats;
3053}
3054
3055/**
3056 * igb_change_mtu - Change the Maximum Transfer Unit
3057 * @netdev: network interface device structure
3058 * @new_mtu: new value for maximum frame size
3059 *
3060 * Returns 0 on success, negative on failure
3061 **/
3062static int igb_change_mtu(struct net_device *netdev, int new_mtu)
3063{
3064 struct igb_adapter *adapter = netdev_priv(netdev);
3065 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
3066
3067 if ((max_frame < ETH_ZLEN + ETH_FCS_LEN) ||
3068 (max_frame > MAX_JUMBO_FRAME_SIZE)) {
3069 dev_err(&adapter->pdev->dev, "Invalid MTU setting\n");
3070 return -EINVAL;
3071 }
3072
3073#define MAX_STD_JUMBO_FRAME_SIZE 9234
3074 if (max_frame > MAX_STD_JUMBO_FRAME_SIZE) {
3075 dev_err(&adapter->pdev->dev, "MTU > 9216 not supported.\n");
3076 return -EINVAL;
3077 }
3078
3079 while (test_and_set_bit(__IGB_RESETTING, &adapter->state))
3080 msleep(1);
3081 /* igb_down has a dependency on max_frame_size */
3082 adapter->max_frame_size = max_frame;
3083 if (netif_running(netdev))
3084 igb_down(adapter);
3085
3086 /* NOTE: netdev_alloc_skb reserves 16 bytes, and typically NET_IP_ALIGN
3087 * means we reserve 2 more, this pushes us to allocate from the next
3088 * larger slab size.
3089 * i.e. RXBUFFER_2048 --> size-4096 slab
3090 */
3091
3092 if (max_frame <= IGB_RXBUFFER_256)
3093 adapter->rx_buffer_len = IGB_RXBUFFER_256;
3094 else if (max_frame <= IGB_RXBUFFER_512)
3095 adapter->rx_buffer_len = IGB_RXBUFFER_512;
3096 else if (max_frame <= IGB_RXBUFFER_1024)
3097 adapter->rx_buffer_len = IGB_RXBUFFER_1024;
3098 else if (max_frame <= IGB_RXBUFFER_2048)
3099 adapter->rx_buffer_len = IGB_RXBUFFER_2048;
3100 else
bf36c1a0
AD		 3101#if (PAGE_SIZE / 2) > IGB_RXBUFFER_16384
3102 adapter->rx_buffer_len = IGB_RXBUFFER_16384;
3103#else
3104 adapter->rx_buffer_len = PAGE_SIZE / 2;
3105#endif
9d5c8243
AK		 3106 /* adjust allocation if LPE protects us, and we aren't using SBP */
3107 if ((max_frame == ETH_FRAME_LEN + ETH_FCS_LEN) ||
3108 (max_frame == MAXIMUM_ETHERNET_VLAN_SIZE))
3109 adapter->rx_buffer_len = MAXIMUM_ETHERNET_VLAN_SIZE;
3110
3111 dev_info(&adapter->pdev->dev, "changing MTU from %d to %d\n",
3112 netdev->mtu, new_mtu);
3113 netdev->mtu = new_mtu;
3114
3115 if (netif_running(netdev))
3116 igb_up(adapter);
3117 else
3118 igb_reset(adapter);
3119
3120 clear_bit(__IGB_RESETTING, &adapter->state);
3121
3122 return 0;
3123}
3124
3125/**
3126 * igb_update_stats - Update the board statistics counters
3127 * @adapter: board private structure
3128 **/
3129
3130void igb_update_stats(struct igb_adapter *adapter)
3131{
3132 struct e1000_hw *hw = &adapter->hw;
3133 struct pci_dev *pdev = adapter->pdev;
3134 u16 phy_tmp;
3135
3136#define PHY_IDLE_ERROR_COUNT_MASK 0x00FF
3137
3138 /*
3139 * Prevent stats update while adapter is being reset, or if the pci
3140 * connection is down.
3141 */
3142 if (adapter->link_speed == 0)
3143 return;
3144 if (pci_channel_offline(pdev))
3145 return;
3146
3147 adapter->stats.crcerrs += rd32(E1000_CRCERRS);
3148 adapter->stats.gprc += rd32(E1000_GPRC);
3149 adapter->stats.gorc += rd32(E1000_GORCL);
3150 rd32(E1000_GORCH); /* clear GORCL */
3151 adapter->stats.bprc += rd32(E1000_BPRC);
3152 adapter->stats.mprc += rd32(E1000_MPRC);
3153 adapter->stats.roc += rd32(E1000_ROC);
3154
3155 adapter->stats.prc64 += rd32(E1000_PRC64);
3156 adapter->stats.prc127 += rd32(E1000_PRC127);
3157 adapter->stats.prc255 += rd32(E1000_PRC255);
3158 adapter->stats.prc511 += rd32(E1000_PRC511);
3159 adapter->stats.prc1023 += rd32(E1000_PRC1023);
3160 adapter->stats.prc1522 += rd32(E1000_PRC1522);
3161 adapter->stats.symerrs += rd32(E1000_SYMERRS);
3162 adapter->stats.sec += rd32(E1000_SEC);
3163
3164 adapter->stats.mpc += rd32(E1000_MPC);
3165 adapter->stats.scc += rd32(E1000_SCC);
3166 adapter->stats.ecol += rd32(E1000_ECOL);
3167 adapter->stats.mcc += rd32(E1000_MCC);
3168 adapter->stats.latecol += rd32(E1000_LATECOL);
3169 adapter->stats.dc += rd32(E1000_DC);
3170 adapter->stats.rlec += rd32(E1000_RLEC);
3171 adapter->stats.xonrxc += rd32(E1000_XONRXC);
3172 adapter->stats.xontxc += rd32(E1000_XONTXC);
3173 adapter->stats.xoffrxc += rd32(E1000_XOFFRXC);
3174 adapter->stats.xofftxc += rd32(E1000_XOFFTXC);
3175 adapter->stats.fcruc += rd32(E1000_FCRUC);
3176 adapter->stats.gptc += rd32(E1000_GPTC);
3177 adapter->stats.gotc += rd32(E1000_GOTCL);
3178 rd32(E1000_GOTCH); /* clear GOTCL */
3179 adapter->stats.rnbc += rd32(E1000_RNBC);
3180 adapter->stats.ruc += rd32(E1000_RUC);
3181 adapter->stats.rfc += rd32(E1000_RFC);
3182 adapter->stats.rjc += rd32(E1000_RJC);
3183 adapter->stats.tor += rd32(E1000_TORH);
3184 adapter->stats.tot += rd32(E1000_TOTH);
3185 adapter->stats.tpr += rd32(E1000_TPR);
3186
3187 adapter->stats.ptc64 += rd32(E1000_PTC64);
3188 adapter->stats.ptc127 += rd32(E1000_PTC127);
3189 adapter->stats.ptc255 += rd32(E1000_PTC255);
3190 adapter->stats.ptc511 += rd32(E1000_PTC511);
3191 adapter->stats.ptc1023 += rd32(E1000_PTC1023);
3192 adapter->stats.ptc1522 += rd32(E1000_PTC1522);
3193
3194 adapter->stats.mptc += rd32(E1000_MPTC);
3195 adapter->stats.bptc += rd32(E1000_BPTC);
3196
3197 /* used for adaptive IFS */
3198
3199 hw->mac.tx_packet_delta = rd32(E1000_TPT);
3200 adapter->stats.tpt += hw->mac.tx_packet_delta;
3201 hw->mac.collision_delta = rd32(E1000_COLC);
3202 adapter->stats.colc += hw->mac.collision_delta;
3203
3204 adapter->stats.algnerrc += rd32(E1000_ALGNERRC);
3205 adapter->stats.rxerrc += rd32(E1000_RXERRC);
3206 adapter->stats.tncrs += rd32(E1000_TNCRS);
3207 adapter->stats.tsctc += rd32(E1000_TSCTC);
3208 adapter->stats.tsctfc += rd32(E1000_TSCTFC);
3209
3210 adapter->stats.iac += rd32(E1000_IAC);
3211 adapter->stats.icrxoc += rd32(E1000_ICRXOC);
3212 adapter->stats.icrxptc += rd32(E1000_ICRXPTC);
3213 adapter->stats.icrxatc += rd32(E1000_ICRXATC);
3214 adapter->stats.ictxptc += rd32(E1000_ICTXPTC);
3215 adapter->stats.ictxatc += rd32(E1000_ICTXATC);
3216 adapter->stats.ictxqec += rd32(E1000_ICTXQEC);
3217 adapter->stats.ictxqmtc += rd32(E1000_ICTXQMTC);
3218 adapter->stats.icrxdmtc += rd32(E1000_ICRXDMTC);
3219
3220 /* Fill out the OS statistics structure */
3221 adapter->net_stats.multicast = adapter->stats.mprc;
3222 adapter->net_stats.collisions = adapter->stats.colc;
3223
3224 /* Rx Errors */
3225
3226 /* RLEC on some newer hardware can be incorrect so build
3227 * our own version based on RUC and ROC */
3228 adapter->net_stats.rx_errors = adapter->stats.rxerrc +
3229 adapter->stats.crcerrs + adapter->stats.algnerrc +
3230 adapter->stats.ruc + adapter->stats.roc +
3231 adapter->stats.cexterr;
3232 adapter->net_stats.rx_length_errors = adapter->stats.ruc +
3233 adapter->stats.roc;
3234 adapter->net_stats.rx_crc_errors = adapter->stats.crcerrs;
3235 adapter->net_stats.rx_frame_errors = adapter->stats.algnerrc;
3236 adapter->net_stats.rx_missed_errors = adapter->stats.mpc;
3237
3238 /* Tx Errors */
3239 adapter->net_stats.tx_errors = adapter->stats.ecol +
3240 adapter->stats.latecol;
3241 adapter->net_stats.tx_aborted_errors = adapter->stats.ecol;
3242 adapter->net_stats.tx_window_errors = adapter->stats.latecol;
3243 adapter->net_stats.tx_carrier_errors = adapter->stats.tncrs;
3244
3245 /* Tx Dropped needs to be maintained elsewhere */
3246
3247 /* Phy Stats */
3248 if (hw->phy.media_type == e1000_media_type_copper) {
3249 if ((adapter->link_speed == SPEED_1000) &&
f5f4cf08 3250 (!igb_read_phy_reg(hw, PHY_1000T_STATUS,
9d5c8243
AK		 3251 &phy_tmp))) {
3252 phy_tmp &= PHY_IDLE_ERROR_COUNT_MASK;
3253 adapter->phy_stats.idle_errors += phy_tmp;
3254 }
3255 }
3256
3257 /* Management Stats */
3258 adapter->stats.mgptc += rd32(E1000_MGTPTC);
3259 adapter->stats.mgprc += rd32(E1000_MGTPRC);
3260 adapter->stats.mgpdc += rd32(E1000_MGTPDC);
3261}
3262
3263
3264static irqreturn_t igb_msix_other(int irq, void *data)
3265{
3266 struct net_device *netdev = data;
3267 struct igb_adapter *adapter = netdev_priv(netdev);
3268 struct e1000_hw *hw = &adapter->hw;
844290e5 3269 u32 icr = rd32(E1000_ICR);
9d5c8243 3270
844290e5
PW		 3271 /* reading ICR causes bit 31 of EICR to be cleared */
3272 if (!(icr & E1000_ICR_LSC))
3273 goto no_link_interrupt;
3274 hw->mac.get_link_status = 1;
3275 /* guard against interrupt when we're going down */
3276 if (!test_bit(__IGB_DOWN, &adapter->state))
3277 mod_timer(&adapter->watchdog_timer, jiffies + 1);
661086df 3278
9d5c8243
AK		 3279no_link_interrupt:
3280 wr32(E1000_IMS, E1000_IMS_LSC);
844290e5 3281 wr32(E1000_EIMS, adapter->eims_other);
9d5c8243
AK		 3282
3283 return IRQ_HANDLED;
3284}
3285
3286static irqreturn_t igb_msix_tx(int irq, void *data)
3287{
3288 struct igb_ring *tx_ring = data;
3289 struct igb_adapter *adapter = tx_ring->adapter;
3290 struct e1000_hw *hw = &adapter->hw;
3291
421e02f0 3292#ifdef CONFIG_IGB_DCA
7dfc16fa 3293 if (adapter->flags & IGB_FLAG_DCA_ENABLED)
fe4506b6
JC		 3294 igb_update_tx_dca(tx_ring);
3295#endif
9d5c8243
AK		 3296 tx_ring->total_bytes = 0;
3297 tx_ring->total_packets = 0;
661086df
PWJ		 3298
3299 /* auto mask will automatically reenable the interrupt when we write
3300 * EICS */
3b644cf6 3301 if (!igb_clean_tx_irq(tx_ring))
9d5c8243
AK		 3302 /* Ring was not completely cleaned, so fire another interrupt */
3303 wr32(E1000_EICS, tx_ring->eims_value);
661086df 3304 else
9d5c8243 3305 wr32(E1000_EIMS, tx_ring->eims_value);
661086df 3306
9d5c8243
AK		 3307 return IRQ_HANDLED;
3308}
3309
6eb5a7f1
AD		 3310static void igb_write_itr(struct igb_ring *ring)
3311{
3312 struct e1000_hw *hw = &ring->adapter->hw;
3313 if ((ring->adapter->itr_setting & 3) && ring->set_itr) {
3314 switch (hw->mac.type) {
3315 case e1000_82576:
3316 wr32(ring->itr_register,
3317 ring->itr_val |
3318 0x80000000);
3319 break;
3320 default:
3321 wr32(ring->itr_register,
3322 ring->itr_val |
3323 (ring->itr_val << 16));
3324 break;
3325 }
3326 ring->set_itr = 0;
3327 }
3328}
3329
9d5c8243
AK		 3330static irqreturn_t igb_msix_rx(int irq, void *data)
3331{
3332 struct igb_ring *rx_ring = data;
3333 struct igb_adapter *adapter = rx_ring->adapter;
9d5c8243 3334
844290e5
PW		 3335 /* Write the ITR value calculated at the end of the
3336 * previous interrupt.
3337 */
9d5c8243 3338
6eb5a7f1 3339 igb_write_itr(rx_ring);
9d5c8243 3340
844290e5
PW		 3341 if (netif_rx_schedule_prep(adapter->netdev, &rx_ring->napi))
3342 __netif_rx_schedule(adapter->netdev, &rx_ring->napi);
3343
421e02f0 3344#ifdef CONFIG_IGB_DCA
7dfc16fa 3345 if (adapter->flags & IGB_FLAG_DCA_ENABLED)
fe4506b6
JC		 3346 igb_update_rx_dca(rx_ring);
3347#endif
3348 return IRQ_HANDLED;
3349}
3350
421e02f0 3351#ifdef CONFIG_IGB_DCA
fe4506b6
JC		 3352static void igb_update_rx_dca(struct igb_ring *rx_ring)
3353{
3354 u32 dca_rxctrl;
3355 struct igb_adapter *adapter = rx_ring->adapter;
3356 struct e1000_hw *hw = &adapter->hw;
3357 int cpu = get_cpu();
3358 int q = rx_ring - adapter->rx_ring;
3359
3360 if (rx_ring->cpu != cpu) {
3361 dca_rxctrl = rd32(E1000_DCA_RXCTRL(q));
2d064c06
AD		 3362 if (hw->mac.type == e1000_82576) {
3363 dca_rxctrl &= ~E1000_DCA_RXCTRL_CPUID_MASK_82576;
3364 dca_rxctrl |= dca_get_tag(cpu) <<
3365 E1000_DCA_RXCTRL_CPUID_SHIFT;
3366 } else {
3367 dca_rxctrl &= ~E1000_DCA_RXCTRL_CPUID_MASK;
3368 dca_rxctrl |= dca_get_tag(cpu);
3369 }
fe4506b6
JC		 3370 dca_rxctrl |= E1000_DCA_RXCTRL_DESC_DCA_EN;
3371 dca_rxctrl |= E1000_DCA_RXCTRL_HEAD_DCA_EN;
3372 dca_rxctrl |= E1000_DCA_RXCTRL_DATA_DCA_EN;
3373 wr32(E1000_DCA_RXCTRL(q), dca_rxctrl);
3374 rx_ring->cpu = cpu;
3375 }
3376 put_cpu();
3377}
3378
3379static void igb_update_tx_dca(struct igb_ring *tx_ring)
3380{
3381 u32 dca_txctrl;
3382 struct igb_adapter *adapter = tx_ring->adapter;
3383 struct e1000_hw *hw = &adapter->hw;
3384 int cpu = get_cpu();
3385 int q = tx_ring - adapter->tx_ring;
3386
3387 if (tx_ring->cpu != cpu) {
3388 dca_txctrl = rd32(E1000_DCA_TXCTRL(q));
2d064c06
AD		 3389 if (hw->mac.type == e1000_82576) {
3390 dca_txctrl &= ~E1000_DCA_TXCTRL_CPUID_MASK_82576;
3391 dca_txctrl |= dca_get_tag(cpu) <<
3392 E1000_DCA_TXCTRL_CPUID_SHIFT;
3393 } else {
3394 dca_txctrl &= ~E1000_DCA_TXCTRL_CPUID_MASK;
3395 dca_txctrl |= dca_get_tag(cpu);
3396 }
fe4506b6
JC		 3397 dca_txctrl |= E1000_DCA_TXCTRL_DESC_DCA_EN;
3398 wr32(E1000_DCA_TXCTRL(q), dca_txctrl);
3399 tx_ring->cpu = cpu;
3400 }
3401 put_cpu();
3402}
3403
3404static void igb_setup_dca(struct igb_adapter *adapter)
3405{
3406 int i;
3407
7dfc16fa 3408 if (!(adapter->flags & IGB_FLAG_DCA_ENABLED))
fe4506b6
JC		 3409 return;
3410
3411 for (i = 0; i < adapter->num_tx_queues; i++) {
3412 adapter->tx_ring[i].cpu = -1;
3413 igb_update_tx_dca(&adapter->tx_ring[i]);
3414 }
3415 for (i = 0; i < adapter->num_rx_queues; i++) {
3416 adapter->rx_ring[i].cpu = -1;
3417 igb_update_rx_dca(&adapter->rx_ring[i]);
3418 }
3419}
3420
3421static int __igb_notify_dca(struct device *dev, void *data)
3422{
3423 struct net_device *netdev = dev_get_drvdata(dev);
3424 struct igb_adapter *adapter = netdev_priv(netdev);
3425 struct e1000_hw *hw = &adapter->hw;
3426 unsigned long event = *(unsigned long *)data;
3427
7dfc16fa
AD		 3428 if (!(adapter->flags & IGB_FLAG_HAS_DCA))
3429 goto out;
3430
fe4506b6
JC		 3431 switch (event) {
3432 case DCA_PROVIDER_ADD:
3433 /* if already enabled, don't do it again */
7dfc16fa 3434 if (adapter->flags & IGB_FLAG_DCA_ENABLED)
fe4506b6 3435 break;
7dfc16fa 3436 adapter->flags |= IGB_FLAG_DCA_ENABLED;
fe4506b6
JC		 3437 /* Always use CB2 mode, difference is masked
3438 * in the CB driver. */
3439 wr32(E1000_DCA_CTRL, 2);
3440 if (dca_add_requester(dev) == 0) {
3441 dev_info(&adapter->pdev->dev, "DCA enabled\n");
3442 igb_setup_dca(adapter);
3443 break;
3444 }
3445 /* Fall Through since DCA is disabled. */
3446 case DCA_PROVIDER_REMOVE:
7dfc16fa 3447 if (adapter->flags & IGB_FLAG_DCA_ENABLED) {
fe4506b6
JC		 3448 /* without this a class_device is left
3449 * hanging around in the sysfs model */
3450 dca_remove_requester(dev);
3451 dev_info(&adapter->pdev->dev, "DCA disabled\n");
7dfc16fa 3452 adapter->flags &= ~IGB_FLAG_DCA_ENABLED;
fe4506b6
JC		 3453 wr32(E1000_DCA_CTRL, 1);
3454 }
3455 break;
3456 }
7dfc16fa 3457out:
fe4506b6 3458 return 0;
9d5c8243
AK		 3459}
3460
fe4506b6
JC		 3461static int igb_notify_dca(struct notifier_block *nb, unsigned long event,
3462 void *p)
3463{
3464 int ret_val;
3465
3466 ret_val = driver_for_each_device(&igb_driver.driver, NULL, &event,
3467 __igb_notify_dca);
3468
3469 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
3470}
421e02f0 3471#endif /* CONFIG_IGB_DCA */
9d5c8243
AK		 3472
3473/**
3474 * igb_intr_msi - Interrupt Handler
3475 * @irq: interrupt number
3476 * @data: pointer to a network interface device structure
3477 **/
3478static irqreturn_t igb_intr_msi(int irq, void *data)
3479{
3480 struct net_device *netdev = data;
3481 struct igb_adapter *adapter = netdev_priv(netdev);
9d5c8243
AK		 3482 struct e1000_hw *hw = &adapter->hw;
3483 /* read ICR disables interrupts using IAM */
3484 u32 icr = rd32(E1000_ICR);
3485
6eb5a7f1 3486 igb_write_itr(adapter->rx_ring);
9d5c8243 3487
9d5c8243
AK		 3488 if (icr & (E1000_ICR_RXSEQ | E1000_ICR_LSC)) {
3489 hw->mac.get_link_status = 1;
3490 if (!test_bit(__IGB_DOWN, &adapter->state))
3491 mod_timer(&adapter->watchdog_timer, jiffies + 1);
3492 }
3493
844290e5 3494 netif_rx_schedule(netdev, &adapter->rx_ring[0].napi);
9d5c8243
AK		 3495
3496 return IRQ_HANDLED;
3497}
3498
3499/**
3500 * igb_intr - Interrupt Handler
3501 * @irq: interrupt number
3502 * @data: pointer to a network interface device structure
3503 **/
3504static irqreturn_t igb_intr(int irq, void *data)
3505{
3506 struct net_device *netdev = data;
3507 struct igb_adapter *adapter = netdev_priv(netdev);
9d5c8243
AK		 3508 struct e1000_hw *hw = &adapter->hw;
3509 /* Interrupt Auto-Mask...upon reading ICR, interrupts are masked. No
3510 * need for the IMC write */
3511 u32 icr = rd32(E1000_ICR);
3512 u32 eicr = 0;
3513 if (!icr)
3514 return IRQ_NONE; /* Not our interrupt */
3515
6eb5a7f1 3516 igb_write_itr(adapter->rx_ring);
9d5c8243
AK		 3517
3518 /* IMS will not auto-mask if INT_ASSERTED is not set, and if it is
3519 * not set, then the adapter didn't send an interrupt */
3520 if (!(icr & E1000_ICR_INT_ASSERTED))
3521 return IRQ_NONE;
3522
3523 eicr = rd32(E1000_EICR);
3524
3525 if (icr & (E1000_ICR_RXSEQ | E1000_ICR_LSC)) {
3526 hw->mac.get_link_status = 1;
3527 /* guard against interrupt when we're going down */
3528 if (!test_bit(__IGB_DOWN, &adapter->state))
3529 mod_timer(&adapter->watchdog_timer, jiffies + 1);
3530 }
3531
844290e5 3532 netif_rx_schedule(netdev, &adapter->rx_ring[0].napi);
9d5c8243
AK		 3533
3534 return IRQ_HANDLED;
3535}
3536
3537/**
661086df
PWJ		 3538 * igb_poll - NAPI Rx polling callback
3539 * @napi: napi polling structure
3540 * @budget: count of how many packets we should handle
9d5c8243 3541 **/
661086df 3542static int igb_poll(struct napi_struct *napi, int budget)
9d5c8243 3543{
661086df
PWJ		 3544 struct igb_ring *rx_ring = container_of(napi, struct igb_ring, napi);
3545 struct igb_adapter *adapter = rx_ring->adapter;
9d5c8243 3546 struct net_device *netdev = adapter->netdev;
661086df 3547 int tx_clean_complete, work_done = 0;
9d5c8243 3548
661086df 3549 /* this poll routine only supports one tx and one rx queue */
421e02f0 3550#ifdef CONFIG_IGB_DCA
7dfc16fa 3551 if (adapter->flags & IGB_FLAG_DCA_ENABLED)
fe4506b6
JC		 3552 igb_update_tx_dca(&adapter->tx_ring[0]);
3553#endif
661086df 3554 tx_clean_complete = igb_clean_tx_irq(&adapter->tx_ring[0]);
fe4506b6 3555
421e02f0 3556#ifdef CONFIG_IGB_DCA
7dfc16fa 3557 if (adapter->flags & IGB_FLAG_DCA_ENABLED)
fe4506b6
JC		 3558 igb_update_rx_dca(&adapter->rx_ring[0]);
3559#endif
661086df 3560 igb_clean_rx_irq_adv(&adapter->rx_ring[0], &work_done, budget);
9d5c8243
AK		 3561
3562 /* If no Tx and not enough Rx work done, exit the polling mode */
3563 if ((tx_clean_complete && (work_done < budget)) ||
3564 !netif_running(netdev)) {
9d5c8243 3565 if (adapter->itr_setting & 3)
6eb5a7f1 3566 igb_set_itr(adapter);
9d5c8243
AK		 3567 netif_rx_complete(netdev, napi);
3568 if (!test_bit(__IGB_DOWN, &adapter->state))
3569 igb_irq_enable(adapter);
3570 return 0;
3571 }
3572
3573 return 1;
3574}
3575
3576static int igb_clean_rx_ring_msix(struct napi_struct *napi, int budget)
3577{
3578 struct igb_ring *rx_ring = container_of(napi, struct igb_ring, napi);
3579 struct igb_adapter *adapter = rx_ring->adapter;
3580 struct e1000_hw *hw = &adapter->hw;
3581 struct net_device *netdev = adapter->netdev;
3582 int work_done = 0;
3583
421e02f0 3584#ifdef CONFIG_IGB_DCA
7dfc16fa 3585 if (adapter->flags & IGB_FLAG_DCA_ENABLED)
fe4506b6
JC		 3586 igb_update_rx_dca(rx_ring);
3587#endif
3b644cf6 3588 igb_clean_rx_irq_adv(rx_ring, &work_done, budget);
9d5c8243
AK		 3589
3590
3591 /* If not enough Rx work done, exit the polling mode */
3592 if ((work_done == 0) || !netif_running(netdev)) {
9d5c8243
AK		 3593 netif_rx_complete(netdev, napi);
3594
6eb5a7f1
AD		 3595 if (adapter->itr_setting & 3) {
3596 if (adapter->num_rx_queues == 1)
3597 igb_set_itr(adapter);
3598 else
3599 igb_update_ring_itr(rx_ring);
9d5c8243 3600 }
844290e5
PW		 3601
3602 if (!test_bit(__IGB_DOWN, &adapter->state))
3603 wr32(E1000_EIMS, rx_ring->eims_value);
3604
9d5c8243
AK		 3605 return 0;
3606 }
3607
3608 return 1;
3609}
6d8126f9
AV		 3610
3611static inline u32 get_head(struct igb_ring *tx_ring)
3612{
3613 void *end = (struct e1000_tx_desc *)tx_ring->desc + tx_ring->count;
3614 return le32_to_cpu(*(volatile __le32 *)end);
3615}
3616
9d5c8243
AK		 3617/**
3618 * igb_clean_tx_irq - Reclaim resources after transmit completes
3619 * @adapter: board private structure
3620 * returns true if ring is completely cleaned
3621 **/
3b644cf6 3622static bool igb_clean_tx_irq(struct igb_ring *tx_ring)
9d5c8243 3623{
3b644cf6 3624 struct igb_adapter *adapter = tx_ring->adapter;
9d5c8243 3625 struct e1000_hw *hw = &adapter->hw;
3b644cf6 3626 struct net_device *netdev = adapter->netdev;
9d5c8243
AK		 3627 struct e1000_tx_desc *tx_desc;
3628 struct igb_buffer *buffer_info;
3629 struct sk_buff *skb;
3630 unsigned int i;
3631 u32 head, oldhead;
3632 unsigned int count = 0;
9d5c8243 3633 unsigned int total_bytes = 0, total_packets = 0;
fc7d345d 3634 bool retval = true;
9d5c8243
AK		 3635
3636 rmb();
6d8126f9 3637 head = get_head(tx_ring);
9d5c8243
AK		 3638 i = tx_ring->next_to_clean;
3639 while (1) {
3640 while (i != head) {
9d5c8243
AK		 3641 tx_desc = E1000_TX_DESC(*tx_ring, i);
3642 buffer_info = &tx_ring->buffer_info[i];
3643 skb = buffer_info->skb;
3644
3645 if (skb) {
3646 unsigned int segs, bytecount;
3647 /* gso_segs is currently only valid for tcp */
3648 segs = skb_shinfo(skb)->gso_segs ?: 1;
3649 /* multiply data chunks by size of headers */
3650 bytecount = ((segs - 1) * skb_headlen(skb)) +
3651 skb->len;
3652 total_packets += segs;
3653 total_bytes += bytecount;
3654 }
3655
3656 igb_unmap_and_free_tx_resource(adapter, buffer_info);
9d5c8243
AK		 3657
3658 i++;
3659 if (i == tx_ring->count)
3660 i = 0;
3661
3662 count++;
3663 if (count == IGB_MAX_TX_CLEAN) {
3664 retval = false;
3665 goto done_cleaning;
3666 }
3667 }
3668 oldhead = head;
3669 rmb();
6d8126f9 3670 head = get_head(tx_ring);
9d5c8243
AK		 3671 if (head == oldhead)
3672 goto done_cleaning;
3673 } /* while (1) */
3674
3675done_cleaning:
3676 tx_ring->next_to_clean = i;
3677
fc7d345d 3678 if (unlikely(count &&
9d5c8243
AK		 3679 netif_carrier_ok(netdev) &&
3680 IGB_DESC_UNUSED(tx_ring) >= IGB_TX_QUEUE_WAKE)) {
3681 /* Make sure that anybody stopping the queue after this
3682 * sees the new next_to_clean.
3683 */
3684 smp_mb();
661086df
PWJ		 3685 if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) &&
3686 !(test_bit(__IGB_DOWN, &adapter->state))) {
3687 netif_wake_subqueue(netdev, tx_ring->queue_index);
3688 ++adapter->restart_queue;
3689 }
9d5c8243
AK		 3690 }
3691
3692 if (tx_ring->detect_tx_hung) {
3693 /* Detect a transmit hang in hardware, this serializes the
3694 * check with the clearing of time_stamp and movement of i */
3695 tx_ring->detect_tx_hung = false;
3696 if (tx_ring->buffer_info[i].time_stamp &&
3697 time_after(jiffies, tx_ring->buffer_info[i].time_stamp +
3698 (adapter->tx_timeout_factor * HZ))
3699 && !(rd32(E1000_STATUS) &
3700 E1000_STATUS_TXOFF)) {
3701
3702 tx_desc = E1000_TX_DESC(*tx_ring, i);
3703 /* detected Tx unit hang */
3704 dev_err(&adapter->pdev->dev,
3705 "Detected Tx Unit Hang\n"
2d064c06 3706 " Tx Queue <%d>\n"
9d5c8243
AK		 3707 " TDH <%x>\n"
3708 " TDT <%x>\n"
3709 " next_to_use <%x>\n"
3710 " next_to_clean <%x>\n"
3711 " head (WB) <%x>\n"
3712 "buffer_info[next_to_clean]\n"
3713 " time_stamp <%lx>\n"
3714 " jiffies <%lx>\n"
3715 " desc.status <%x>\n",
2d064c06 3716 tx_ring->queue_index,
9d5c8243
AK		 3717 readl(adapter->hw.hw_addr + tx_ring->head),
3718 readl(adapter->hw.hw_addr + tx_ring->tail),
3719 tx_ring->next_to_use,
3720 tx_ring->next_to_clean,
3721 head,
3722 tx_ring->buffer_info[i].time_stamp,
3723 jiffies,
3724 tx_desc->upper.fields.status);
661086df 3725 netif_stop_subqueue(netdev, tx_ring->queue_index);
9d5c8243
AK		 3726 }
3727 }
3728 tx_ring->total_bytes += total_bytes;
3729 tx_ring->total_packets += total_packets;
e21ed353
AD		 3730 tx_ring->tx_stats.bytes += total_bytes;
3731 tx_ring->tx_stats.packets += total_packets;
9d5c8243
AK		 3732 adapter->net_stats.tx_bytes += total_bytes;
3733 adapter->net_stats.tx_packets += total_packets;
3734 return retval;
3735}
3736
d3352520
AD		 3737#ifdef CONFIG_IGB_LRO
3738 /**
3739 * igb_get_skb_hdr - helper function for LRO header processing
3740 * @skb: pointer to sk_buff to be added to LRO packet
3741 * @iphdr: pointer to ip header structure
3742 * @tcph: pointer to tcp header structure
3743 * @hdr_flags: pointer to header flags
3744 * @priv: pointer to the receive descriptor for the current sk_buff
3745 **/
3746static int igb_get_skb_hdr(struct sk_buff *skb, void **iphdr, void **tcph,
3747 u64 *hdr_flags, void *priv)
3748{
3749 union e1000_adv_rx_desc *rx_desc = priv;
3750 u16 pkt_type = rx_desc->wb.lower.lo_dword.pkt_info &
3751 (E1000_RXDADV_PKTTYPE_IPV4 | E1000_RXDADV_PKTTYPE_TCP);
3752
3753 /* Verify that this is a valid IPv4 TCP packet */
3754 if (pkt_type != (E1000_RXDADV_PKTTYPE_IPV4 |
3755 E1000_RXDADV_PKTTYPE_TCP))
3756 return -1;
3757
3758 /* Set network headers */
3759 skb_reset_network_header(skb);
3760 skb_set_transport_header(skb, ip_hdrlen(skb));
3761 *iphdr = ip_hdr(skb);
3762 *tcph = tcp_hdr(skb);
3763 *hdr_flags = LRO_IPV4 | LRO_TCP;
3764
3765 return 0;
3766
3767}
3768#endif /* CONFIG_IGB_LRO */
9d5c8243
AK		 3769
3770/**
3771 * igb_receive_skb - helper function to handle rx indications
d3352520 3772 * @ring: pointer to receive ring receving this packet
9d5c8243
AK		 3773 * @status: descriptor status field as written by hardware
3774 * @vlan: descriptor vlan field as written by hardware (no le/be conversion)
3775 * @skb: pointer to sk_buff to be indicated to stack
3776 **/
d3352520
AD		 3777static void igb_receive_skb(struct igb_ring *ring, u8 status,
3778 union e1000_adv_rx_desc * rx_desc,
3779 struct sk_buff *skb)
3780{
3781 struct igb_adapter * adapter = ring->adapter;
3782 bool vlan_extracted = (adapter->vlgrp && (status & E1000_RXD_STAT_VP));
3783
3784#ifdef CONFIG_IGB_LRO
3785 if (adapter->netdev->features & NETIF_F_LRO &&
3786 skb->ip_summed == CHECKSUM_UNNECESSARY) {
3787 if (vlan_extracted)
3788 lro_vlan_hwaccel_receive_skb(&ring->lro_mgr, skb,
3789 adapter->vlgrp,
3790 le16_to_cpu(rx_desc->wb.upper.vlan),
3791 rx_desc);
3792 else
3793 lro_receive_skb(&ring->lro_mgr,skb, rx_desc);
3794 ring->lro_used = 1;
3795 } else {
3796#endif
3797 if (vlan_extracted)
3798 vlan_hwaccel_receive_skb(skb, adapter->vlgrp,
3799 le16_to_cpu(rx_desc->wb.upper.vlan));
3800 else
3801
3802 netif_receive_skb(skb);
3803#ifdef CONFIG_IGB_LRO
3804 }
3805#endif
9d5c8243
AK		 3806}
3807
3808
3809static inline void igb_rx_checksum_adv(struct igb_adapter *adapter,
3810 u32 status_err, struct sk_buff *skb)
3811{
3812 skb->ip_summed = CHECKSUM_NONE;
3813
3814 /* Ignore Checksum bit is set or checksum is disabled through ethtool */
3815 if ((status_err & E1000_RXD_STAT_IXSM) || !adapter->rx_csum)
3816 return;
3817 /* TCP/UDP checksum error bit is set */
3818 if (status_err &
3819 (E1000_RXDEXT_STATERR_TCPE | E1000_RXDEXT_STATERR_IPE)) {
3820 /* let the stack verify checksum errors */
3821 adapter->hw_csum_err++;
3822 return;
3823 }
3824 /* It must be a TCP or UDP packet with a valid checksum */
3825 if (status_err & (E1000_RXD_STAT_TCPCS | E1000_RXD_STAT_UDPCS))
3826 skb->ip_summed = CHECKSUM_UNNECESSARY;
3827
3828 adapter->hw_csum_good++;
3829}
3830
3b644cf6
MW		 3831static bool igb_clean_rx_irq_adv(struct igb_ring *rx_ring,
3832 int *work_done, int budget)
9d5c8243 3833{
3b644cf6 3834 struct igb_adapter *adapter = rx_ring->adapter;
9d5c8243
AK		 3835 struct net_device *netdev = adapter->netdev;
3836 struct pci_dev *pdev = adapter->pdev;
3837 union e1000_adv_rx_desc *rx_desc , *next_rxd;
3838 struct igb_buffer *buffer_info , *next_buffer;
3839 struct sk_buff *skb;
bf36c1a0 3840 unsigned int i;
9d5c8243
AK		 3841 u32 length, hlen, staterr;
3842 bool cleaned = false;
3843 int cleaned_count = 0;
3844 unsigned int total_bytes = 0, total_packets = 0;
3845
3846 i = rx_ring->next_to_clean;
3847 rx_desc = E1000_RX_DESC_ADV(*rx_ring, i);
3848 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
3849
3850 while (staterr & E1000_RXD_STAT_DD) {
3851 if (*work_done >= budget)
3852 break;
3853 (*work_done)++;
3854 buffer_info = &rx_ring->buffer_info[i];
3855
3856 /* HW will not DMA in data larger than the given buffer, even
3857 * if it parses the (NFS, of course) header to be larger. In
3858 * that case, it fills the header buffer and spills the rest
3859 * into the page.
3860 */
7deb07b1
AV		 3861 hlen = (le16_to_cpu(rx_desc->wb.lower.lo_dword.hdr_info) &
3862 E1000_RXDADV_HDRBUFLEN_MASK) >> E1000_RXDADV_HDRBUFLEN_SHIFT;
9d5c8243
AK		 3863 if (hlen > adapter->rx_ps_hdr_size)
3864 hlen = adapter->rx_ps_hdr_size;
3865
3866 length = le16_to_cpu(rx_desc->wb.upper.length);
3867 cleaned = true;
3868 cleaned_count++;
3869
bf36c1a0
AD		 3870 skb = buffer_info->skb;
3871 prefetch(skb->data - NET_IP_ALIGN);
3872 buffer_info->skb = NULL;
3873 if (!adapter->rx_ps_hdr_size) {
3874 pci_unmap_single(pdev, buffer_info->dma,
3875 adapter->rx_buffer_len +
3876 NET_IP_ALIGN,
3877 PCI_DMA_FROMDEVICE);
3878 skb_put(skb, length);
3879 goto send_up;
9d5c8243
AK		 3880 }
3881
bf36c1a0
AD		 3882 if (!skb_shinfo(skb)->nr_frags) {
3883 pci_unmap_single(pdev, buffer_info->dma,
3884 adapter->rx_ps_hdr_size +
3885 NET_IP_ALIGN,
3886 PCI_DMA_FROMDEVICE);
3887 skb_put(skb, hlen);
3888 }
3889
3890 if (length) {
9d5c8243 3891 pci_unmap_page(pdev, buffer_info->page_dma,
bf36c1a0 3892 PAGE_SIZE / 2, PCI_DMA_FROMDEVICE);
9d5c8243 3893 buffer_info->page_dma = 0;
bf36c1a0
AD		 3894
3895 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags++,
3896 buffer_info->page,
3897 buffer_info->page_offset,
3898 length);
3899
3900 if ((adapter->rx_buffer_len > (PAGE_SIZE / 2)) ||
3901 (page_count(buffer_info->page) != 1))
3902 buffer_info->page = NULL;
3903 else
3904 get_page(buffer_info->page);
9d5c8243
AK		 3905
3906 skb->len += length;
3907 skb->data_len += length;
9d5c8243 3908
bf36c1a0 3909 skb->truesize += length;
9d5c8243
AK		 3910 }
3911send_up:
9d5c8243
AK		 3912 i++;
3913 if (i == rx_ring->count)
3914 i = 0;
3915 next_rxd = E1000_RX_DESC_ADV(*rx_ring, i);
3916 prefetch(next_rxd);
3917 next_buffer = &rx_ring->buffer_info[i];
3918
bf36c1a0 3919 if (!(staterr & E1000_RXD_STAT_EOP)) {
b2d56536
AD		 3920 buffer_info->skb = next_buffer->skb;
3921 buffer_info->dma = next_buffer->dma;
3922 next_buffer->skb = skb;
3923 next_buffer->dma = 0;
bf36c1a0
AD		 3924 goto next_desc;
3925 }
3926
9d5c8243
AK		 3927 if (staterr & E1000_RXDEXT_ERR_FRAME_ERR_MASK) {
3928 dev_kfree_skb_irq(skb);
3929 goto next_desc;
3930 }
9d5c8243
AK		 3931
3932 total_bytes += skb->len;
3933 total_packets++;
3934
3935 igb_rx_checksum_adv(adapter, staterr, skb);
3936
3937 skb->protocol = eth_type_trans(skb, netdev);
3938
d3352520 3939 igb_receive_skb(rx_ring, staterr, rx_desc, skb);
9d5c8243 3940
9d5c8243
AK		 3941next_desc:
3942 rx_desc->wb.upper.status_error = 0;
3943
3944 /* return some buffers to hardware, one at a time is too slow */
3945 if (cleaned_count >= IGB_RX_BUFFER_WRITE) {
3b644cf6 3946 igb_alloc_rx_buffers_adv(rx_ring, cleaned_count);
9d5c8243
AK		 3947 cleaned_count = 0;
3948 }
3949
3950 /* use prefetched values */
3951 rx_desc = next_rxd;
3952 buffer_info = next_buffer;
3953
3954 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
3955 }
bf36c1a0 3956
9d5c8243
AK		 3957 rx_ring->next_to_clean = i;
3958 cleaned_count = IGB_DESC_UNUSED(rx_ring);
3959
d3352520
AD		 3960#ifdef CONFIG_IGB_LRO
3961 if (rx_ring->lro_used) {
3962 lro_flush_all(&rx_ring->lro_mgr);
3963 rx_ring->lro_used = 0;
3964 }
3965#endif
3966
9d5c8243 3967 if (cleaned_count)
3b644cf6 3968 igb_alloc_rx_buffers_adv(rx_ring, cleaned_count);
9d5c8243
AK		 3969
3970 rx_ring->total_packets += total_packets;
3971 rx_ring->total_bytes += total_bytes;
3972 rx_ring->rx_stats.packets += total_packets;
3973 rx_ring->rx_stats.bytes += total_bytes;
3974 adapter->net_stats.rx_bytes += total_bytes;
3975 adapter->net_stats.rx_packets += total_packets;
3976 return cleaned;
3977}
3978
3979
3980/**
3981 * igb_alloc_rx_buffers_adv - Replace used receive buffers; packet split
3982 * @adapter: address of board private structure
3983 **/
3b644cf6 3984static void igb_alloc_rx_buffers_adv(struct igb_ring *rx_ring,
9d5c8243
AK		 3985 int cleaned_count)
3986{
3b644cf6 3987 struct igb_adapter *adapter = rx_ring->adapter;
9d5c8243
AK		 3988 struct net_device *netdev = adapter->netdev;
3989 struct pci_dev *pdev = adapter->pdev;
3990 union e1000_adv_rx_desc *rx_desc;
3991 struct igb_buffer *buffer_info;
3992 struct sk_buff *skb;
3993 unsigned int i;
3994
3995 i = rx_ring->next_to_use;
3996 buffer_info = &rx_ring->buffer_info[i];
3997
3998 while (cleaned_count--) {
3999 rx_desc = E1000_RX_DESC_ADV(*rx_ring, i);
4000
bf36c1a0 4001 if (adapter->rx_ps_hdr_size && !buffer_info->page_dma) {
9d5c8243 4002 if (!buffer_info->page) {
bf36c1a0
AD		 4003 buffer_info->page = alloc_page(GFP_ATOMIC);
4004 if (!buffer_info->page) {
4005 adapter->alloc_rx_buff_failed++;
4006 goto no_buffers;
4007 }
4008 buffer_info->page_offset = 0;
4009 } else {
4010 buffer_info->page_offset ^= PAGE_SIZE / 2;
9d5c8243
AK		 4011 }
4012 buffer_info->page_dma =
4013 pci_map_page(pdev,
4014 buffer_info->page,
bf36c1a0
AD		 4015 buffer_info->page_offset,
4016 PAGE_SIZE / 2,
9d5c8243
AK		 4017 PCI_DMA_FROMDEVICE);
4018 }
4019
4020 if (!buffer_info->skb) {
4021 int bufsz;
4022
4023 if (adapter->rx_ps_hdr_size)
4024 bufsz = adapter->rx_ps_hdr_size;
4025 else
4026 bufsz = adapter->rx_buffer_len;
4027 bufsz += NET_IP_ALIGN;
4028 skb = netdev_alloc_skb(netdev, bufsz);
4029
4030 if (!skb) {
4031 adapter->alloc_rx_buff_failed++;
4032 goto no_buffers;
4033 }
4034
4035 /* Make buffer alignment 2 beyond a 16 byte boundary
4036 * this will result in a 16 byte aligned IP header after
4037 * the 14 byte MAC header is removed
4038 */
4039 skb_reserve(skb, NET_IP_ALIGN);
4040
4041 buffer_info->skb = skb;
4042 buffer_info->dma = pci_map_single(pdev, skb->data,
4043 bufsz,
4044 PCI_DMA_FROMDEVICE);
4045
4046 }
4047 /* Refresh the desc even if buffer_addrs didn't change because
4048 * each write-back erases this info. */
4049 if (adapter->rx_ps_hdr_size) {
4050 rx_desc->read.pkt_addr =
4051 cpu_to_le64(buffer_info->page_dma);
4052 rx_desc->read.hdr_addr = cpu_to_le64(buffer_info->dma);
4053 } else {
4054 rx_desc->read.pkt_addr =
4055 cpu_to_le64(buffer_info->dma);
4056 rx_desc->read.hdr_addr = 0;
4057 }
4058
4059 i++;
4060 if (i == rx_ring->count)
4061 i = 0;
4062 buffer_info = &rx_ring->buffer_info[i];
4063 }
4064
4065no_buffers:
4066 if (rx_ring->next_to_use != i) {
4067 rx_ring->next_to_use = i;
4068 if (i == 0)
4069 i = (rx_ring->count - 1);
4070 else
4071 i--;
4072
4073 /* Force memory writes to complete before letting h/w
4074 * know there are new descriptors to fetch. (Only
4075 * applicable for weak-ordered memory model archs,
4076 * such as IA-64). */
4077 wmb();
4078 writel(i, adapter->hw.hw_addr + rx_ring->tail);
4079 }
4080}
4081
4082/**
4083 * igb_mii_ioctl -
4084 * @netdev:
4085 * @ifreq:
4086 * @cmd:
4087 **/
4088static int igb_mii_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
4089{
4090 struct igb_adapter *adapter = netdev_priv(netdev);
4091 struct mii_ioctl_data *data = if_mii(ifr);
4092
4093 if (adapter->hw.phy.media_type != e1000_media_type_copper)
4094 return -EOPNOTSUPP;
4095
4096 switch (cmd) {
4097 case SIOCGMIIPHY:
4098 data->phy_id = adapter->hw.phy.addr;
4099 break;
4100 case SIOCGMIIREG:
4101 if (!capable(CAP_NET_ADMIN))
4102 return -EPERM;
f5f4cf08
AD		 4103 if (igb_read_phy_reg(&adapter->hw, data->reg_num & 0x1F,
4104 &data->val_out))
9d5c8243
AK		 4105 return -EIO;
4106 break;
4107 case SIOCSMIIREG:
4108 default:
4109 return -EOPNOTSUPP;
4110 }
4111 return 0;
4112}
4113
4114/**
4115 * igb_ioctl -
4116 * @netdev:
4117 * @ifreq:
4118 * @cmd:
4119 **/
4120static int igb_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
4121{
4122 switch (cmd) {
4123 case SIOCGMIIPHY:
4124 case SIOCGMIIREG:
4125 case SIOCSMIIREG:
4126 return igb_mii_ioctl(netdev, ifr, cmd);
4127 default:
4128 return -EOPNOTSUPP;
4129 }
4130}
4131
4132static void igb_vlan_rx_register(struct net_device *netdev,
4133 struct vlan_group *grp)
4134{
4135 struct igb_adapter *adapter = netdev_priv(netdev);
4136 struct e1000_hw *hw = &adapter->hw;
4137 u32 ctrl, rctl;
4138
4139 igb_irq_disable(adapter);
4140 adapter->vlgrp = grp;
4141
4142 if (grp) {
4143 /* enable VLAN tag insert/strip */
4144 ctrl = rd32(E1000_CTRL);
4145 ctrl |= E1000_CTRL_VME;
4146 wr32(E1000_CTRL, ctrl);
4147
4148 /* enable VLAN receive filtering */
4149 rctl = rd32(E1000_RCTL);
9d5c8243
AK		 4150 rctl &= ~E1000_RCTL_CFIEN;
4151 wr32(E1000_RCTL, rctl);
4152 igb_update_mng_vlan(adapter);
4153 wr32(E1000_RLPML,
4154 adapter->max_frame_size + VLAN_TAG_SIZE);
4155 } else {
4156 /* disable VLAN tag insert/strip */
4157 ctrl = rd32(E1000_CTRL);
4158 ctrl &= ~E1000_CTRL_VME;
4159 wr32(E1000_CTRL, ctrl);
4160
9d5c8243
AK		 4161 if (adapter->mng_vlan_id != (u16)IGB_MNG_VLAN_NONE) {
4162 igb_vlan_rx_kill_vid(netdev, adapter->mng_vlan_id);
4163 adapter->mng_vlan_id = IGB_MNG_VLAN_NONE;
4164 }
4165 wr32(E1000_RLPML,
4166 adapter->max_frame_size);
4167 }
4168
4169 if (!test_bit(__IGB_DOWN, &adapter->state))
4170 igb_irq_enable(adapter);
4171}
4172
4173static void igb_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
4174{
4175 struct igb_adapter *adapter = netdev_priv(netdev);
4176 struct e1000_hw *hw = &adapter->hw;
4177 u32 vfta, index;
4178
4179 if ((adapter->hw.mng_cookie.status &
4180 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
4181 (vid == adapter->mng_vlan_id))
4182 return;
4183 /* add VID to filter table */
4184 index = (vid >> 5) & 0x7F;
4185 vfta = array_rd32(E1000_VFTA, index);
4186 vfta |= (1 << (vid & 0x1F));
4187 igb_write_vfta(&adapter->hw, index, vfta);
4188}
4189
4190static void igb_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
4191{
4192 struct igb_adapter *adapter = netdev_priv(netdev);
4193 struct e1000_hw *hw = &adapter->hw;
4194 u32 vfta, index;
4195
4196 igb_irq_disable(adapter);
4197 vlan_group_set_device(adapter->vlgrp, vid, NULL);
4198
4199 if (!test_bit(__IGB_DOWN, &adapter->state))
4200 igb_irq_enable(adapter);
4201
4202 if ((adapter->hw.mng_cookie.status &
4203 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
4204 (vid == adapter->mng_vlan_id)) {
4205 /* release control to f/w */
4206 igb_release_hw_control(adapter);
4207 return;
4208 }
4209
4210 /* remove VID from filter table */
4211 index = (vid >> 5) & 0x7F;
4212 vfta = array_rd32(E1000_VFTA, index);
4213 vfta &= ~(1 << (vid & 0x1F));
4214 igb_write_vfta(&adapter->hw, index, vfta);
4215}
4216
4217static void igb_restore_vlan(struct igb_adapter *adapter)
4218{
4219 igb_vlan_rx_register(adapter->netdev, adapter->vlgrp);
4220
4221 if (adapter->vlgrp) {
4222 u16 vid;
4223 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
4224 if (!vlan_group_get_device(adapter->vlgrp, vid))
4225 continue;
4226 igb_vlan_rx_add_vid(adapter->netdev, vid);
4227 }
4228 }
4229}
4230
4231int igb_set_spd_dplx(struct igb_adapter *adapter, u16 spddplx)
4232{
4233 struct e1000_mac_info *mac = &adapter->hw.mac;
4234
4235 mac->autoneg = 0;
4236
4237 /* Fiber NICs only allow 1000 gbps Full duplex */
4238 if ((adapter->hw.phy.media_type == e1000_media_type_fiber) &&
4239 spddplx != (SPEED_1000 + DUPLEX_FULL)) {
4240 dev_err(&adapter->pdev->dev,
4241 "Unsupported Speed/Duplex configuration\n");
4242 return -EINVAL;
4243 }
4244
4245 switch (spddplx) {
4246 case SPEED_10 + DUPLEX_HALF:
4247 mac->forced_speed_duplex = ADVERTISE_10_HALF;
4248 break;
4249 case SPEED_10 + DUPLEX_FULL:
4250 mac->forced_speed_duplex = ADVERTISE_10_FULL;
4251 break;
4252 case SPEED_100 + DUPLEX_HALF:
4253 mac->forced_speed_duplex = ADVERTISE_100_HALF;
4254 break;
4255 case SPEED_100 + DUPLEX_FULL:
4256 mac->forced_speed_duplex = ADVERTISE_100_FULL;
4257 break;
4258 case SPEED_1000 + DUPLEX_FULL:
4259 mac->autoneg = 1;
4260 adapter->hw.phy.autoneg_advertised = ADVERTISE_1000_FULL;
4261 break;
4262 case SPEED_1000 + DUPLEX_HALF: /* not supported */
4263 default:
4264 dev_err(&adapter->pdev->dev,
4265 "Unsupported Speed/Duplex configuration\n");
4266 return -EINVAL;
4267 }
4268 return 0;
4269}
4270
4271
4272static int igb_suspend(struct pci_dev *pdev, pm_message_t state)
4273{
4274 struct net_device *netdev = pci_get_drvdata(pdev);
4275 struct igb_adapter *adapter = netdev_priv(netdev);
4276 struct e1000_hw *hw = &adapter->hw;
2d064c06 4277 u32 ctrl, rctl, status;
9d5c8243
AK		 4278 u32 wufc = adapter->wol;
4279#ifdef CONFIG_PM
4280 int retval = 0;
4281#endif
4282
4283 netif_device_detach(netdev);
4284
a88f10ec
AD		 4285 if (netif_running(netdev))
4286 igb_close(netdev);
4287
4288 igb_reset_interrupt_capability(adapter);
4289
4290 igb_free_queues(adapter);
9d5c8243
AK		 4291
4292#ifdef CONFIG_PM
4293 retval = pci_save_state(pdev);
4294 if (retval)
4295 return retval;
4296#endif
4297
4298 status = rd32(E1000_STATUS);
4299 if (status & E1000_STATUS_LU)
4300 wufc &= ~E1000_WUFC_LNKC;
4301
4302 if (wufc) {
4303 igb_setup_rctl(adapter);
4304 igb_set_multi(netdev);
4305
4306 /* turn on all-multi mode if wake on multicast is enabled */
4307 if (wufc & E1000_WUFC_MC) {
4308 rctl = rd32(E1000_RCTL);
4309 rctl |= E1000_RCTL_MPE;
4310 wr32(E1000_RCTL, rctl);
4311 }
4312
4313 ctrl = rd32(E1000_CTRL);
4314 /* advertise wake from D3Cold */
4315 #define E1000_CTRL_ADVD3WUC 0x00100000
4316 /* phy power management enable */
4317 #define E1000_CTRL_EN_PHY_PWR_MGMT 0x00200000
4318 ctrl |= E1000_CTRL_ADVD3WUC;
4319 wr32(E1000_CTRL, ctrl);
4320
9d5c8243
AK		 4321 /* Allow time for pending master requests to run */
4322 igb_disable_pcie_master(&adapter->hw);
4323
4324 wr32(E1000_WUC, E1000_WUC_PME_EN);
4325 wr32(E1000_WUFC, wufc);
9d5c8243
AK		 4326 } else {
4327 wr32(E1000_WUC, 0);
4328 wr32(E1000_WUFC, 0);
9d5c8243
AK		 4329 }
4330
2d064c06
AD		 4331 /* make sure adapter isn't asleep if manageability/wol is enabled */
4332 if (wufc || adapter->en_mng_pt) {
9d5c8243
AK		 4333 pci_enable_wake(pdev, PCI_D3hot, 1);
4334 pci_enable_wake(pdev, PCI_D3cold, 1);
2d064c06
AD		 4335 } else {
4336 igb_shutdown_fiber_serdes_link_82575(hw);
4337 pci_enable_wake(pdev, PCI_D3hot, 0);
4338 pci_enable_wake(pdev, PCI_D3cold, 0);
9d5c8243
AK		 4339 }
4340
4341 /* Release control of h/w to f/w. If f/w is AMT enabled, this
4342 * would have already happened in close and is redundant. */
4343 igb_release_hw_control(adapter);
4344
4345 pci_disable_device(pdev);
4346
4347 pci_set_power_state(pdev, pci_choose_state(pdev, state));
4348
4349 return 0;
4350}
4351
4352#ifdef CONFIG_PM
4353static int igb_resume(struct pci_dev *pdev)
4354{
4355 struct net_device *netdev = pci_get_drvdata(pdev);
4356 struct igb_adapter *adapter = netdev_priv(netdev);
4357 struct e1000_hw *hw = &adapter->hw;
4358 u32 err;
4359
4360 pci_set_power_state(pdev, PCI_D0);
4361 pci_restore_state(pdev);
42bfd33a
TI		 4362
4363 if (adapter->need_ioport)
4364 err = pci_enable_device(pdev);
4365 else
4366 err = pci_enable_device_mem(pdev);
9d5c8243
AK		 4367 if (err) {
4368 dev_err(&pdev->dev,
4369 "igb: Cannot enable PCI device from suspend\n");
4370 return err;
4371 }
4372 pci_set_master(pdev);
4373
4374 pci_enable_wake(pdev, PCI_D3hot, 0);
4375 pci_enable_wake(pdev, PCI_D3cold, 0);
4376
a88f10ec
AD		 4377 igb_set_interrupt_capability(adapter);
4378
4379 if (igb_alloc_queues(adapter)) {
4380 dev_err(&pdev->dev, "Unable to allocate memory for queues\n");
4381 return -ENOMEM;
9d5c8243
AK		 4382 }
4383
4384 /* e1000_power_up_phy(adapter); */
4385
4386 igb_reset(adapter);
4387 wr32(E1000_WUS, ~0);
4388
a88f10ec
AD		 4389 if (netif_running(netdev)) {
4390 err = igb_open(netdev);
4391 if (err)
4392 return err;
4393 }
9d5c8243
AK		 4394
4395 netif_device_attach(netdev);
4396
4397 /* let the f/w know that the h/w is now under the control of the
4398 * driver. */
4399 igb_get_hw_control(adapter);
4400
4401 return 0;
4402}
4403#endif
4404
4405static void igb_shutdown(struct pci_dev *pdev)
4406{
4407 igb_suspend(pdev, PMSG_SUSPEND);
4408}
4409
4410#ifdef CONFIG_NET_POLL_CONTROLLER
4411/*
4412 * Polling 'interrupt' - used by things like netconsole to send skbs
4413 * without having to re-enable interrupts. It's not called while
4414 * the interrupt routine is executing.
4415 */
4416static void igb_netpoll(struct net_device *netdev)
4417{
4418 struct igb_adapter *adapter = netdev_priv(netdev);
4419 int i;
4420 int work_done = 0;
4421
4422 igb_irq_disable(adapter);
7dfc16fa
AD		 4423 adapter->flags |= IGB_FLAG_IN_NETPOLL;
4424
9d5c8243 4425 for (i = 0; i < adapter->num_tx_queues; i++)
3b644cf6 4426 igb_clean_tx_irq(&adapter->tx_ring[i]);
9d5c8243
AK		 4427
4428 for (i = 0; i < adapter->num_rx_queues; i++)
3b644cf6 4429 igb_clean_rx_irq_adv(&adapter->rx_ring[i],
9d5c8243
AK		 4430 &work_done,
4431 adapter->rx_ring[i].napi.weight);
4432
7dfc16fa 4433 adapter->flags &= ~IGB_FLAG_IN_NETPOLL;
9d5c8243
AK		 4434 igb_irq_enable(adapter);
4435}
4436#endif /* CONFIG_NET_POLL_CONTROLLER */
4437
4438/**
4439 * igb_io_error_detected - called when PCI error is detected
4440 * @pdev: Pointer to PCI device
4441 * @state: The current pci connection state
4442 *
4443 * This function is called after a PCI bus error affecting
4444 * this device has been detected.
4445 */
4446static pci_ers_result_t igb_io_error_detected(struct pci_dev *pdev,
4447 pci_channel_state_t state)
4448{
4449 struct net_device *netdev = pci_get_drvdata(pdev);
4450 struct igb_adapter *adapter = netdev_priv(netdev);
4451
4452 netif_device_detach(netdev);
4453
4454 if (netif_running(netdev))
4455 igb_down(adapter);
4456 pci_disable_device(pdev);
4457
4458 /* Request a slot slot reset. */
4459 return PCI_ERS_RESULT_NEED_RESET;
4460}
4461
4462/**
4463 * igb_io_slot_reset - called after the pci bus has been reset.
4464 * @pdev: Pointer to PCI device
4465 *
4466 * Restart the card from scratch, as if from a cold-boot. Implementation
4467 * resembles the first-half of the igb_resume routine.
4468 */
4469static pci_ers_result_t igb_io_slot_reset(struct pci_dev *pdev)
4470{
4471 struct net_device *netdev = pci_get_drvdata(pdev);
4472 struct igb_adapter *adapter = netdev_priv(netdev);
4473 struct e1000_hw *hw = &adapter->hw;
40a914fa 4474 pci_ers_result_t result;
42bfd33a 4475 int err;
9d5c8243 4476
42bfd33a
TI		 4477 if (adapter->need_ioport)
4478 err = pci_enable_device(pdev);
4479 else
4480 err = pci_enable_device_mem(pdev);
40a914fa 4481
42bfd33a 4482 if (err) {
9d5c8243
AK		 4483 dev_err(&pdev->dev,
4484 "Cannot re-enable PCI device after reset.\n");
40a914fa
AD		 4485 result = PCI_ERS_RESULT_DISCONNECT;
4486 } else {
4487 pci_set_master(pdev);
4488 pci_restore_state(pdev);
9d5c8243 4489
40a914fa
AD		 4490 pci_enable_wake(pdev, PCI_D3hot, 0);
4491 pci_enable_wake(pdev, PCI_D3cold, 0);
9d5c8243 4492
40a914fa
AD		 4493 igb_reset(adapter);
4494 wr32(E1000_WUS, ~0);
4495 result = PCI_ERS_RESULT_RECOVERED;
4496 }
9d5c8243 4497
40a914fa
AD		 4498 pci_cleanup_aer_uncorrect_error_status(pdev);
4499
4500 return result;
9d5c8243
AK		 4501}
4502
4503/**
4504 * igb_io_resume - called when traffic can start flowing again.
4505 * @pdev: Pointer to PCI device
4506 *
4507 * This callback is called when the error recovery driver tells us that
4508 * its OK to resume normal operation. Implementation resembles the
4509 * second-half of the igb_resume routine.
4510 */
4511static void igb_io_resume(struct pci_dev *pdev)
4512{
4513 struct net_device *netdev = pci_get_drvdata(pdev);
4514 struct igb_adapter *adapter = netdev_priv(netdev);
4515
9d5c8243
AK		 4516 if (netif_running(netdev)) {
4517 if (igb_up(adapter)) {
4518 dev_err(&pdev->dev, "igb_up failed after reset\n");
4519 return;
4520 }
4521 }
4522
4523 netif_device_attach(netdev);
4524
4525 /* let the f/w know that the h/w is now under the control of the
4526 * driver. */
4527 igb_get_hw_control(adapter);
9d5c8243
AK		 4528}
4529
4530/* igb_main.c */
ubuntu-zesty-kernel mirror