]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/net/ixgbe/ixgbe_main.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: change config srrctl to only program one register per VMDq/RSS id
[mirror_ubuntu-artful-kernel.git] / drivers / net / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
4 Copyright(c) 1999 - 2007 Intel Corporation.
5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
29#include <linux/types.h>
30#include <linux/module.h>
31#include <linux/pci.h>
32#include <linux/netdevice.h>
33#include <linux/vmalloc.h>
34#include <linux/string.h>
35#include <linux/in.h>
36#include <linux/ip.h>
37#include <linux/tcp.h>
38#include <linux/ipv6.h>
39#include <net/checksum.h>
40#include <net/ip6_checksum.h>
41#include <linux/ethtool.h>
42#include <linux/if_vlan.h>
43
44#include "ixgbe.h"
45#include "ixgbe_common.h"
46
47char ixgbe_driver_name[] = "ixgbe";
9c8eb720
SH		 48static const char ixgbe_driver_string[] =
49 "Intel(R) 10 Gigabit PCI Express Network Driver";
9a799d71 50
8d792cd9 51#define DRV_VERSION "1.3.18-k4"
9c8eb720
SH		 52const char ixgbe_driver_version[] = DRV_VERSION;
53static const char ixgbe_copyright[] =
54 "Copyright (c) 1999-2007 Intel Corporation.";
9a799d71
AK		 55
56static const struct ixgbe_info *ixgbe_info_tbl[] = {
3957d63d 57 [board_82598] = &ixgbe_82598_info,
9a799d71
AK		 58};
59
60/* ixgbe_pci_tbl - PCI Device ID Table
61 *
62 * Wildcard entries (PCI_ANY_ID) should come last
63 * Last entry must be all 0s
64 *
65 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
66 * Class, Class Mask, private data (not used) }
67 */
68static struct pci_device_id ixgbe_pci_tbl[] = {
69 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT),
3957d63d 70 board_82598 },
9a799d71 71 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT),
3957d63d 72 board_82598 },
9a799d71 73 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4),
3957d63d 74 board_82598 },
8d792cd9
JB		 75 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT),
76 board_82598 },
9a799d71
AK		 77
78 /* required last entry */
79 {0, }
80};
81MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
82
96b0e0f6 83#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd
JC		 84static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
85 void *p);
86static struct notifier_block dca_notifier = {
87 .notifier_call = ixgbe_notify_dca,
88 .next = NULL,
89 .priority = 0
90};
91#endif
92
9a799d71
AK		 93MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
94MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
95MODULE_LICENSE("GPL");
96MODULE_VERSION(DRV_VERSION);
97
98#define DEFAULT_DEBUG_LEVEL_SHIFT 3
99
5eba3699
AV		 100static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
101{
102 u32 ctrl_ext;
103
104 /* Let firmware take over control of h/w */
105 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
106 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
107 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
108}
109
110static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
111{
112 u32 ctrl_ext;
113
114 /* Let firmware know the driver has taken over */
115 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
116 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
117 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
118}
9a799d71
AK		 119
120#ifdef DEBUG
121/**
122 * ixgbe_get_hw_dev_name - return device name string
123 * used by hardware layer to print debugging information
124 **/
125char *ixgbe_get_hw_dev_name(struct ixgbe_hw *hw)
126{
127 struct ixgbe_adapter *adapter = hw->back;
128 struct net_device *netdev = adapter->netdev;
129 return netdev->name;
130}
131#endif
132
133static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, u16 int_alloc_entry,
134 u8 msix_vector)
135{
136 u32 ivar, index;
137
138 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
139 index = (int_alloc_entry >> 2) & 0x1F;
140 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR(index));
141 ivar &= ~(0xFF << (8 * (int_alloc_entry & 0x3)));
142 ivar |= (msix_vector << (8 * (int_alloc_entry & 0x3)));
143 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR(index), ivar);
144}
145
146static void ixgbe_unmap_and_free_tx_resource(struct ixgbe_adapter *adapter,
147 struct ixgbe_tx_buffer
148 *tx_buffer_info)
149{
150 if (tx_buffer_info->dma) {
e01c31a5 151 pci_unmap_page(adapter->pdev, tx_buffer_info->dma,
9a799d71
AK		 152 tx_buffer_info->length, PCI_DMA_TODEVICE);
153 tx_buffer_info->dma = 0;
154 }
155 if (tx_buffer_info->skb) {
156 dev_kfree_skb_any(tx_buffer_info->skb);
157 tx_buffer_info->skb = NULL;
158 }
159 /* tx_buffer_info must be completely set up in the transmit path */
160}
161
162static inline bool ixgbe_check_tx_hang(struct ixgbe_adapter *adapter,
163 struct ixgbe_ring *tx_ring,
e01c31a5 164 unsigned int eop)
9a799d71 165{
e01c31a5
JB		 166 struct ixgbe_hw *hw = &adapter->hw;
167 u32 head, tail;
168
9a799d71 169 /* Detect a transmit hang in hardware, this serializes the
e01c31a5
JB		 170 * check with the clearing of time_stamp and movement of eop */
171 head = IXGBE_READ_REG(hw, tx_ring->head);
172 tail = IXGBE_READ_REG(hw, tx_ring->tail);
9a799d71 173 adapter->detect_tx_hung = false;
e01c31a5
JB		 174 if ((head != tail) &&
175 tx_ring->tx_buffer_info[eop].time_stamp &&
9a799d71
AK		 176 time_after(jiffies, tx_ring->tx_buffer_info[eop].time_stamp + HZ) &&
177 !(IXGBE_READ_REG(&adapter->hw, IXGBE_TFCS) & IXGBE_TFCS_TXOFF)) {
178 /* detected Tx unit hang */
e01c31a5
JB		 179 union ixgbe_adv_tx_desc *tx_desc;
180 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
9a799d71 181 DPRINTK(DRV, ERR, "Detected Tx Unit Hang\n"
e01c31a5
JB		 182 " Tx Queue <%d>\n"
183 " TDH, TDT <%x>, <%x>\n"
9a799d71
AK		 184 " next_to_use <%x>\n"
185 " next_to_clean <%x>\n"
186 "tx_buffer_info[next_to_clean]\n"
187 " time_stamp <%lx>\n"
e01c31a5
JB		 188 " jiffies <%lx>\n",
189 tx_ring->queue_index,
190 head, tail,
191 tx_ring->next_to_use, eop,
192 tx_ring->tx_buffer_info[eop].time_stamp, jiffies);
9a799d71
AK		 193 return true;
194 }
195
196 return false;
197}
198
e092be60
AV		 199#define IXGBE_MAX_TXD_PWR 14
200#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
201
202/* Tx Descriptors needed, worst case */
203#define TXD_USE_COUNT(S) (((S) >> IXGBE_MAX_TXD_PWR) + \
204 (((S) & (IXGBE_MAX_DATA_PER_TXD - 1)) ? 1 : 0))
205#define DESC_NEEDED (TXD_USE_COUNT(IXGBE_MAX_DATA_PER_TXD) /* skb->data */ + \
206 MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE) + 1) /* for context */
207
e01c31a5
JB		 208#define GET_TX_HEAD_FROM_RING(ring) (\
209 *(volatile u32 *) \
210 ((union ixgbe_adv_tx_desc *)(ring)->desc + (ring)->count))
211static void ixgbe_tx_timeout(struct net_device *netdev);
212
9a799d71
AK		 213/**
214 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
215 * @adapter: board private structure
e01c31a5 216 * @tx_ring: tx ring to clean
9a799d71
AK		 217 **/
218static bool ixgbe_clean_tx_irq(struct ixgbe_adapter *adapter,
e01c31a5 219 struct ixgbe_ring *tx_ring)
9a799d71 220{
e01c31a5 221 union ixgbe_adv_tx_desc *tx_desc;
9a799d71 222 struct ixgbe_tx_buffer *tx_buffer_info;
e01c31a5
JB		 223 struct net_device *netdev = adapter->netdev;
224 struct sk_buff *skb;
225 unsigned int i;
226 u32 head, oldhead;
227 unsigned int count = 0;
228 unsigned int total_bytes = 0, total_packets = 0;
9a799d71 229
e01c31a5
JB		 230 rmb();
231 head = GET_TX_HEAD_FROM_RING(tx_ring);
232 head = le32_to_cpu(head);
9a799d71 233 i = tx_ring->next_to_clean;
e01c31a5
JB		 234 while (1) {
235 while (i != head) {
9a799d71
AK		 236 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
237 tx_buffer_info = &tx_ring->tx_buffer_info[i];
e01c31a5 238 skb = tx_buffer_info->skb;
9a799d71 239
e01c31a5 240 if (skb) {
e092be60 241 unsigned int segs, bytecount;
e01c31a5
JB		 242
243 /* gso_segs is currently only valid for tcp */
e092be60
AV		 244 segs = skb_shinfo(skb)->gso_segs ?: 1;
245 /* multiply data chunks by size of headers */
246 bytecount = ((segs - 1) * skb_headlen(skb)) +
e01c31a5
JB		 247 skb->len;
248 total_packets += segs;
249 total_bytes += bytecount;
e092be60 250 }
e01c31a5 251
9a799d71 252 ixgbe_unmap_and_free_tx_resource(adapter,
e01c31a5 253 tx_buffer_info);
9a799d71
AK		 254
255 i++;
256 if (i == tx_ring->count)
257 i = 0;
9a799d71 258
e01c31a5
JB		 259 count++;
260 if (count == tx_ring->count)
261 goto done_cleaning;
262 }
263 oldhead = head;
264 rmb();
265 head = GET_TX_HEAD_FROM_RING(tx_ring);
266 head = le32_to_cpu(head);
267 if (head == oldhead)
268 goto done_cleaning;
269 } /* while (1) */
270
271done_cleaning:
9a799d71
AK		 272 tx_ring->next_to_clean = i;
273
e092be60 274#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
e01c31a5
JB		 275 if (unlikely(count && netif_carrier_ok(netdev) &&
276 (IXGBE_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 277 /* Make sure that anybody stopping the queue after this
278 * sees the new next_to_clean.
279 */
280 smp_mb();
30eba97a
AV		 281 if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) &&
282 !test_bit(__IXGBE_DOWN, &adapter->state)) {
283 netif_wake_subqueue(netdev, tx_ring->queue_index);
e01c31a5 284 ++adapter->restart_queue;
30eba97a 285 }
e092be60 286 }
9a799d71 287
e01c31a5
JB		 288 if (adapter->detect_tx_hung) {
289 if (ixgbe_check_tx_hang(adapter, tx_ring, i)) {
290 /* schedule immediate reset if we believe we hung */
291 DPRINTK(PROBE, INFO,
292 "tx hang %d detected, resetting adapter\n",
293 adapter->tx_timeout_count + 1);
294 ixgbe_tx_timeout(adapter->netdev);
295 }
296 }
9a799d71 297
e01c31a5
JB		 298 /* re-arm the interrupt */
299 if ((total_packets >= tx_ring->work_limit) ||
300 (count == tx_ring->count))
301 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, tx_ring->v_idx);
9a799d71 302
e01c31a5
JB		 303 tx_ring->total_bytes += total_bytes;
304 tx_ring->total_packets += total_packets;
305 tx_ring->stats.bytes += total_bytes;
306 tx_ring->stats.packets += total_packets;
307 adapter->net_stats.tx_bytes += total_bytes;
308 adapter->net_stats.tx_packets += total_packets;
309 return (total_packets ? true : false);
9a799d71
AK		 310}
311
96b0e0f6 312#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd 313static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
3a581073 314 struct ixgbe_ring *rx_ring)
bd0362dd
JC		 315{
316 u32 rxctrl;
317 int cpu = get_cpu();
3a581073 318 int q = rx_ring - adapter->rx_ring;
bd0362dd 319
3a581073 320 if (rx_ring->cpu != cpu) {
bd0362dd
JC		 321 rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q));
322 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK;
96b0e0f6 323 rxctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
bd0362dd
JC		 324 rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN;
325 rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN;
326 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q), rxctrl);
3a581073 327 rx_ring->cpu = cpu;
bd0362dd
JC		 328 }
329 put_cpu();
330}
331
332static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
3a581073 333 struct ixgbe_ring *tx_ring)
bd0362dd
JC		 334{
335 u32 txctrl;
336 int cpu = get_cpu();
3a581073 337 int q = tx_ring - adapter->tx_ring;
bd0362dd 338
3a581073 339 if (tx_ring->cpu != cpu) {
bd0362dd
JC		 340 txctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_TXCTRL(q));
341 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK;
96b0e0f6 342 txctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
bd0362dd
JC		 343 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
344 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_TXCTRL(q), txctrl);
3a581073 345 tx_ring->cpu = cpu;
bd0362dd
JC		 346 }
347 put_cpu();
348}
349
350static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
351{
352 int i;
353
354 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
355 return;
356
357 for (i = 0; i < adapter->num_tx_queues; i++) {
358 adapter->tx_ring[i].cpu = -1;
359 ixgbe_update_tx_dca(adapter, &adapter->tx_ring[i]);
360 }
361 for (i = 0; i < adapter->num_rx_queues; i++) {
362 adapter->rx_ring[i].cpu = -1;
363 ixgbe_update_rx_dca(adapter, &adapter->rx_ring[i]);
364 }
365}
366
367static int __ixgbe_notify_dca(struct device *dev, void *data)
368{
369 struct net_device *netdev = dev_get_drvdata(dev);
370 struct ixgbe_adapter *adapter = netdev_priv(netdev);
371 unsigned long event = *(unsigned long *)data;
372
373 switch (event) {
374 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 375 /* if we're already enabled, don't do it again */
376 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
377 break;
bd0362dd
JC		 378 /* Always use CB2 mode, difference is masked
379 * in the CB driver. */
380 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
652f093f 381 if (dca_add_requester(dev) == 0) {
96b0e0f6 382 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 383 ixgbe_setup_dca(adapter);
384 break;
385 }
386 /* Fall Through since DCA is disabled. */
387 case DCA_PROVIDER_REMOVE:
388 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
389 dca_remove_requester(dev);
390 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
391 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
392 }
393 break;
394 }
395
652f093f 396 return 0;
bd0362dd
JC		 397}
398
96b0e0f6 399#endif /* CONFIG_DCA or CONFIG_DCA_MODULE */
9a799d71
AK		 400/**
401 * ixgbe_receive_skb - Send a completed packet up the stack
402 * @adapter: board private structure
403 * @skb: packet to send up
177db6ff
MC		 404 * @status: hardware indication of status of receive
405 * @rx_ring: rx descriptor ring (for a specific queue) to setup
406 * @rx_desc: rx descriptor
9a799d71
AK		 407 **/
408static void ixgbe_receive_skb(struct ixgbe_adapter *adapter,
177db6ff
MC		 409 struct sk_buff *skb, u8 status,
410 struct ixgbe_ring *ring,
411 union ixgbe_adv_rx_desc *rx_desc)
9a799d71 412{
177db6ff
MC		 413 bool is_vlan = (status & IXGBE_RXD_STAT_VP);
414 u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
9a799d71 415
177db6ff
MC		 416 if (adapter->netdev->features & NETIF_F_LRO &&
417 skb->ip_summed == CHECKSUM_UNNECESSARY) {
9a799d71 418 if (adapter->vlgrp && is_vlan)
177db6ff
MC		 419 lro_vlan_hwaccel_receive_skb(&ring->lro_mgr, skb,
420 adapter->vlgrp, tag,
421 rx_desc);
9a799d71 422 else
177db6ff
MC		 423 lro_receive_skb(&ring->lro_mgr, skb, rx_desc);
424 ring->lro_used = true;
425 } else {
426 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) {
427 if (adapter->vlgrp && is_vlan)
428 vlan_hwaccel_receive_skb(skb, adapter->vlgrp, tag);
429 else
430 netif_receive_skb(skb);
431 } else {
432 if (adapter->vlgrp && is_vlan)
433 vlan_hwaccel_rx(skb, adapter->vlgrp, tag);
434 else
435 netif_rx(skb);
436 }
9a799d71
AK		 437 }
438}
439
e59bd25d
AV		 440/**
441 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
442 * @adapter: address of board private structure
443 * @status_err: hardware indication of status of receive
444 * @skb: skb currently being received and modified
445 **/
9a799d71 446static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter,
712744be 447 u32 status_err, struct sk_buff *skb)
9a799d71
AK		 448{
449 skb->ip_summed = CHECKSUM_NONE;
450
712744be
JB		 451 /* Rx csum disabled */
452 if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED))
9a799d71 453 return;
e59bd25d
AV		 454
455 /* if IP and error */
456 if ((status_err & IXGBE_RXD_STAT_IPCS) &&
457 (status_err & IXGBE_RXDADV_ERR_IPE)) {
9a799d71
AK		 458 adapter->hw_csum_rx_error++;
459 return;
460 }
e59bd25d
AV		 461
462 if (!(status_err & IXGBE_RXD_STAT_L4CS))
463 return;
464
465 if (status_err & IXGBE_RXDADV_ERR_TCPE) {
466 adapter->hw_csum_rx_error++;
467 return;
468 }
469
9a799d71 470 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 471 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 472 adapter->hw_csum_rx_good++;
473}
474
475/**
476 * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split
477 * @adapter: address of board private structure
478 **/
479static void ixgbe_alloc_rx_buffers(struct ixgbe_adapter *adapter,
7c6e0a43
JB		 480 struct ixgbe_ring *rx_ring,
481 int cleaned_count)
9a799d71
AK		 482{
483 struct net_device *netdev = adapter->netdev;
484 struct pci_dev *pdev = adapter->pdev;
485 union ixgbe_adv_rx_desc *rx_desc;
3a581073 486 struct ixgbe_rx_buffer *bi;
9a799d71 487 unsigned int i;
7c6e0a43 488 unsigned int bufsz = rx_ring->rx_buf_len + NET_IP_ALIGN;
9a799d71
AK		 489
490 i = rx_ring->next_to_use;
3a581073 491 bi = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 492
493 while (cleaned_count--) {
494 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
495
3a581073
JB		 496 if (!bi->page &&
497 (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)) {
498 bi->page = alloc_page(GFP_ATOMIC);
499 if (!bi->page) {
9a799d71
AK		 500 adapter->alloc_rx_page_failed++;
501 goto no_buffers;
502 }
3a581073 503 bi->page_dma = pci_map_page(pdev, bi->page, 0,
7c6e0a43
JB		 504 PAGE_SIZE,
505 PCI_DMA_FROMDEVICE);
9a799d71
AK		 506 }
507
3a581073
JB		 508 if (!bi->skb) {
509 struct sk_buff *skb = netdev_alloc_skb(netdev, bufsz);
9a799d71
AK		 510
511 if (!skb) {
512 adapter->alloc_rx_buff_failed++;
513 goto no_buffers;
514 }
515
516 /*
517 * Make buffer alignment 2 beyond a 16 byte boundary
518 * this will result in a 16 byte aligned IP header after
519 * the 14 byte MAC header is removed
520 */
521 skb_reserve(skb, NET_IP_ALIGN);
522
3a581073
JB		 523 bi->skb = skb;
524 bi->dma = pci_map_single(pdev, skb->data, bufsz,
525 PCI_DMA_FROMDEVICE);
9a799d71
AK		 526 }
527 /* Refresh the desc even if buffer_addrs didn't change because
528 * each write-back erases this info. */
529 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
3a581073
JB		 530 rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma);
531 rx_desc->read.hdr_addr = cpu_to_le64(bi->dma);
9a799d71 532 } else {
3a581073 533 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
9a799d71
AK		 534 }
535
536 i++;
537 if (i == rx_ring->count)
538 i = 0;
3a581073 539 bi = &rx_ring->rx_buffer_info[i];
9a799d71 540 }
7c6e0a43 541
9a799d71
AK		 542no_buffers:
543 if (rx_ring->next_to_use != i) {
544 rx_ring->next_to_use = i;
545 if (i-- == 0)
546 i = (rx_ring->count - 1);
547
548 /*
549 * Force memory writes to complete before letting h/w
550 * know there are new descriptors to fetch. (Only
551 * applicable for weak-ordered memory model archs,
552 * such as IA-64).
553 */
554 wmb();
555 writel(i, adapter->hw.hw_addr + rx_ring->tail);
556 }
557}
558
7c6e0a43
JB		 559static inline u16 ixgbe_get_hdr_info(union ixgbe_adv_rx_desc *rx_desc)
560{
561 return rx_desc->wb.lower.lo_dword.hs_rss.hdr_info;
562}
563
564static inline u16 ixgbe_get_pkt_info(union ixgbe_adv_rx_desc *rx_desc)
565{
566 return rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
567}
568
9a799d71 569static bool ixgbe_clean_rx_irq(struct ixgbe_adapter *adapter,
7c6e0a43
JB		 570 struct ixgbe_ring *rx_ring,
571 int *work_done, int work_to_do)
9a799d71
AK		 572{
573 struct net_device *netdev = adapter->netdev;
574 struct pci_dev *pdev = adapter->pdev;
575 union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
576 struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer;
577 struct sk_buff *skb;
578 unsigned int i;
7c6e0a43 579 u32 len, staterr;
177db6ff
MC		 580 u16 hdr_info;
581 bool cleaned = false;
9a799d71 582 int cleaned_count = 0;
d2f4fbe2 583 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
9a799d71
AK		 584
585 i = rx_ring->next_to_clean;
9a799d71
AK		 586 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
587 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
588 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 589
590 while (staterr & IXGBE_RXD_STAT_DD) {
7c6e0a43 591 u32 upper_len = 0;
9a799d71
AK		 592 if (*work_done >= work_to_do)
593 break;
594 (*work_done)++;
595
596 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43
JB		 597 hdr_info = le16_to_cpu(ixgbe_get_hdr_info(rx_desc));
598 len = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >>
599 IXGBE_RXDADV_HDRBUFLEN_SHIFT;
9a799d71
AK		 600 if (hdr_info & IXGBE_RXDADV_SPH)
601 adapter->rx_hdr_split++;
602 if (len > IXGBE_RX_HDR_SIZE)
603 len = IXGBE_RX_HDR_SIZE;
604 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 605 } else {
9a799d71 606 len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 607 }
9a799d71
AK		 608
609 cleaned = true;
610 skb = rx_buffer_info->skb;
611 prefetch(skb->data - NET_IP_ALIGN);
612 rx_buffer_info->skb = NULL;
613
614 if (len && !skb_shinfo(skb)->nr_frags) {
615 pci_unmap_single(pdev, rx_buffer_info->dma,
7c6e0a43
JB		 616 rx_ring->rx_buf_len + NET_IP_ALIGN,
617 PCI_DMA_FROMDEVICE);
9a799d71
AK		 618 skb_put(skb, len);
619 }
620
621 if (upper_len) {
622 pci_unmap_page(pdev, rx_buffer_info->page_dma,
623 PAGE_SIZE, PCI_DMA_FROMDEVICE);
624 rx_buffer_info->page_dma = 0;
625 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
626 rx_buffer_info->page, 0, upper_len);
627 rx_buffer_info->page = NULL;
628
629 skb->len += upper_len;
630 skb->data_len += upper_len;
631 skb->truesize += upper_len;
632 }
633
634 i++;
635 if (i == rx_ring->count)
636 i = 0;
637 next_buffer = &rx_ring->rx_buffer_info[i];
638
639 next_rxd = IXGBE_RX_DESC_ADV(*rx_ring, i);
640 prefetch(next_rxd);
641
642 cleaned_count++;
643 if (staterr & IXGBE_RXD_STAT_EOP) {
644 rx_ring->stats.packets++;
645 rx_ring->stats.bytes += skb->len;
646 } else {
647 rx_buffer_info->skb = next_buffer->skb;
648 rx_buffer_info->dma = next_buffer->dma;
649 next_buffer->skb = skb;
650 adapter->non_eop_descs++;
651 goto next_desc;
652 }
653
654 if (staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK) {
655 dev_kfree_skb_irq(skb);
656 goto next_desc;
657 }
658
659 ixgbe_rx_checksum(adapter, staterr, skb);
d2f4fbe2
AV		 660
661 /* probably a little skewed due to removing CRC */
662 total_rx_bytes += skb->len;
663 total_rx_packets++;
664
9a799d71 665 skb->protocol = eth_type_trans(skb, netdev);
177db6ff 666 ixgbe_receive_skb(adapter, skb, staterr, rx_ring, rx_desc);
9a799d71
AK		 667 netdev->last_rx = jiffies;
668
669next_desc:
670 rx_desc->wb.upper.status_error = 0;
671
672 /* return some buffers to hardware, one at a time is too slow */
673 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
674 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
675 cleaned_count = 0;
676 }
677
678 /* use prefetched values */
679 rx_desc = next_rxd;
680 rx_buffer_info = next_buffer;
681
682 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
177db6ff
MC		 683 }
684
685 if (rx_ring->lro_used) {
686 lro_flush_all(&rx_ring->lro_mgr);
687 rx_ring->lro_used = false;
9a799d71
AK		 688 }
689
690 rx_ring->next_to_clean = i;
691 cleaned_count = IXGBE_DESC_UNUSED(rx_ring);
692
693 if (cleaned_count)
694 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
695
f494e8fa
AV		 696 rx_ring->total_packets += total_rx_packets;
697 rx_ring->total_bytes += total_rx_bytes;
698 adapter->net_stats.rx_bytes += total_rx_bytes;
699 adapter->net_stats.rx_packets += total_rx_packets;
700
9a799d71
AK		 701 return cleaned;
702}
703
021230d4 704static int ixgbe_clean_rxonly(struct napi_struct *, int);
9a799d71
AK		 705/**
706 * ixgbe_configure_msix - Configure MSI-X hardware
707 * @adapter: board private structure
708 *
709 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
710 * interrupts.
711 **/
712static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
713{
021230d4
AV		 714 struct ixgbe_q_vector *q_vector;
715 int i, j, q_vectors, v_idx, r_idx;
716 u32 mask;
9a799d71 717
021230d4 718 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
9a799d71 719
021230d4
AV		 720 /* Populate the IVAR table and set the ITR values to the
721 * corresponding register.
722 */
723 for (v_idx = 0; v_idx < q_vectors; v_idx++) {
724 q_vector = &adapter->q_vector[v_idx];
725 /* XXX for_each_bit(...) */
726 r_idx = find_first_bit(q_vector->rxr_idx,
727 adapter->num_rx_queues);
728
729 for (i = 0; i < q_vector->rxr_count; i++) {
730 j = adapter->rx_ring[r_idx].reg_idx;
731 ixgbe_set_ivar(adapter, IXGBE_IVAR_RX_QUEUE(j), v_idx);
732 r_idx = find_next_bit(q_vector->rxr_idx,
733 adapter->num_rx_queues,
734 r_idx + 1);
735 }
736 r_idx = find_first_bit(q_vector->txr_idx,
737 adapter->num_tx_queues);
738
739 for (i = 0; i < q_vector->txr_count; i++) {
740 j = adapter->tx_ring[r_idx].reg_idx;
741 ixgbe_set_ivar(adapter, IXGBE_IVAR_TX_QUEUE(j), v_idx);
742 r_idx = find_next_bit(q_vector->txr_idx,
743 adapter->num_tx_queues,
744 r_idx + 1);
745 }
746
747 /* if this is a tx only vector use half the irq (tx) rate */
748 if (q_vector->txr_count && !q_vector->rxr_count)
749 q_vector->eitr = adapter->tx_eitr;
750 else
751 /* rx only or mixed */
752 q_vector->eitr = adapter->rx_eitr;
753
754 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx),
755 EITR_INTS_PER_SEC_TO_REG(q_vector->eitr));
9a799d71
AK		 756 }
757
021230d4
AV		 758 ixgbe_set_ivar(adapter, IXGBE_IVAR_OTHER_CAUSES_INDEX, v_idx);
759 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
760
761 /* set up to autoclear timer, lsc, and the vectors */
762 mask = IXGBE_EIMS_ENABLE_MASK;
763 mask &= ~IXGBE_EIMS_OTHER;
764 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 765}
766
f494e8fa
AV		 767enum latency_range {
768 lowest_latency = 0,
769 low_latency = 1,
770 bulk_latency = 2,
771 latency_invalid = 255
772};
773
774/**
775 * ixgbe_update_itr - update the dynamic ITR value based on statistics
776 * @adapter: pointer to adapter
777 * @eitr: eitr setting (ints per sec) to give last timeslice
778 * @itr_setting: current throttle rate in ints/second
779 * @packets: the number of packets during this measurement interval
780 * @bytes: the number of bytes during this measurement interval
781 *
782 * Stores a new ITR value based on packets and byte
783 * counts during the last interrupt. The advantage of per interrupt
784 * computation is faster updates and more accurate ITR for the current
785 * traffic pattern. Constants in this function were computed
786 * based on theoretical maximum wire speed and thresholds were set based
787 * on testing data as well as attempting to minimize response time
788 * while increasing bulk throughput.
789 * this functionality is controlled by the InterruptThrottleRate module
790 * parameter (see ixgbe_param.c)
791 **/
792static u8 ixgbe_update_itr(struct ixgbe_adapter *adapter,
793 u32 eitr, u8 itr_setting,
794 int packets, int bytes)
795{
796 unsigned int retval = itr_setting;
797 u32 timepassed_us;
798 u64 bytes_perint;
799
800 if (packets == 0)
801 goto update_itr_done;
802
803
804 /* simple throttlerate management
805 * 0-20MB/s lowest (100000 ints/s)
806 * 20-100MB/s low (20000 ints/s)
807 * 100-1249MB/s bulk (8000 ints/s)
808 */
809 /* what was last interrupt timeslice? */
810 timepassed_us = 1000000/eitr;
811 bytes_perint = bytes / timepassed_us; /* bytes/usec */
812
813 switch (itr_setting) {
814 case lowest_latency:
815 if (bytes_perint > adapter->eitr_low)
816 retval = low_latency;
817 break;
818 case low_latency:
819 if (bytes_perint > adapter->eitr_high)
820 retval = bulk_latency;
821 else if (bytes_perint <= adapter->eitr_low)
822 retval = lowest_latency;
823 break;
824 case bulk_latency:
825 if (bytes_perint <= adapter->eitr_high)
826 retval = low_latency;
827 break;
828 }
829
830update_itr_done:
831 return retval;
832}
833
834static void ixgbe_set_itr_msix(struct ixgbe_q_vector *q_vector)
835{
836 struct ixgbe_adapter *adapter = q_vector->adapter;
837 struct ixgbe_hw *hw = &adapter->hw;
838 u32 new_itr;
839 u8 current_itr, ret_itr;
840 int i, r_idx, v_idx = ((void *)q_vector - (void *)(adapter->q_vector)) /
841 sizeof(struct ixgbe_q_vector);
842 struct ixgbe_ring *rx_ring, *tx_ring;
843
844 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
845 for (i = 0; i < q_vector->txr_count; i++) {
846 tx_ring = &(adapter->tx_ring[r_idx]);
847 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
848 q_vector->tx_eitr,
849 tx_ring->total_packets,
850 tx_ring->total_bytes);
851 /* if the result for this queue would decrease interrupt
852 * rate for this vector then use that result */
853 q_vector->tx_eitr = ((q_vector->tx_eitr > ret_itr) ?
854 q_vector->tx_eitr - 1 : ret_itr);
855 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
856 r_idx + 1);
857 }
858
859 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
860 for (i = 0; i < q_vector->rxr_count; i++) {
861 rx_ring = &(adapter->rx_ring[r_idx]);
862 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
863 q_vector->rx_eitr,
864 rx_ring->total_packets,
865 rx_ring->total_bytes);
866 /* if the result for this queue would decrease interrupt
867 * rate for this vector then use that result */
868 q_vector->rx_eitr = ((q_vector->rx_eitr > ret_itr) ?
869 q_vector->rx_eitr - 1 : ret_itr);
870 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
871 r_idx + 1);
872 }
873
874 current_itr = max(q_vector->rx_eitr, q_vector->tx_eitr);
875
876 switch (current_itr) {
877 /* counts and packets in update_itr are dependent on these numbers */
878 case lowest_latency:
879 new_itr = 100000;
880 break;
881 case low_latency:
882 new_itr = 20000; /* aka hwitr = ~200 */
883 break;
884 case bulk_latency:
885 default:
886 new_itr = 8000;
887 break;
888 }
889
890 if (new_itr != q_vector->eitr) {
891 u32 itr_reg;
892 /* do an exponential smoothing */
893 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
894 q_vector->eitr = new_itr;
895 itr_reg = EITR_INTS_PER_SEC_TO_REG(new_itr);
896 /* must write high and low 16 bits to reset counter */
897 DPRINTK(TX_ERR, DEBUG, "writing eitr(%d): %08X\n", v_idx,
898 itr_reg);
899 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg | (itr_reg)<<16);
900 }
901
902 return;
903}
904
9a799d71
AK		 905static irqreturn_t ixgbe_msix_lsc(int irq, void *data)
906{
907 struct net_device *netdev = data;
908 struct ixgbe_adapter *adapter = netdev_priv(netdev);
909 struct ixgbe_hw *hw = &adapter->hw;
910 u32 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
911
912 if (eicr & IXGBE_EICR_LSC) {
913 adapter->lsc_int++;
914 if (!test_bit(__IXGBE_DOWN, &adapter->state))
915 mod_timer(&adapter->watchdog_timer, jiffies);
916 }
d4f80882
AV		 917
918 if (!test_bit(__IXGBE_DOWN, &adapter->state))
919 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_OTHER);
9a799d71
AK		 920
921 return IRQ_HANDLED;
922}
923
924static irqreturn_t ixgbe_msix_clean_tx(int irq, void *data)
925{
021230d4
AV		 926 struct ixgbe_q_vector *q_vector = data;
927 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 928 struct ixgbe_ring *tx_ring;
021230d4
AV		 929 int i, r_idx;
930
931 if (!q_vector->txr_count)
932 return IRQ_HANDLED;
933
934 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
935 for (i = 0; i < q_vector->txr_count; i++) {
3a581073 936 tx_ring = &(adapter->tx_ring[r_idx]);
96b0e0f6 937#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd 938 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 939 ixgbe_update_tx_dca(adapter, tx_ring);
bd0362dd 940#endif
3a581073
JB		 941 tx_ring->total_bytes = 0;
942 tx_ring->total_packets = 0;
943 ixgbe_clean_tx_irq(adapter, tx_ring);
021230d4
AV		 944 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
945 r_idx + 1);
946 }
9a799d71 947
9a799d71
AK		 948 return IRQ_HANDLED;
949}
950
021230d4
AV		 951/**
952 * ixgbe_msix_clean_rx - single unshared vector rx clean (all queues)
953 * @irq: unused
954 * @data: pointer to our q_vector struct for this interrupt vector
955 **/
9a799d71
AK		 956static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data)
957{
021230d4
AV		 958 struct ixgbe_q_vector *q_vector = data;
959 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 960 struct ixgbe_ring *rx_ring;
021230d4
AV		 961 int r_idx;
962
963 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
964 if (!q_vector->rxr_count)
965 return IRQ_HANDLED;
966
3a581073 967 rx_ring = &(adapter->rx_ring[r_idx]);
021230d4 968 /* disable interrupts on this vector only */
3a581073
JB		 969 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, rx_ring->v_idx);
970 rx_ring->total_bytes = 0;
971 rx_ring->total_packets = 0;
021230d4
AV		 972 netif_rx_schedule(adapter->netdev, &q_vector->napi);
973
974 return IRQ_HANDLED;
975}
976
977static irqreturn_t ixgbe_msix_clean_many(int irq, void *data)
978{
979 ixgbe_msix_clean_rx(irq, data);
980 ixgbe_msix_clean_tx(irq, data);
9a799d71 981
9a799d71
AK		 982 return IRQ_HANDLED;
983}
984
021230d4
AV		 985/**
986 * ixgbe_clean_rxonly - msix (aka one shot) rx clean routine
987 * @napi: napi struct with our devices info in it
988 * @budget: amount of work driver is allowed to do this pass, in packets
989 *
990 **/
9a799d71
AK		 991static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget)
992{
021230d4
AV		 993 struct ixgbe_q_vector *q_vector =
994 container_of(napi, struct ixgbe_q_vector, napi);
995 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 996 struct ixgbe_ring *rx_ring;
9a799d71 997 int work_done = 0;
021230d4 998 long r_idx;
9a799d71 999
021230d4 1000 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
3a581073 1001 rx_ring = &(adapter->rx_ring[r_idx]);
96b0e0f6 1002#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd 1003 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 1004 ixgbe_update_rx_dca(adapter, rx_ring);
bd0362dd 1005#endif
9a799d71 1006
3a581073 1007 ixgbe_clean_rx_irq(adapter, rx_ring, &work_done, budget);
9a799d71 1008
021230d4
AV		 1009 /* If all Rx work done, exit the polling mode */
1010 if (work_done < budget) {
1011 netif_rx_complete(adapter->netdev, napi);
f494e8fa
AV		 1012 if (adapter->rx_eitr < IXGBE_MIN_ITR_USECS)
1013 ixgbe_set_itr_msix(q_vector);
9a799d71 1014 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3a581073 1015 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, rx_ring->v_idx);
9a799d71
AK		 1016 }
1017
1018 return work_done;
1019}
1020
021230d4
AV		 1021static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx,
1022 int r_idx)
1023{
1024 a->q_vector[v_idx].adapter = a;
1025 set_bit(r_idx, a->q_vector[v_idx].rxr_idx);
1026 a->q_vector[v_idx].rxr_count++;
1027 a->rx_ring[r_idx].v_idx = 1 << v_idx;
1028}
1029
1030static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx,
1031 int r_idx)
1032{
1033 a->q_vector[v_idx].adapter = a;
1034 set_bit(r_idx, a->q_vector[v_idx].txr_idx);
1035 a->q_vector[v_idx].txr_count++;
1036 a->tx_ring[r_idx].v_idx = 1 << v_idx;
1037}
1038
9a799d71 1039/**
021230d4
AV		 1040 * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors
1041 * @adapter: board private structure to initialize
1042 * @vectors: allotted vector count for descriptor rings
9a799d71 1043 *
021230d4
AV		 1044 * This function maps descriptor rings to the queue-specific vectors
1045 * we were allotted through the MSI-X enabling code. Ideally, we'd have
1046 * one vector per ring/queue, but on a constrained vector budget, we
1047 * group the rings as "efficiently" as possible. You would add new
1048 * mapping configurations in here.
9a799d71 1049 **/
021230d4
AV		 1050static int ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter,
1051 int vectors)
1052{
1053 int v_start = 0;
1054 int rxr_idx = 0, txr_idx = 0;
1055 int rxr_remaining = adapter->num_rx_queues;
1056 int txr_remaining = adapter->num_tx_queues;
1057 int i, j;
1058 int rqpv, tqpv;
1059 int err = 0;
1060
1061 /* No mapping required if MSI-X is disabled. */
1062 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
1063 goto out;
9a799d71 1064
021230d4
AV		 1065 /*
1066 * The ideal configuration...
1067 * We have enough vectors to map one per queue.
1068 */
1069 if (vectors == adapter->num_rx_queues + adapter->num_tx_queues) {
1070 for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++)
1071 map_vector_to_rxq(adapter, v_start, rxr_idx);
9a799d71 1072
021230d4
AV		 1073 for (; txr_idx < txr_remaining; v_start++, txr_idx++)
1074 map_vector_to_txq(adapter, v_start, txr_idx);
9a799d71 1075
9a799d71 1076 goto out;
021230d4 1077 }
9a799d71 1078
021230d4
AV		 1079 /*
1080 * If we don't have enough vectors for a 1-to-1
1081 * mapping, we'll have to group them so there are
1082 * multiple queues per vector.
1083 */
1084 /* Re-adjusting *qpv takes care of the remainder. */
1085 for (i = v_start; i < vectors; i++) {
1086 rqpv = DIV_ROUND_UP(rxr_remaining, vectors - i);
1087 for (j = 0; j < rqpv; j++) {
1088 map_vector_to_rxq(adapter, i, rxr_idx);
1089 rxr_idx++;
1090 rxr_remaining--;
1091 }
1092 }
1093 for (i = v_start; i < vectors; i++) {
1094 tqpv = DIV_ROUND_UP(txr_remaining, vectors - i);
1095 for (j = 0; j < tqpv; j++) {
1096 map_vector_to_txq(adapter, i, txr_idx);
1097 txr_idx++;
1098 txr_remaining--;
9a799d71 1099 }
9a799d71
AK		 1100 }
1101
021230d4
AV		 1102out:
1103 return err;
1104}
1105
1106/**
1107 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
1108 * @adapter: board private structure
1109 *
1110 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
1111 * interrupts from the kernel.
1112 **/
1113static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
1114{
1115 struct net_device *netdev = adapter->netdev;
1116 irqreturn_t (*handler)(int, void *);
1117 int i, vector, q_vectors, err;
1118
1119 /* Decrement for Other and TCP Timer vectors */
1120 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1121
1122 /* Map the Tx/Rx rings to the vectors we were allotted. */
1123 err = ixgbe_map_rings_to_vectors(adapter, q_vectors);
1124 if (err)
1125 goto out;
1126
1127#define SET_HANDLER(_v) ((!(_v)->rxr_count) ? &ixgbe_msix_clean_tx : \
1128 (!(_v)->txr_count) ? &ixgbe_msix_clean_rx : \
1129 &ixgbe_msix_clean_many)
1130 for (vector = 0; vector < q_vectors; vector++) {
1131 handler = SET_HANDLER(&adapter->q_vector[vector]);
1132 sprintf(adapter->name[vector], "%s:v%d-%s",
1133 netdev->name, vector,
1134 (handler == &ixgbe_msix_clean_rx) ? "Rx" :
1135 ((handler == &ixgbe_msix_clean_tx) ? "Tx" : "TxRx"));
1136 err = request_irq(adapter->msix_entries[vector].vector,
1137 handler, 0, adapter->name[vector],
1138 &(adapter->q_vector[vector]));
9a799d71
AK		 1139 if (err) {
1140 DPRINTK(PROBE, ERR,
1141 "request_irq failed for MSIX interrupt "
1142 "Error: %d\n", err);
021230d4 1143 goto free_queue_irqs;
9a799d71 1144 }
9a799d71
AK		 1145 }
1146
021230d4
AV		 1147 sprintf(adapter->name[vector], "%s:lsc", netdev->name);
1148 err = request_irq(adapter->msix_entries[vector].vector,
1149 &ixgbe_msix_lsc, 0, adapter->name[vector], netdev);
9a799d71
AK		 1150 if (err) {
1151 DPRINTK(PROBE, ERR,
1152 "request_irq for msix_lsc failed: %d\n", err);
021230d4 1153 goto free_queue_irqs;
9a799d71
AK		 1154 }
1155
9a799d71
AK		 1156 return 0;
1157
021230d4
AV		 1158free_queue_irqs:
1159 for (i = vector - 1; i >= 0; i--)
1160 free_irq(adapter->msix_entries[--vector].vector,
1161 &(adapter->q_vector[i]));
1162 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
1163 pci_disable_msix(adapter->pdev);
9a799d71
AK		 1164 kfree(adapter->msix_entries);
1165 adapter->msix_entries = NULL;
021230d4 1166out:
9a799d71
AK		 1167 return err;
1168}
1169
f494e8fa
AV		 1170static void ixgbe_set_itr(struct ixgbe_adapter *adapter)
1171{
1172 struct ixgbe_hw *hw = &adapter->hw;
1173 struct ixgbe_q_vector *q_vector = adapter->q_vector;
1174 u8 current_itr;
1175 u32 new_itr = q_vector->eitr;
1176 struct ixgbe_ring *rx_ring = &adapter->rx_ring[0];
1177 struct ixgbe_ring *tx_ring = &adapter->tx_ring[0];
1178
1179 q_vector->tx_eitr = ixgbe_update_itr(adapter, new_itr,
1180 q_vector->tx_eitr,
1181 tx_ring->total_packets,
1182 tx_ring->total_bytes);
1183 q_vector->rx_eitr = ixgbe_update_itr(adapter, new_itr,
1184 q_vector->rx_eitr,
1185 rx_ring->total_packets,
1186 rx_ring->total_bytes);
1187
1188 current_itr = max(q_vector->rx_eitr, q_vector->tx_eitr);
1189
1190 switch (current_itr) {
1191 /* counts and packets in update_itr are dependent on these numbers */
1192 case lowest_latency:
1193 new_itr = 100000;
1194 break;
1195 case low_latency:
1196 new_itr = 20000; /* aka hwitr = ~200 */
1197 break;
1198 case bulk_latency:
1199 new_itr = 8000;
1200 break;
1201 default:
1202 break;
1203 }
1204
1205 if (new_itr != q_vector->eitr) {
1206 u32 itr_reg;
1207 /* do an exponential smoothing */
1208 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
1209 q_vector->eitr = new_itr;
1210 itr_reg = EITR_INTS_PER_SEC_TO_REG(new_itr);
1211 /* must write high and low 16 bits to reset counter */
1212 IXGBE_WRITE_REG(hw, IXGBE_EITR(0), itr_reg | (itr_reg)<<16);
1213 }
1214
1215 return;
1216}
1217
021230d4
AV		 1218static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter);
1219
9a799d71 1220/**
021230d4 1221 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 1222 * @irq: interrupt number
1223 * @data: pointer to a network interface device structure
1224 * @pt_regs: CPU registers structure
1225 **/
1226static irqreturn_t ixgbe_intr(int irq, void *data)
1227{
1228 struct net_device *netdev = data;
1229 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1230 struct ixgbe_hw *hw = &adapter->hw;
1231 u32 eicr;
1232
9a799d71 1233
021230d4
AV		 1234 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
1235 * therefore no explict interrupt disable is necessary */
1236 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
9a799d71
AK		 1237 if (!eicr)
1238 return IRQ_NONE; /* Not our interrupt */
1239
1240 if (eicr & IXGBE_EICR_LSC) {
1241 adapter->lsc_int++;
1242 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1243 mod_timer(&adapter->watchdog_timer, jiffies);
1244 }
021230d4
AV		 1245
1246
1247 if (netif_rx_schedule_prep(netdev, &adapter->q_vector[0].napi)) {
f494e8fa
AV		 1248 adapter->tx_ring[0].total_packets = 0;
1249 adapter->tx_ring[0].total_bytes = 0;
1250 adapter->rx_ring[0].total_packets = 0;
1251 adapter->rx_ring[0].total_bytes = 0;
021230d4
AV		 1252 /* would disable interrupts here but EIAM disabled it */
1253 __netif_rx_schedule(netdev, &adapter->q_vector[0].napi);
9a799d71
AK		 1254 }
1255
1256 return IRQ_HANDLED;
1257}
1258
021230d4
AV		 1259static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter)
1260{
1261 int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1262
1263 for (i = 0; i < q_vectors; i++) {
1264 struct ixgbe_q_vector *q_vector = &adapter->q_vector[i];
1265 bitmap_zero(q_vector->rxr_idx, MAX_RX_QUEUES);
1266 bitmap_zero(q_vector->txr_idx, MAX_TX_QUEUES);
1267 q_vector->rxr_count = 0;
1268 q_vector->txr_count = 0;
1269 }
1270}
1271
9a799d71
AK		 1272/**
1273 * ixgbe_request_irq - initialize interrupts
1274 * @adapter: board private structure
1275 *
1276 * Attempts to configure interrupts using the best available
1277 * capabilities of the hardware and kernel.
1278 **/
021230d4 1279static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 1280{
1281 struct net_device *netdev = adapter->netdev;
021230d4 1282 int err;
9a799d71 1283
021230d4
AV		 1284 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
1285 err = ixgbe_request_msix_irqs(adapter);
1286 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
1287 err = request_irq(adapter->pdev->irq, &ixgbe_intr, 0,
1288 netdev->name, netdev);
1289 } else {
1290 err = request_irq(adapter->pdev->irq, &ixgbe_intr, IRQF_SHARED,
1291 netdev->name, netdev);
9a799d71
AK		 1292 }
1293
9a799d71
AK		 1294 if (err)
1295 DPRINTK(PROBE, ERR, "request_irq failed, Error %d\n", err);
1296
9a799d71
AK		 1297 return err;
1298}
1299
1300static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
1301{
1302 struct net_device *netdev = adapter->netdev;
1303
1304 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
021230d4 1305 int i, q_vectors;
9a799d71 1306
021230d4
AV		 1307 q_vectors = adapter->num_msix_vectors;
1308
1309 i = q_vectors - 1;
9a799d71 1310 free_irq(adapter->msix_entries[i].vector, netdev);
9a799d71 1311
021230d4
AV		 1312 i--;
1313 for (; i >= 0; i--) {
1314 free_irq(adapter->msix_entries[i].vector,
1315 &(adapter->q_vector[i]));
1316 }
1317
1318 ixgbe_reset_q_vectors(adapter);
1319 } else {
1320 free_irq(adapter->pdev->irq, netdev);
9a799d71
AK		 1321 }
1322}
1323
1324/**
1325 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
1326 * @adapter: board private structure
1327 **/
1328static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
1329{
9a799d71
AK		 1330 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
1331 IXGBE_WRITE_FLUSH(&adapter->hw);
021230d4
AV		 1332 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
1333 int i;
1334 for (i = 0; i < adapter->num_msix_vectors; i++)
1335 synchronize_irq(adapter->msix_entries[i].vector);
1336 } else {
1337 synchronize_irq(adapter->pdev->irq);
1338 }
9a799d71
AK		 1339}
1340
1341/**
1342 * ixgbe_irq_enable - Enable default interrupt generation settings
1343 * @adapter: board private structure
1344 **/
1345static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter)
1346{
021230d4
AV		 1347 u32 mask;
1348 mask = IXGBE_EIMS_ENABLE_MASK;
1349 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
d4f80882 1350 IXGBE_WRITE_FLUSH(&adapter->hw);
9a799d71
AK		 1351}
1352
1353/**
1354 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
1355 *
1356 **/
1357static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
1358{
9a799d71
AK		 1359 struct ixgbe_hw *hw = &adapter->hw;
1360
021230d4
AV		 1361 IXGBE_WRITE_REG(hw, IXGBE_EITR(0),
1362 EITR_INTS_PER_SEC_TO_REG(adapter->rx_eitr));
9a799d71
AK		 1363
1364 ixgbe_set_ivar(adapter, IXGBE_IVAR_RX_QUEUE(0), 0);
021230d4
AV		 1365 ixgbe_set_ivar(adapter, IXGBE_IVAR_TX_QUEUE(0), 0);
1366
1367 map_vector_to_rxq(adapter, 0, 0);
1368 map_vector_to_txq(adapter, 0, 0);
1369
1370 DPRINTK(HW, INFO, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 1371}
1372
1373/**
3a581073 1374 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 1375 * @adapter: board private structure
1376 *
1377 * Configure the Tx unit of the MAC after a reset.
1378 **/
1379static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
1380{
e01c31a5 1381 u64 tdba, tdwba;
9a799d71 1382 struct ixgbe_hw *hw = &adapter->hw;
021230d4 1383 u32 i, j, tdlen, txctrl;
9a799d71
AK		 1384
1385 /* Setup the HW Tx Head and Tail descriptor pointers */
1386 for (i = 0; i < adapter->num_tx_queues; i++) {
e01c31a5
JB		 1387 struct ixgbe_ring *ring = &adapter->tx_ring[i];
1388 j = ring->reg_idx;
1389 tdba = ring->dma;
1390 tdlen = ring->count * sizeof(union ixgbe_adv_tx_desc);
021230d4 1391 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(j),
e01c31a5 1392 (tdba & DMA_32BIT_MASK));
021230d4 1393 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(j), (tdba >> 32));
e01c31a5
JB		 1394 tdwba = ring->dma +
1395 (ring->count * sizeof(union ixgbe_adv_tx_desc));
1396 tdwba |= IXGBE_TDWBAL_HEAD_WB_ENABLE;
1397 IXGBE_WRITE_REG(hw, IXGBE_TDWBAL(j), tdwba & DMA_32BIT_MASK);
1398 IXGBE_WRITE_REG(hw, IXGBE_TDWBAH(j), (tdwba >> 32));
021230d4
AV		 1399 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(j), tdlen);
1400 IXGBE_WRITE_REG(hw, IXGBE_TDH(j), 0);
1401 IXGBE_WRITE_REG(hw, IXGBE_TDT(j), 0);
1402 adapter->tx_ring[i].head = IXGBE_TDH(j);
1403 adapter->tx_ring[i].tail = IXGBE_TDT(j);
1404 /* Disable Tx Head Writeback RO bit, since this hoses
1405 * bookkeeping if things aren't delivered in order.
1406 */
e01c31a5 1407 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(j));
021230d4 1408 txctrl &= ~IXGBE_DCA_TXCTRL_TX_WB_RO_EN;
e01c31a5 1409 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(j), txctrl);
9a799d71 1410 }
9a799d71
AK		 1411}
1412
cc41ac7c
JB		 1413#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
1414
1415static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter, int index)
1416{
1417 struct ixgbe_ring *rx_ring;
1418 u32 srrctl;
1419 int queue0;
3be1adfb
AD		 1420 unsigned long mask;
1421
1422 /* program one srrctl register per VMDq index */
1423 if (adapter->flags & IXGBE_FLAG_VMDQ_ENABLED) {
1424 long shift, len;
1425 mask = (unsigned long) adapter->ring_feature[RING_F_RSS].mask;
1426 len = sizeof(adapter->ring_feature[RING_F_VMDQ].mask) * 8;
1427 shift = find_first_bit(&mask, len);
1428 queue0 = index & mask;
1429 index = (index & mask) >> shift;
1430 /* program one srrctl per RSS queue since RDRXCTL.MVMEN is enabled */
cc41ac7c 1431 } else {
3be1adfb
AD		 1432 mask = (unsigned long) adapter->ring_feature[RING_F_RSS].mask;
1433 queue0 = index & mask;
1434 index = index & mask;
cc41ac7c 1435 }
3be1adfb 1436
cc41ac7c
JB		 1437 rx_ring = &adapter->rx_ring[queue0];
1438
1439 srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(index));
1440
1441 srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK;
1442 srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK;
1443
1444 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
1445 srrctl |= IXGBE_RXBUFFER_2048 >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
1446 srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
1447 srrctl |= ((IXGBE_RX_HDR_SIZE <<
1448 IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) &
1449 IXGBE_SRRCTL_BSIZEHDR_MASK);
1450 } else {
1451 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
1452
1453 if (rx_ring->rx_buf_len == MAXIMUM_ETHERNET_VLAN_SIZE)
1454 srrctl |= IXGBE_RXBUFFER_2048 >>
1455 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
1456 else
1457 srrctl |= rx_ring->rx_buf_len >>
1458 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
1459 }
1460 IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(index), srrctl);
1461}
9a799d71 1462
177db6ff
MC		 1463/**
1464 * ixgbe_get_skb_hdr - helper function for LRO header processing
1465 * @skb: pointer to sk_buff to be added to LRO packet
1466 * @iphdr: pointer to tcp header structure
1467 * @tcph: pointer to tcp header structure
1468 * @hdr_flags: pointer to header flags
1469 * @priv: private data
1470 **/
1471static int ixgbe_get_skb_hdr(struct sk_buff *skb, void **iphdr, void **tcph,
1472 u64 *hdr_flags, void *priv)
1473{
1474 union ixgbe_adv_rx_desc *rx_desc = priv;
1475
1476 /* Verify that this is a valid IPv4 TCP packet */
e9990a9c
JB		 1477 if (!((ixgbe_get_pkt_info(rx_desc) & IXGBE_RXDADV_PKTTYPE_IPV4) &&
1478 (ixgbe_get_pkt_info(rx_desc) & IXGBE_RXDADV_PKTTYPE_TCP)))
177db6ff
MC		 1479 return -1;
1480
1481 /* Set network headers */
1482 skb_reset_network_header(skb);
1483 skb_set_transport_header(skb, ip_hdrlen(skb));
1484 *iphdr = ip_hdr(skb);
1485 *tcph = tcp_hdr(skb);
1486 *hdr_flags = LRO_IPV4 | LRO_TCP;
1487 return 0;
1488}
1489
cc41ac7c
JB		 1490#define PAGE_USE_COUNT(S) (((S) >> PAGE_SHIFT) + \
1491 (((S) & (PAGE_SIZE - 1)) ? 1 : 0))
1492
9a799d71 1493/**
3a581073 1494 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
9a799d71
AK		 1495 * @adapter: board private structure
1496 *
1497 * Configure the Rx unit of the MAC after a reset.
1498 **/
1499static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
1500{
1501 u64 rdba;
1502 struct ixgbe_hw *hw = &adapter->hw;
1503 struct net_device *netdev = adapter->netdev;
1504 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
021230d4 1505 int i, j;
9a799d71 1506 u32 rdlen, rxctrl, rxcsum;
7c6e0a43
JB		 1507 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
1508 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
1509 0x6A3E67EA, 0x14364D17, 0x3BED200D};
9a799d71 1510 u32 fctrl, hlreg0;
9a799d71 1511 u32 pages;
cc41ac7c
JB		 1512 u32 reta = 0, mrqc;
1513 u32 rdrxctl;
7c6e0a43 1514 int rx_buf_len;
9a799d71
AK		 1515
1516 /* Decide whether to use packet split mode or not */
1517 if (netdev->mtu > ETH_DATA_LEN)
1518 adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED;
1519 else
1520 adapter->flags &= ~IXGBE_FLAG_RX_PS_ENABLED;
1521
1522 /* Set the RX buffer length according to the mode */
1523 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43 1524 rx_buf_len = IXGBE_RX_HDR_SIZE;
9a799d71
AK		 1525 } else {
1526 if (netdev->mtu <= ETH_DATA_LEN)
7c6e0a43 1527 rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
9a799d71 1528 else
7c6e0a43 1529 rx_buf_len = ALIGN(max_frame, 1024);
9a799d71
AK		 1530 }
1531
1532 fctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_FCTRL);
1533 fctrl |= IXGBE_FCTRL_BAM;
021230d4 1534 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
9a799d71
AK		 1535 IXGBE_WRITE_REG(&adapter->hw, IXGBE_FCTRL, fctrl);
1536
1537 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
1538 if (adapter->netdev->mtu <= ETH_DATA_LEN)
1539 hlreg0 &= ~IXGBE_HLREG0_JUMBOEN;
1540 else
1541 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
1542 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
1543
1544 pages = PAGE_USE_COUNT(adapter->netdev->mtu);
1545
9a799d71
AK		 1546 rdlen = adapter->rx_ring[0].count * sizeof(union ixgbe_adv_rx_desc);
1547 /* disable receives while setting up the descriptors */
1548 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
1549 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
1550
1551 /* Setup the HW Rx Head and Tail Descriptor Pointers and
1552 * the Base and Length of the Rx Descriptor Ring */
1553 for (i = 0; i < adapter->num_rx_queues; i++) {
1554 rdba = adapter->rx_ring[i].dma;
7c6e0a43
JB		 1555 j = adapter->rx_ring[i].reg_idx;
1556 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(j), (rdba & DMA_32BIT_MASK));
1557 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(j), (rdba >> 32));
1558 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(j), rdlen);
1559 IXGBE_WRITE_REG(hw, IXGBE_RDH(j), 0);
1560 IXGBE_WRITE_REG(hw, IXGBE_RDT(j), 0);
1561 adapter->rx_ring[i].head = IXGBE_RDH(j);
1562 adapter->rx_ring[i].tail = IXGBE_RDT(j);
1563 adapter->rx_ring[i].rx_buf_len = rx_buf_len;
e9990a9c
JB		 1564 /* Intitial LRO Settings */
1565 adapter->rx_ring[i].lro_mgr.max_aggr = IXGBE_MAX_LRO_AGGREGATE;
1566 adapter->rx_ring[i].lro_mgr.max_desc = IXGBE_MAX_LRO_DESCRIPTORS;
1567 adapter->rx_ring[i].lro_mgr.get_skb_header = ixgbe_get_skb_hdr;
1568 adapter->rx_ring[i].lro_mgr.features = LRO_F_EXTRACT_VLAN_ID;
1569 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL))
1570 adapter->rx_ring[i].lro_mgr.features |= LRO_F_NAPI;
1571 adapter->rx_ring[i].lro_mgr.dev = adapter->netdev;
1572 adapter->rx_ring[i].lro_mgr.ip_summed = CHECKSUM_UNNECESSARY;
1573 adapter->rx_ring[i].lro_mgr.ip_summed_aggr = CHECKSUM_UNNECESSARY;
cc41ac7c
JB		 1574
1575 ixgbe_configure_srrctl(adapter, j);
9a799d71
AK		 1576 }
1577
cc41ac7c
JB		 1578 /*
1579 * For VMDq support of different descriptor types or
1580 * buffer sizes through the use of multiple SRRCTL
1581 * registers, RDRXCTL.MVMEN must be set to 1
1582 *
1583 * also, the manual doesn't mention it clearly but DCA hints
1584 * will only use queue 0's tags unless this bit is set. Side
1585 * effects of setting this bit are only that SRRCTL must be
1586 * fully programmed [0..15]
1587 */
1588 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
1589 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
1590 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
1591
177db6ff 1592
021230d4 1593 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
9a799d71 1594 /* Fill out redirection table */
021230d4
AV		 1595 for (i = 0, j = 0; i < 128; i++, j++) {
1596 if (j == adapter->ring_feature[RING_F_RSS].indices)
1597 j = 0;
1598 /* reta = 4-byte sliding window of
1599 * 0x00..(indices-1)(indices-1)00..etc. */
1600 reta = (reta << 8) | (j * 0x11);
1601 if ((i & 3) == 3)
1602 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
9a799d71
AK		 1603 }
1604
1605 /* Fill out hash function seeds */
1606 for (i = 0; i < 10; i++)
7c6e0a43 1607 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
9a799d71
AK		 1608
1609 mrqc = IXGBE_MRQC_RSSEN
1610 /* Perform hash on these packet types */
7c6e0a43
JB		 1611 | IXGBE_MRQC_RSS_FIELD_IPV4
1612 | IXGBE_MRQC_RSS_FIELD_IPV4_TCP
1613 | IXGBE_MRQC_RSS_FIELD_IPV4_UDP
1614 | IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP
1615 | IXGBE_MRQC_RSS_FIELD_IPV6_EX
1616 | IXGBE_MRQC_RSS_FIELD_IPV6
1617 | IXGBE_MRQC_RSS_FIELD_IPV6_TCP
1618 | IXGBE_MRQC_RSS_FIELD_IPV6_UDP
1619 | IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP;
9a799d71 1620 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
021230d4 1621 }
9a799d71 1622
021230d4
AV		 1623 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
1624
1625 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED ||
1626 adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED) {
1627 /* Disable indicating checksum in descriptor, enables
1628 * RSS hash */
9a799d71 1629 rxcsum |= IXGBE_RXCSUM_PCSD;
9a799d71 1630 }
021230d4
AV		 1631 if (!(rxcsum & IXGBE_RXCSUM_PCSD)) {
1632 /* Enable IPv4 payload checksum for UDP fragments
1633 * if PCSD is not set */
1634 rxcsum |= IXGBE_RXCSUM_IPPCSE;
1635 }
1636
1637 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
9a799d71
AK		 1638}
1639
1640static void ixgbe_vlan_rx_register(struct net_device *netdev,
1641 struct vlan_group *grp)
1642{
1643 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1644 u32 ctrl;
1645
d4f80882
AV		 1646 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1647 ixgbe_irq_disable(adapter);
9a799d71
AK		 1648 adapter->vlgrp = grp;
1649
1650 if (grp) {
1651 /* enable VLAN tag insert/strip */
1652 ctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_VLNCTRL);
746b9f02 1653 ctrl |= IXGBE_VLNCTRL_VME;
9a799d71
AK		 1654 ctrl &= ~IXGBE_VLNCTRL_CFIEN;
1655 IXGBE_WRITE_REG(&adapter->hw, IXGBE_VLNCTRL, ctrl);
1656 }
1657
d4f80882
AV		 1658 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1659 ixgbe_irq_enable(adapter);
9a799d71
AK		 1660}
1661
1662static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
1663{
1664 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1665
1666 /* add VID to filter table */
1667 ixgbe_set_vfta(&adapter->hw, vid, 0, true);
1668}
1669
1670static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
1671{
1672 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1673
d4f80882
AV		 1674 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1675 ixgbe_irq_disable(adapter);
1676
9a799d71 1677 vlan_group_set_device(adapter->vlgrp, vid, NULL);
d4f80882
AV		 1678
1679 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1680 ixgbe_irq_enable(adapter);
9a799d71
AK		 1681
1682 /* remove VID from filter table */
1683 ixgbe_set_vfta(&adapter->hw, vid, 0, false);
1684}
1685
1686static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
1687{
1688 ixgbe_vlan_rx_register(adapter->netdev, adapter->vlgrp);
1689
1690 if (adapter->vlgrp) {
1691 u16 vid;
1692 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
1693 if (!vlan_group_get_device(adapter->vlgrp, vid))
1694 continue;
1695 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
1696 }
1697 }
1698}
1699
2c5645cf
CL		 1700static u8 *ixgbe_addr_list_itr(struct ixgbe_hw *hw, u8 **mc_addr_ptr, u32 *vmdq)
1701{
1702 struct dev_mc_list *mc_ptr;
1703 u8 *addr = *mc_addr_ptr;
1704 *vmdq = 0;
1705
1706 mc_ptr = container_of(addr, struct dev_mc_list, dmi_addr[0]);
1707 if (mc_ptr->next)
1708 *mc_addr_ptr = mc_ptr->next->dmi_addr;
1709 else
1710 *mc_addr_ptr = NULL;
1711
1712 return addr;
1713}
1714
9a799d71 1715/**
2c5645cf 1716 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 1717 * @netdev: network interface device structure
1718 *
2c5645cf
CL		 1719 * The set_rx_method entry point is called whenever the unicast/multicast
1720 * address list or the network interface flags are updated. This routine is
1721 * responsible for configuring the hardware for proper unicast, multicast and
1722 * promiscuous mode.
9a799d71 1723 **/
2c5645cf 1724static void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 1725{
1726 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1727 struct ixgbe_hw *hw = &adapter->hw;
3d01625a 1728 u32 fctrl, vlnctrl;
2c5645cf
CL		 1729 u8 *addr_list = NULL;
1730 int addr_count = 0;
9a799d71
AK		 1731
1732 /* Check for Promiscuous and All Multicast modes */
1733
1734 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3d01625a 1735 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
9a799d71
AK		 1736
1737 if (netdev->flags & IFF_PROMISC) {
2c5645cf 1738 hw->addr_ctrl.user_set_promisc = 1;
9a799d71 1739 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3d01625a 1740 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
9a799d71 1741 } else {
746b9f02
PM		 1742 if (netdev->flags & IFF_ALLMULTI) {
1743 fctrl |= IXGBE_FCTRL_MPE;
1744 fctrl &= ~IXGBE_FCTRL_UPE;
1745 } else {
1746 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
1747 }
3d01625a 1748 vlnctrl |= IXGBE_VLNCTRL_VFE;
2c5645cf 1749 hw->addr_ctrl.user_set_promisc = 0;
9a799d71
AK		 1750 }
1751
1752 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
3d01625a 1753 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
9a799d71 1754
2c5645cf
CL		 1755 /* reprogram secondary unicast list */
1756 addr_count = netdev->uc_count;
1757 if (addr_count)
1758 addr_list = netdev->uc_list->dmi_addr;
1759 ixgbe_update_uc_addr_list(hw, addr_list, addr_count,
1760 ixgbe_addr_list_itr);
9a799d71 1761
2c5645cf
CL		 1762 /* reprogram multicast list */
1763 addr_count = netdev->mc_count;
1764 if (addr_count)
1765 addr_list = netdev->mc_list->dmi_addr;
1766 ixgbe_update_mc_addr_list(hw, addr_list, addr_count,
1767 ixgbe_addr_list_itr);
9a799d71
AK		 1768}
1769
021230d4
AV		 1770static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
1771{
1772 int q_idx;
1773 struct ixgbe_q_vector *q_vector;
1774 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1775
1776 /* legacy and MSI only use one vector */
1777 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
1778 q_vectors = 1;
1779
1780 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
1781 q_vector = &adapter->q_vector[q_idx];
1782 if (!q_vector->rxr_count)
1783 continue;
1784 napi_enable(&q_vector->napi);
1785 }
1786}
1787
1788static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
1789{
1790 int q_idx;
1791 struct ixgbe_q_vector *q_vector;
1792 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1793
1794 /* legacy and MSI only use one vector */
1795 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
1796 q_vectors = 1;
1797
1798 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
1799 q_vector = &adapter->q_vector[q_idx];
1800 if (!q_vector->rxr_count)
1801 continue;
1802 napi_disable(&q_vector->napi);
1803 }
1804}
1805
9a799d71
AK		 1806static void ixgbe_configure(struct ixgbe_adapter *adapter)
1807{
1808 struct net_device *netdev = adapter->netdev;
1809 int i;
1810
2c5645cf 1811 ixgbe_set_rx_mode(netdev);
9a799d71
AK		 1812
1813 ixgbe_restore_vlan(adapter);
1814
1815 ixgbe_configure_tx(adapter);
1816 ixgbe_configure_rx(adapter);
1817 for (i = 0; i < adapter->num_rx_queues; i++)
1818 ixgbe_alloc_rx_buffers(adapter, &adapter->rx_ring[i],
1819 (adapter->rx_ring[i].count - 1));
1820}
1821
1822static int ixgbe_up_complete(struct ixgbe_adapter *adapter)
1823{
1824 struct net_device *netdev = adapter->netdev;
9a799d71 1825 struct ixgbe_hw *hw = &adapter->hw;
021230d4 1826 int i, j = 0;
9a799d71 1827 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
021230d4
AV		 1828 u32 txdctl, rxdctl, mhadd;
1829 u32 gpie;
9a799d71 1830
5eba3699
AV		 1831 ixgbe_get_hw_control(adapter);
1832
021230d4
AV		 1833 if ((adapter->flags & IXGBE_FLAG_MSIX_ENABLED) ||
1834 (adapter->flags & IXGBE_FLAG_MSI_ENABLED)) {
9a799d71
AK		 1835 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
1836 gpie = (IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_EIAME |
1837 IXGBE_GPIE_PBA_SUPPORT | IXGBE_GPIE_OCD);
1838 } else {
1839 /* MSI only */
021230d4 1840 gpie = 0;
9a799d71 1841 }
021230d4
AV		 1842 /* XXX: to interrupt immediately for EICS writes, enable this */
1843 /* gpie |= IXGBE_GPIE_EIMEN; */
1844 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
9a799d71
AK		 1845 }
1846
021230d4
AV		 1847 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
1848 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
1849 * specifically only auto mask tx and rx interrupts */
1850 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
1851 }
9a799d71 1852
021230d4 1853 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
9a799d71
AK		 1854 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
1855 mhadd &= ~IXGBE_MHADD_MFS_MASK;
1856 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
1857
1858 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
1859 }
1860
1861 for (i = 0; i < adapter->num_tx_queues; i++) {
021230d4
AV		 1862 j = adapter->tx_ring[i].reg_idx;
1863 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
e01c31a5
JB		 1864 /* enable WTHRESH=8 descriptors, to encourage burst writeback */
1865 txdctl |= (8 << 16);
9a799d71 1866 txdctl |= IXGBE_TXDCTL_ENABLE;
021230d4 1867 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
9a799d71
AK		 1868 }
1869
1870 for (i = 0; i < adapter->num_rx_queues; i++) {
021230d4
AV		 1871 j = adapter->rx_ring[i].reg_idx;
1872 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
1873 /* enable PTHRESH=32 descriptors (half the internal cache)
1874 * and HTHRESH=0 descriptors (to minimize latency on fetch),
1875 * this also removes a pesky rx_no_buffer_count increment */
1876 rxdctl |= 0x0020;
9a799d71 1877 rxdctl |= IXGBE_RXDCTL_ENABLE;
021230d4 1878 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), rxdctl);
9a799d71
AK		 1879 }
1880 /* enable all receives */
1881 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
1882 rxdctl |= (IXGBE_RXCTRL_DMBYPS | IXGBE_RXCTRL_RXEN);
1883 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxdctl);
1884
1885 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
1886 ixgbe_configure_msix(adapter);
1887 else
1888 ixgbe_configure_msi_and_legacy(adapter);
1889
1890 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 1891 ixgbe_napi_enable_all(adapter);
1892
1893 /* clear any pending interrupts, may auto mask */
1894 IXGBE_READ_REG(hw, IXGBE_EICR);
1895
9a799d71
AK		 1896 ixgbe_irq_enable(adapter);
1897
1898 /* bring the link up in the watchdog, this could race with our first
1899 * link up interrupt but shouldn't be a problem */
1900 mod_timer(&adapter->watchdog_timer, jiffies);
1901 return 0;
1902}
1903
d4f80882
AV		 1904void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
1905{
1906 WARN_ON(in_interrupt());
1907 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
1908 msleep(1);
1909 ixgbe_down(adapter);
1910 ixgbe_up(adapter);
1911 clear_bit(__IXGBE_RESETTING, &adapter->state);
1912}
1913
9a799d71
AK		 1914int ixgbe_up(struct ixgbe_adapter *adapter)
1915{
1916 /* hardware has been reset, we need to reload some things */
1917 ixgbe_configure(adapter);
1918
1919 return ixgbe_up_complete(adapter);
1920}
1921
1922void ixgbe_reset(struct ixgbe_adapter *adapter)
1923{
1924 if (ixgbe_init_hw(&adapter->hw))
1925 DPRINTK(PROBE, ERR, "Hardware Error\n");
1926
1927 /* reprogram the RAR[0] in case user changed it. */
1928 ixgbe_set_rar(&adapter->hw, 0, adapter->hw.mac.addr, 0, IXGBE_RAH_AV);
1929
1930}
1931
1932#ifdef CONFIG_PM
1933static int ixgbe_resume(struct pci_dev *pdev)
1934{
1935 struct net_device *netdev = pci_get_drvdata(pdev);
1936 struct ixgbe_adapter *adapter = netdev_priv(netdev);
021230d4 1937 u32 err;
9a799d71
AK		 1938
1939 pci_set_power_state(pdev, PCI_D0);
1940 pci_restore_state(pdev);
1941 err = pci_enable_device(pdev);
1942 if (err) {
1943 printk(KERN_ERR "ixgbe: Cannot enable PCI device from " \
1944 "suspend\n");
1945 return err;
1946 }
1947 pci_set_master(pdev);
1948
1949 pci_enable_wake(pdev, PCI_D3hot, 0);
1950 pci_enable_wake(pdev, PCI_D3cold, 0);
1951
1952 if (netif_running(netdev)) {
021230d4 1953 err = ixgbe_request_irq(adapter);
9a799d71
AK		 1954 if (err)
1955 return err;
1956 }
1957
1958 ixgbe_reset(adapter);
1959
1960 if (netif_running(netdev))
1961 ixgbe_up(adapter);
1962
1963 netif_device_attach(netdev);
1964
1965 return 0;
1966}
1967#endif
1968
1969/**
1970 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
1971 * @adapter: board private structure
1972 * @rx_ring: ring to free buffers from
1973 **/
1974static void ixgbe_clean_rx_ring(struct ixgbe_adapter *adapter,
1975 struct ixgbe_ring *rx_ring)
1976{
1977 struct pci_dev *pdev = adapter->pdev;
1978 unsigned long size;
1979 unsigned int i;
1980
1981 /* Free all the Rx ring sk_buffs */
1982
1983 for (i = 0; i < rx_ring->count; i++) {
1984 struct ixgbe_rx_buffer *rx_buffer_info;
1985
1986 rx_buffer_info = &rx_ring->rx_buffer_info[i];
1987 if (rx_buffer_info->dma) {
1988 pci_unmap_single(pdev, rx_buffer_info->dma,
7c6e0a43 1989 rx_ring->rx_buf_len,
9a799d71
AK		 1990 PCI_DMA_FROMDEVICE);
1991 rx_buffer_info->dma = 0;
1992 }
1993 if (rx_buffer_info->skb) {
1994 dev_kfree_skb(rx_buffer_info->skb);
1995 rx_buffer_info->skb = NULL;
1996 }
1997 if (!rx_buffer_info->page)
1998 continue;
1999 pci_unmap_page(pdev, rx_buffer_info->page_dma, PAGE_SIZE,
2000 PCI_DMA_FROMDEVICE);
2001 rx_buffer_info->page_dma = 0;
2002
2003 put_page(rx_buffer_info->page);
2004 rx_buffer_info->page = NULL;
2005 }
2006
2007 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
2008 memset(rx_ring->rx_buffer_info, 0, size);
2009
2010 /* Zero out the descriptor ring */
2011 memset(rx_ring->desc, 0, rx_ring->size);
2012
2013 rx_ring->next_to_clean = 0;
2014 rx_ring->next_to_use = 0;
2015
2016 writel(0, adapter->hw.hw_addr + rx_ring->head);
2017 writel(0, adapter->hw.hw_addr + rx_ring->tail);
2018}
2019
2020/**
2021 * ixgbe_clean_tx_ring - Free Tx Buffers
2022 * @adapter: board private structure
2023 * @tx_ring: ring to be cleaned
2024 **/
2025static void ixgbe_clean_tx_ring(struct ixgbe_adapter *adapter,
2026 struct ixgbe_ring *tx_ring)
2027{
2028 struct ixgbe_tx_buffer *tx_buffer_info;
2029 unsigned long size;
2030 unsigned int i;
2031
2032 /* Free all the Tx ring sk_buffs */
2033
2034 for (i = 0; i < tx_ring->count; i++) {
2035 tx_buffer_info = &tx_ring->tx_buffer_info[i];
2036 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
2037 }
2038
2039 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
2040 memset(tx_ring->tx_buffer_info, 0, size);
2041
2042 /* Zero out the descriptor ring */
2043 memset(tx_ring->desc, 0, tx_ring->size);
2044
2045 tx_ring->next_to_use = 0;
2046 tx_ring->next_to_clean = 0;
2047
2048 writel(0, adapter->hw.hw_addr + tx_ring->head);
2049 writel(0, adapter->hw.hw_addr + tx_ring->tail);
2050}
2051
2052/**
021230d4 2053 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 2054 * @adapter: board private structure
2055 **/
021230d4 2056static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 2057{
2058 int i;
2059
021230d4
AV		 2060 for (i = 0; i < adapter->num_rx_queues; i++)
2061 ixgbe_clean_rx_ring(adapter, &adapter->rx_ring[i]);
9a799d71
AK		 2062}
2063
2064/**
021230d4 2065 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 2066 * @adapter: board private structure
2067 **/
021230d4 2068static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 2069{
2070 int i;
2071
021230d4
AV		 2072 for (i = 0; i < adapter->num_tx_queues; i++)
2073 ixgbe_clean_tx_ring(adapter, &adapter->tx_ring[i]);
9a799d71
AK		 2074}
2075
2076void ixgbe_down(struct ixgbe_adapter *adapter)
2077{
2078 struct net_device *netdev = adapter->netdev;
2079 u32 rxctrl;
2080
2081 /* signal that we are down to the interrupt handler */
2082 set_bit(__IXGBE_DOWN, &adapter->state);
2083
2084 /* disable receives */
2085 rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_RXCTRL);
2086 IXGBE_WRITE_REG(&adapter->hw, IXGBE_RXCTRL,
2087 rxctrl & ~IXGBE_RXCTRL_RXEN);
2088
2089 netif_tx_disable(netdev);
2090
2091 /* disable transmits in the hardware */
2092
2093 /* flush both disables */
2094 IXGBE_WRITE_FLUSH(&adapter->hw);
2095 msleep(10);
2096
2097 ixgbe_irq_disable(adapter);
2098
021230d4 2099 ixgbe_napi_disable_all(adapter);
9a799d71
AK		 2100 del_timer_sync(&adapter->watchdog_timer);
2101
2102 netif_carrier_off(netdev);
fd2ea0a7 2103 netif_tx_stop_all_queues(netdev);
9a799d71 2104
96b0e0f6
JB		 2105#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
2106 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
2107 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
2108 dca_remove_requester(&adapter->pdev->dev);
2109 }
2110
2111#endif
6f4a0e45
PL		 2112 if (!pci_channel_offline(adapter->pdev))
2113 ixgbe_reset(adapter);
9a799d71
AK		 2114 ixgbe_clean_all_tx_rings(adapter);
2115 ixgbe_clean_all_rx_rings(adapter);
2116
96b0e0f6
JB		 2117#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
2118 /* since we reset the hardware DCA settings were cleared */
2119 if (dca_add_requester(&adapter->pdev->dev) == 0) {
2120 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
2121 /* always use CB2 mode, difference is masked
2122 * in the CB driver */
2123 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
2124 ixgbe_setup_dca(adapter);
2125 }
2126#endif
9a799d71
AK		 2127}
2128
2129static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
2130{
2131 struct net_device *netdev = pci_get_drvdata(pdev);
2132 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2133#ifdef CONFIG_PM
2134 int retval = 0;
2135#endif
2136
2137 netif_device_detach(netdev);
2138
2139 if (netif_running(netdev)) {
2140 ixgbe_down(adapter);
2141 ixgbe_free_irq(adapter);
2142 }
2143
2144#ifdef CONFIG_PM
2145 retval = pci_save_state(pdev);
2146 if (retval)
2147 return retval;
2148#endif
2149
2150 pci_enable_wake(pdev, PCI_D3hot, 0);
2151 pci_enable_wake(pdev, PCI_D3cold, 0);
2152
5eba3699
AV		 2153 ixgbe_release_hw_control(adapter);
2154
9a799d71
AK		 2155 pci_disable_device(pdev);
2156
2157 pci_set_power_state(pdev, pci_choose_state(pdev, state));
2158
2159 return 0;
2160}
2161
2162static void ixgbe_shutdown(struct pci_dev *pdev)
2163{
2164 ixgbe_suspend(pdev, PMSG_SUSPEND);
2165}
2166
2167/**
021230d4
AV		 2168 * ixgbe_poll - NAPI Rx polling callback
2169 * @napi: structure for representing this polling device
2170 * @budget: how many packets driver is allowed to clean
2171 *
2172 * This function is used for legacy and MSI, NAPI mode
9a799d71 2173 **/
021230d4 2174static int ixgbe_poll(struct napi_struct *napi, int budget)
9a799d71 2175{
021230d4
AV		 2176 struct ixgbe_q_vector *q_vector = container_of(napi,
2177 struct ixgbe_q_vector, napi);
2178 struct ixgbe_adapter *adapter = q_vector->adapter;
d2c7ddd6 2179 int tx_cleaned = 0, work_done = 0;
9a799d71 2180
96b0e0f6 2181#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd
JC		 2182 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
2183 ixgbe_update_tx_dca(adapter, adapter->tx_ring);
2184 ixgbe_update_rx_dca(adapter, adapter->rx_ring);
2185 }
2186#endif
2187
d2c7ddd6 2188 tx_cleaned = ixgbe_clean_tx_irq(adapter, adapter->tx_ring);
021230d4 2189 ixgbe_clean_rx_irq(adapter, adapter->rx_ring, &work_done, budget);
9a799d71 2190
d2c7ddd6
DM		 2191 if (tx_cleaned)
2192 work_done = budget;
2193
53e52c72
DM		 2194 /* If budget not fully consumed, exit the polling mode */
2195 if (work_done < budget) {
021230d4 2196 netif_rx_complete(adapter->netdev, napi);
f494e8fa
AV		 2197 if (adapter->rx_eitr < IXGBE_MIN_ITR_USECS)
2198 ixgbe_set_itr(adapter);
d4f80882
AV		 2199 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2200 ixgbe_irq_enable(adapter);
9a799d71
AK		 2201 }
2202
2203 return work_done;
2204}
2205
2206/**
2207 * ixgbe_tx_timeout - Respond to a Tx Hang
2208 * @netdev: network interface device structure
2209 **/
2210static void ixgbe_tx_timeout(struct net_device *netdev)
2211{
2212 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2213
2214 /* Do the reset outside of interrupt context */
2215 schedule_work(&adapter->reset_task);
2216}
2217
2218static void ixgbe_reset_task(struct work_struct *work)
2219{
2220 struct ixgbe_adapter *adapter;
2221 adapter = container_of(work, struct ixgbe_adapter, reset_task);
2222
2223 adapter->tx_timeout_count++;
2224
d4f80882 2225 ixgbe_reinit_locked(adapter);
9a799d71
AK		 2226}
2227
021230d4
AV		 2228static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
2229 int vectors)
2230{
2231 int err, vector_threshold;
2232
2233 /* We'll want at least 3 (vector_threshold):
2234 * 1) TxQ[0] Cleanup
2235 * 2) RxQ[0] Cleanup
2236 * 3) Other (Link Status Change, etc.)
2237 * 4) TCP Timer (optional)
2238 */
2239 vector_threshold = MIN_MSIX_COUNT;
2240
2241 /* The more we get, the more we will assign to Tx/Rx Cleanup
2242 * for the separate queues...where Rx Cleanup >= Tx Cleanup.
2243 * Right now, we simply care about how many we'll get; we'll
2244 * set them up later while requesting irq's.
2245 */
2246 while (vectors >= vector_threshold) {
2247 err = pci_enable_msix(adapter->pdev, adapter->msix_entries,
2248 vectors);
2249 if (!err) /* Success in acquiring all requested vectors. */
2250 break;
2251 else if (err < 0)
2252 vectors = 0; /* Nasty failure, quit now */
2253 else /* err == number of vectors we should try again with */
2254 vectors = err;
2255 }
2256
2257 if (vectors < vector_threshold) {
2258 /* Can't allocate enough MSI-X interrupts? Oh well.
2259 * This just means we'll go with either a single MSI
2260 * vector or fall back to legacy interrupts.
2261 */
2262 DPRINTK(HW, DEBUG, "Unable to allocate MSI-X interrupts\n");
2263 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2264 kfree(adapter->msix_entries);
2265 adapter->msix_entries = NULL;
2266 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
2267 adapter->num_tx_queues = 1;
2268 adapter->num_rx_queues = 1;
2269 } else {
2270 adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
2271 adapter->num_msix_vectors = vectors;
2272 }
2273}
2274
2275static void __devinit ixgbe_set_num_queues(struct ixgbe_adapter *adapter)
2276{
2277 int nrq, ntq;
2278 int feature_mask = 0, rss_i, rss_m;
2279
2280 /* Number of supported queues */
2281 switch (adapter->hw.mac.type) {
2282 case ixgbe_mac_82598EB:
2283 rss_i = adapter->ring_feature[RING_F_RSS].indices;
2284 rss_m = 0;
2285 feature_mask |= IXGBE_FLAG_RSS_ENABLED;
2286
2287 switch (adapter->flags & feature_mask) {
2288 case (IXGBE_FLAG_RSS_ENABLED):
2289 rss_m = 0xF;
2290 nrq = rss_i;
30eba97a 2291 ntq = rss_i;
021230d4
AV		 2292 break;
2293 case 0:
2294 default:
2295 rss_i = 0;
2296 rss_m = 0;
2297 nrq = 1;
2298 ntq = 1;
2299 break;
2300 }
2301
2302 adapter->ring_feature[RING_F_RSS].indices = rss_i;
2303 adapter->ring_feature[RING_F_RSS].mask = rss_m;
2304 break;
2305 default:
2306 nrq = 1;
2307 ntq = 1;
2308 break;
2309 }
2310
2311 adapter->num_rx_queues = nrq;
2312 adapter->num_tx_queues = ntq;
2313}
2314
2315/**
2316 * ixgbe_cache_ring_register - Descriptor ring to register mapping
2317 * @adapter: board private structure to initialize
2318 *
2319 * Once we know the feature-set enabled for the device, we'll cache
2320 * the register offset the descriptor ring is assigned to.
2321 **/
2322static void __devinit ixgbe_cache_ring_register(struct ixgbe_adapter *adapter)
2323{
2324 /* TODO: Remove all uses of the indices in the cases where multiple
2325 * features are OR'd together, if the feature set makes sense.
2326 */
2327 int feature_mask = 0, rss_i;
2328 int i, txr_idx, rxr_idx;
2329
2330 /* Number of supported queues */
2331 switch (adapter->hw.mac.type) {
2332 case ixgbe_mac_82598EB:
2333 rss_i = adapter->ring_feature[RING_F_RSS].indices;
2334 txr_idx = 0;
2335 rxr_idx = 0;
2336 feature_mask |= IXGBE_FLAG_RSS_ENABLED;
2337 switch (adapter->flags & feature_mask) {
2338 case (IXGBE_FLAG_RSS_ENABLED):
2339 for (i = 0; i < adapter->num_rx_queues; i++)
2340 adapter->rx_ring[i].reg_idx = i;
2341 for (i = 0; i < adapter->num_tx_queues; i++)
2342 adapter->tx_ring[i].reg_idx = i;
2343 break;
2344 case 0:
2345 default:
2346 break;
2347 }
2348 break;
2349 default:
2350 break;
2351 }
2352}
2353
9a799d71
AK		 2354/**
2355 * ixgbe_alloc_queues - Allocate memory for all rings
2356 * @adapter: board private structure to initialize
2357 *
2358 * We allocate one ring per queue at run-time since we don't know the
2359 * number of queues at compile-time. The polling_netdev array is
2360 * intended for Multiqueue, but should work fine with a single queue.
2361 **/
2362static int __devinit ixgbe_alloc_queues(struct ixgbe_adapter *adapter)
2363{
2364 int i;
2365
2366 adapter->tx_ring = kcalloc(adapter->num_tx_queues,
2367 sizeof(struct ixgbe_ring), GFP_KERNEL);
2368 if (!adapter->tx_ring)
021230d4 2369 goto err_tx_ring_allocation;
9a799d71
AK		 2370
2371 adapter->rx_ring = kcalloc(adapter->num_rx_queues,
2372 sizeof(struct ixgbe_ring), GFP_KERNEL);
021230d4
AV		 2373 if (!adapter->rx_ring)
2374 goto err_rx_ring_allocation;
9a799d71 2375
021230d4
AV		 2376 for (i = 0; i < adapter->num_tx_queues; i++) {
2377 adapter->tx_ring[i].count = IXGBE_DEFAULT_TXD;
2378 adapter->tx_ring[i].queue_index = i;
2379 }
9a799d71 2380 for (i = 0; i < adapter->num_rx_queues; i++) {
9a799d71 2381 adapter->rx_ring[i].count = IXGBE_DEFAULT_RXD;
021230d4
AV		 2382 adapter->rx_ring[i].queue_index = i;
2383 }
2384
2385 ixgbe_cache_ring_register(adapter);
2386
2387 return 0;
2388
2389err_rx_ring_allocation:
2390 kfree(adapter->tx_ring);
2391err_tx_ring_allocation:
2392 return -ENOMEM;
2393}
2394
2395/**
2396 * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported
2397 * @adapter: board private structure to initialize
2398 *
2399 * Attempt to configure the interrupts using the best available
2400 * capabilities of the hardware and the kernel.
2401 **/
2402static int __devinit ixgbe_set_interrupt_capability(struct ixgbe_adapter
2403 *adapter)
2404{
2405 int err = 0;
2406 int vector, v_budget;
2407
2408 /*
2409 * It's easy to be greedy for MSI-X vectors, but it really
2410 * doesn't do us much good if we have a lot more vectors
2411 * than CPU's. So let's be conservative and only ask for
2412 * (roughly) twice the number of vectors as there are CPU's.
2413 */
2414 v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues,
2415 (int)(num_online_cpus() * 2)) + NON_Q_VECTORS;
2416
2417 /*
2418 * At the same time, hardware can only support a maximum of
2419 * MAX_MSIX_COUNT vectors. With features such as RSS and VMDq,
2420 * we can easily reach upwards of 64 Rx descriptor queues and
2421 * 32 Tx queues. Thus, we cap it off in those rare cases where
2422 * the cpu count also exceeds our vector limit.
2423 */
2424 v_budget = min(v_budget, MAX_MSIX_COUNT);
2425
2426 /* A failure in MSI-X entry allocation isn't fatal, but it does
2427 * mean we disable MSI-X capabilities of the adapter. */
2428 adapter->msix_entries = kcalloc(v_budget,
2429 sizeof(struct msix_entry), GFP_KERNEL);
2430 if (!adapter->msix_entries) {
2431 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
2432 ixgbe_set_num_queues(adapter);
2433 kfree(adapter->tx_ring);
2434 kfree(adapter->rx_ring);
2435 err = ixgbe_alloc_queues(adapter);
2436 if (err) {
2437 DPRINTK(PROBE, ERR, "Unable to allocate memory "
2438 "for queues\n");
2439 goto out;
2440 }
2441
2442 goto try_msi;
2443 }
2444
2445 for (vector = 0; vector < v_budget; vector++)
2446 adapter->msix_entries[vector].entry = vector;
2447
2448 ixgbe_acquire_msix_vectors(adapter, v_budget);
2449
2450 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
2451 goto out;
2452
2453try_msi:
2454 err = pci_enable_msi(adapter->pdev);
2455 if (!err) {
2456 adapter->flags |= IXGBE_FLAG_MSI_ENABLED;
2457 } else {
2458 DPRINTK(HW, DEBUG, "Unable to allocate MSI interrupt, "
2459 "falling back to legacy. Error: %d\n", err);
2460 /* reset err */
2461 err = 0;
2462 }
2463
2464out:
30eba97a 2465 /* Notify the stack of the (possibly) reduced Tx Queue count. */
fd2ea0a7 2466 adapter->netdev->real_num_tx_queues = adapter->num_tx_queues;
021230d4
AV		 2467
2468 return err;
2469}
2470
2471static void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter)
2472{
2473 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2474 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2475 pci_disable_msix(adapter->pdev);
2476 kfree(adapter->msix_entries);
2477 adapter->msix_entries = NULL;
2478 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
2479 adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED;
2480 pci_disable_msi(adapter->pdev);
2481 }
2482 return;
2483}
2484
2485/**
2486 * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme
2487 * @adapter: board private structure to initialize
2488 *
2489 * We determine which interrupt scheme to use based on...
2490 * - Kernel support (MSI, MSI-X)
2491 * - which can be user-defined (via MODULE_PARAM)
2492 * - Hardware queue count (num_*_queues)
2493 * - defined by miscellaneous hardware support/features (RSS, etc.)
2494 **/
2495static int __devinit ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter)
2496{
2497 int err;
2498
2499 /* Number of supported queues */
2500 ixgbe_set_num_queues(adapter);
2501
2502 err = ixgbe_alloc_queues(adapter);
2503 if (err) {
2504 DPRINTK(PROBE, ERR, "Unable to allocate memory for queues\n");
2505 goto err_alloc_queues;
2506 }
2507
2508 err = ixgbe_set_interrupt_capability(adapter);
2509 if (err) {
2510 DPRINTK(PROBE, ERR, "Unable to setup interrupt capabilities\n");
2511 goto err_set_interrupt;
9a799d71
AK		 2512 }
2513
021230d4
AV		 2514 DPRINTK(DRV, INFO, "Multiqueue %s: Rx Queue count = %u, "
2515 "Tx Queue count = %u\n",
2516 (adapter->num_rx_queues > 1) ? "Enabled" :
2517 "Disabled", adapter->num_rx_queues, adapter->num_tx_queues);
2518
2519 set_bit(__IXGBE_DOWN, &adapter->state);
2520
9a799d71 2521 return 0;
021230d4
AV		 2522
2523err_set_interrupt:
2524 kfree(adapter->tx_ring);
2525 kfree(adapter->rx_ring);
2526err_alloc_queues:
2527 return err;
9a799d71
AK		 2528}
2529
2530/**
2531 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
2532 * @adapter: board private structure to initialize
2533 *
2534 * ixgbe_sw_init initializes the Adapter private data structure.
2535 * Fields are initialized based on PCI device information and
2536 * OS network device settings (MTU size).
2537 **/
2538static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
2539{
2540 struct ixgbe_hw *hw = &adapter->hw;
2541 struct pci_dev *pdev = adapter->pdev;
021230d4
AV		 2542 unsigned int rss;
2543
2544 /* Set capability flags */
2545 rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus());
2546 adapter->ring_feature[RING_F_RSS].indices = rss;
2547 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
9a799d71 2548
f494e8fa
AV		 2549 /* Enable Dynamic interrupt throttling by default */
2550 adapter->rx_eitr = 1;
2551 adapter->tx_eitr = 1;
2552
9a799d71 2553 /* default flow control settings */
2b9ade93
JB		 2554 hw->fc.original_type = ixgbe_fc_none;
2555 hw->fc.type = ixgbe_fc_none;
2556 hw->fc.high_water = IXGBE_DEFAULT_FCRTH;
2557 hw->fc.low_water = IXGBE_DEFAULT_FCRTL;
2558 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
2559 hw->fc.send_xon = true;
9a799d71 2560
021230d4 2561 /* select 10G link by default */
9a799d71
AK		 2562 hw->mac.link_mode_select = IXGBE_AUTOC_LMS_10G_LINK_NO_AN;
2563 if (hw->mac.ops.reset(hw)) {
2564 dev_err(&pdev->dev, "HW Init failed\n");
2565 return -EIO;
2566 }
3957d63d
AK		 2567 if (hw->mac.ops.setup_link_speed(hw, IXGBE_LINK_SPEED_10GB_FULL, true,
2568 false)) {
9a799d71
AK		 2569 dev_err(&pdev->dev, "Link Speed setup failed\n");
2570 return -EIO;
2571 }
2572
2573 /* initialize eeprom parameters */
2574 if (ixgbe_init_eeprom(hw)) {
2575 dev_err(&pdev->dev, "EEPROM initialization failed\n");
2576 return -EIO;
2577 }
2578
021230d4 2579 /* enable rx csum by default */
9a799d71
AK		 2580 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
2581
9a799d71
AK		 2582 set_bit(__IXGBE_DOWN, &adapter->state);
2583
2584 return 0;
2585}
2586
2587/**
2588 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
2589 * @adapter: board private structure
3a581073 2590 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 2591 *
2592 * Return 0 on success, negative on failure
2593 **/
2594int ixgbe_setup_tx_resources(struct ixgbe_adapter *adapter,
e01c31a5 2595 struct ixgbe_ring *tx_ring)
9a799d71
AK		 2596{
2597 struct pci_dev *pdev = adapter->pdev;
2598 int size;
2599
3a581073
JB		 2600 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
2601 tx_ring->tx_buffer_info = vmalloc(size);
e01c31a5
JB		 2602 if (!tx_ring->tx_buffer_info)
2603 goto err;
3a581073 2604 memset(tx_ring->tx_buffer_info, 0, size);
9a799d71
AK		 2605
2606 /* round up to nearest 4K */
e01c31a5
JB		 2607 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc) +
2608 sizeof(u32);
3a581073 2609 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 2610
3a581073
JB		 2611 tx_ring->desc = pci_alloc_consistent(pdev, tx_ring->size,
2612 &tx_ring->dma);
e01c31a5
JB		 2613 if (!tx_ring->desc)
2614 goto err;
9a799d71 2615
3a581073
JB		 2616 tx_ring->next_to_use = 0;
2617 tx_ring->next_to_clean = 0;
2618 tx_ring->work_limit = tx_ring->count;
9a799d71 2619 return 0;
e01c31a5
JB		 2620
2621err:
2622 vfree(tx_ring->tx_buffer_info);
2623 tx_ring->tx_buffer_info = NULL;
2624 DPRINTK(PROBE, ERR, "Unable to allocate memory for the transmit "
2625 "descriptor ring\n");
2626 return -ENOMEM;
9a799d71
AK		 2627}
2628
2629/**
2630 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
2631 * @adapter: board private structure
3a581073 2632 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 2633 *
2634 * Returns 0 on success, negative on failure
2635 **/
2636int ixgbe_setup_rx_resources(struct ixgbe_adapter *adapter,
3a581073 2637 struct ixgbe_ring *rx_ring)
9a799d71
AK		 2638{
2639 struct pci_dev *pdev = adapter->pdev;
021230d4 2640 int size;
9a799d71 2641
177db6ff 2642 size = sizeof(struct net_lro_desc) * IXGBE_MAX_LRO_DESCRIPTORS;
3a581073
JB		 2643 rx_ring->lro_mgr.lro_arr = vmalloc(size);
2644 if (!rx_ring->lro_mgr.lro_arr)
177db6ff 2645 return -ENOMEM;
3a581073 2646 memset(rx_ring->lro_mgr.lro_arr, 0, size);
177db6ff 2647
3a581073
JB		 2648 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
2649 rx_ring->rx_buffer_info = vmalloc(size);
2650 if (!rx_ring->rx_buffer_info) {
9a799d71
AK		 2651 DPRINTK(PROBE, ERR,
2652 "vmalloc allocation failed for the rx desc ring\n");
177db6ff 2653 goto alloc_failed;
9a799d71 2654 }
3a581073 2655 memset(rx_ring->rx_buffer_info, 0, size);
9a799d71 2656
9a799d71 2657 /* Round up to nearest 4K */
3a581073
JB		 2658 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
2659 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 2660
3a581073 2661 rx_ring->desc = pci_alloc_consistent(pdev, rx_ring->size, &rx_ring->dma);
9a799d71 2662
3a581073 2663 if (!rx_ring->desc) {
9a799d71
AK		 2664 DPRINTK(PROBE, ERR,
2665 "Memory allocation failed for the rx desc ring\n");
3a581073 2666 vfree(rx_ring->rx_buffer_info);
177db6ff 2667 goto alloc_failed;
9a799d71
AK		 2668 }
2669
3a581073
JB		 2670 rx_ring->next_to_clean = 0;
2671 rx_ring->next_to_use = 0;
9a799d71
AK		 2672
2673 return 0;
177db6ff
MC		 2674
2675alloc_failed:
3a581073
JB		 2676 vfree(rx_ring->lro_mgr.lro_arr);
2677 rx_ring->lro_mgr.lro_arr = NULL;
177db6ff 2678 return -ENOMEM;
9a799d71
AK		 2679}
2680
2681/**
2682 * ixgbe_free_tx_resources - Free Tx Resources per Queue
2683 * @adapter: board private structure
2684 * @tx_ring: Tx descriptor ring for a specific queue
2685 *
2686 * Free all transmit software resources
2687 **/
2688static void ixgbe_free_tx_resources(struct ixgbe_adapter *adapter,
e01c31a5 2689 struct ixgbe_ring *tx_ring)
9a799d71
AK		 2690{
2691 struct pci_dev *pdev = adapter->pdev;
2692
2693 ixgbe_clean_tx_ring(adapter, tx_ring);
2694
2695 vfree(tx_ring->tx_buffer_info);
2696 tx_ring->tx_buffer_info = NULL;
2697
2698 pci_free_consistent(pdev, tx_ring->size, tx_ring->desc, tx_ring->dma);
2699
2700 tx_ring->desc = NULL;
2701}
2702
2703/**
2704 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
2705 * @adapter: board private structure
2706 *
2707 * Free all transmit software resources
2708 **/
2709static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
2710{
2711 int i;
2712
2713 for (i = 0; i < adapter->num_tx_queues; i++)
2714 ixgbe_free_tx_resources(adapter, &adapter->tx_ring[i]);
2715}
2716
2717/**
2718 * ixgbe_free_rx_resources - Free Rx Resources
2719 * @adapter: board private structure
2720 * @rx_ring: ring to clean the resources from
2721 *
2722 * Free all receive software resources
2723 **/
2724static void ixgbe_free_rx_resources(struct ixgbe_adapter *adapter,
2725 struct ixgbe_ring *rx_ring)
2726{
2727 struct pci_dev *pdev = adapter->pdev;
2728
177db6ff
MC		 2729 vfree(rx_ring->lro_mgr.lro_arr);
2730 rx_ring->lro_mgr.lro_arr = NULL;
2731
9a799d71
AK		 2732 ixgbe_clean_rx_ring(adapter, rx_ring);
2733
2734 vfree(rx_ring->rx_buffer_info);
2735 rx_ring->rx_buffer_info = NULL;
2736
2737 pci_free_consistent(pdev, rx_ring->size, rx_ring->desc, rx_ring->dma);
2738
2739 rx_ring->desc = NULL;
2740}
2741
2742/**
2743 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
2744 * @adapter: board private structure
2745 *
2746 * Free all receive software resources
2747 **/
2748static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
2749{
2750 int i;
2751
2752 for (i = 0; i < adapter->num_rx_queues; i++)
2753 ixgbe_free_rx_resources(adapter, &adapter->rx_ring[i]);
2754}
2755
2756/**
021230d4 2757 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
9a799d71
AK		 2758 * @adapter: board private structure
2759 *
2760 * If this function returns with an error, then it's possible one or
2761 * more of the rings is populated (while the rest are not). It is the
2762 * callers duty to clean those orphaned rings.
2763 *
2764 * Return 0 on success, negative on failure
2765 **/
2766static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
2767{
2768 int i, err = 0;
2769
2770 for (i = 0; i < adapter->num_tx_queues; i++) {
2771 err = ixgbe_setup_tx_resources(adapter, &adapter->tx_ring[i]);
2772 if (err) {
2773 DPRINTK(PROBE, ERR,
2774 "Allocation for Tx Queue %u failed\n", i);
2775 break;
2776 }
2777 }
2778
2779 return err;
2780}
2781
2782/**
021230d4 2783 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
9a799d71
AK		 2784 * @adapter: board private structure
2785 *
2786 * If this function returns with an error, then it's possible one or
2787 * more of the rings is populated (while the rest are not). It is the
2788 * callers duty to clean those orphaned rings.
2789 *
2790 * Return 0 on success, negative on failure
2791 **/
2792
2793static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
2794{
2795 int i, err = 0;
2796
2797 for (i = 0; i < adapter->num_rx_queues; i++) {
2798 err = ixgbe_setup_rx_resources(adapter, &adapter->rx_ring[i]);
2799 if (err) {
2800 DPRINTK(PROBE, ERR,
2801 "Allocation for Rx Queue %u failed\n", i);
2802 break;
2803 }
2804 }
2805
2806 return err;
2807}
2808
2809/**
2810 * ixgbe_change_mtu - Change the Maximum Transfer Unit
2811 * @netdev: network interface device structure
2812 * @new_mtu: new value for maximum frame size
2813 *
2814 * Returns 0 on success, negative on failure
2815 **/
2816static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
2817{
2818 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2819 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
2820
2821 if ((max_frame < (ETH_ZLEN + ETH_FCS_LEN)) ||
2822 (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
2823 return -EINVAL;
2824
021230d4
AV		 2825 DPRINTK(PROBE, INFO, "changing MTU from %d to %d\n",
2826 netdev->mtu, new_mtu);
2827 /* must set new MTU before calling down or up */
9a799d71
AK		 2828 netdev->mtu = new_mtu;
2829
d4f80882
AV		 2830 if (netif_running(netdev))
2831 ixgbe_reinit_locked(adapter);
9a799d71
AK		 2832
2833 return 0;
2834}
2835
2836/**
2837 * ixgbe_open - Called when a network interface is made active
2838 * @netdev: network interface device structure
2839 *
2840 * Returns 0 on success, negative value on failure
2841 *
2842 * The open entry point is called when a network interface is made
2843 * active by the system (IFF_UP). At this point all resources needed
2844 * for transmit and receive operations are allocated, the interrupt
2845 * handler is registered with the OS, the watchdog timer is started,
2846 * and the stack is notified that the interface is ready.
2847 **/
2848static int ixgbe_open(struct net_device *netdev)
2849{
2850 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2851 int err;
4bebfaa5
AK		 2852
2853 /* disallow open during test */
2854 if (test_bit(__IXGBE_TESTING, &adapter->state))
2855 return -EBUSY;
9a799d71 2856
9a799d71
AK		 2857 /* allocate transmit descriptors */
2858 err = ixgbe_setup_all_tx_resources(adapter);
2859 if (err)
2860 goto err_setup_tx;
2861
9a799d71
AK		 2862 /* allocate receive descriptors */
2863 err = ixgbe_setup_all_rx_resources(adapter);
2864 if (err)
2865 goto err_setup_rx;
2866
2867 ixgbe_configure(adapter);
2868
021230d4 2869 err = ixgbe_request_irq(adapter);
9a799d71
AK		 2870 if (err)
2871 goto err_req_irq;
2872
9a799d71
AK		 2873 err = ixgbe_up_complete(adapter);
2874 if (err)
2875 goto err_up;
2876
d55b53ff
JK		 2877 netif_tx_start_all_queues(netdev);
2878
9a799d71
AK		 2879 return 0;
2880
2881err_up:
5eba3699 2882 ixgbe_release_hw_control(adapter);
9a799d71
AK		 2883 ixgbe_free_irq(adapter);
2884err_req_irq:
2885 ixgbe_free_all_rx_resources(adapter);
2886err_setup_rx:
2887 ixgbe_free_all_tx_resources(adapter);
2888err_setup_tx:
2889 ixgbe_reset(adapter);
2890
2891 return err;
2892}
2893
2894/**
2895 * ixgbe_close - Disables a network interface
2896 * @netdev: network interface device structure
2897 *
2898 * Returns 0, this is not allowed to fail
2899 *
2900 * The close entry point is called when an interface is de-activated
2901 * by the OS. The hardware is still under the drivers control, but
2902 * needs to be disabled. A global MAC reset is issued to stop the
2903 * hardware, and all transmit and receive resources are freed.
2904 **/
2905static int ixgbe_close(struct net_device *netdev)
2906{
2907 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 2908
2909 ixgbe_down(adapter);
2910 ixgbe_free_irq(adapter);
2911
2912 ixgbe_free_all_tx_resources(adapter);
2913 ixgbe_free_all_rx_resources(adapter);
2914
5eba3699 2915 ixgbe_release_hw_control(adapter);
9a799d71
AK		 2916
2917 return 0;
2918}
2919
2920/**
2921 * ixgbe_update_stats - Update the board statistics counters.
2922 * @adapter: board private structure
2923 **/
2924void ixgbe_update_stats(struct ixgbe_adapter *adapter)
2925{
2926 struct ixgbe_hw *hw = &adapter->hw;
6f11eef7
AV		 2927 u64 total_mpc = 0;
2928 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
9a799d71
AK		 2929
2930 adapter->stats.crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
6f11eef7
AV		 2931 for (i = 0; i < 8; i++) {
2932 /* for packet buffers not used, the register should read 0 */
2933 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
2934 missed_rx += mpc;
2935 adapter->stats.mpc[i] += mpc;
2936 total_mpc += adapter->stats.mpc[i];
2937 adapter->stats.rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2938 }
2939 adapter->stats.gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
2940 /* work around hardware counting issue */
2941 adapter->stats.gprc -= missed_rx;
2942
2943 /* 82598 hardware only has a 32 bit counter in the high register */
9a799d71 2944 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
6f11eef7
AV		 2945 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
2946 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORH);
9a799d71
AK		 2947 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
2948 adapter->stats.bprc += bprc;
2949 adapter->stats.mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
2950 adapter->stats.mprc -= bprc;
2951 adapter->stats.roc += IXGBE_READ_REG(hw, IXGBE_ROC);
2952 adapter->stats.prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
2953 adapter->stats.prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
2954 adapter->stats.prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
2955 adapter->stats.prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
2956 adapter->stats.prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
2957 adapter->stats.prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
9a799d71
AK		 2958 adapter->stats.rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
2959 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
9a799d71 2960 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
6f11eef7
AV		 2961 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
2962 adapter->stats.lxontxc += lxon;
2963 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
2964 adapter->stats.lxofftxc += lxoff;
9a799d71
AK		 2965 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
2966 adapter->stats.gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
6f11eef7
AV		 2967 adapter->stats.mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
2968 /*
2969 * 82598 errata - tx of flow control packets is included in tx counters
2970 */
2971 xon_off_tot = lxon + lxoff;
2972 adapter->stats.gptc -= xon_off_tot;
2973 adapter->stats.mptc -= xon_off_tot;
2974 adapter->stats.gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
9a799d71
AK		 2975 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
2976 adapter->stats.rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
2977 adapter->stats.rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
9a799d71
AK		 2978 adapter->stats.tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
2979 adapter->stats.ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
6f11eef7 2980 adapter->stats.ptc64 -= xon_off_tot;
9a799d71
AK		 2981 adapter->stats.ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
2982 adapter->stats.ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
2983 adapter->stats.ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
2984 adapter->stats.ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
2985 adapter->stats.ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
9a799d71
AK		 2986 adapter->stats.bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
2987
2988 /* Fill out the OS statistics structure */
9a799d71
AK		 2989 adapter->net_stats.multicast = adapter->stats.mprc;
2990
2991 /* Rx Errors */
2992 adapter->net_stats.rx_errors = adapter->stats.crcerrs +
2993 adapter->stats.rlec;
2994 adapter->net_stats.rx_dropped = 0;
2995 adapter->net_stats.rx_length_errors = adapter->stats.rlec;
2996 adapter->net_stats.rx_crc_errors = adapter->stats.crcerrs;
6f11eef7 2997 adapter->net_stats.rx_missed_errors = total_mpc;
9a799d71
AK		 2998}
2999
3000/**
3001 * ixgbe_watchdog - Timer Call-back
3002 * @data: pointer to adapter cast into an unsigned long
3003 **/
3004static void ixgbe_watchdog(unsigned long data)
3005{
3006 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
3007 struct net_device *netdev = adapter->netdev;
3008 bool link_up;
3009 u32 link_speed = 0;
3010
3957d63d 3011 adapter->hw.mac.ops.check_link(&adapter->hw, &(link_speed), &link_up);
9a799d71
AK		 3012
3013 if (link_up) {
3014 if (!netif_carrier_ok(netdev)) {
3015 u32 frctl = IXGBE_READ_REG(&adapter->hw, IXGBE_FCTRL);
3016 u32 rmcs = IXGBE_READ_REG(&adapter->hw, IXGBE_RMCS);
3017#define FLOW_RX (frctl & IXGBE_FCTRL_RFCE)
3018#define FLOW_TX (rmcs & IXGBE_RMCS_TFCE_802_3X)
3019 DPRINTK(LINK, INFO, "NIC Link is Up %s, "
3020 "Flow Control: %s\n",
3021 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
3022 "10 Gbps" :
3023 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
5a059e9d 3024 "1 Gbps" : "unknown speed")),
9a799d71
AK		 3025 ((FLOW_RX && FLOW_TX) ? "RX/TX" :
3026 (FLOW_RX ? "RX" :
3027 (FLOW_TX ? "TX" : "None"))));
3028
3029 netif_carrier_on(netdev);
fd2ea0a7 3030 netif_tx_wake_all_queues(netdev);
9a799d71
AK		 3031 } else {
3032 /* Force detection of hung controller */
3033 adapter->detect_tx_hung = true;
3034 }
3035 } else {
3036 if (netif_carrier_ok(netdev)) {
3037 DPRINTK(LINK, INFO, "NIC Link is Down\n");
3038 netif_carrier_off(netdev);
fd2ea0a7 3039 netif_tx_stop_all_queues(netdev);
9a799d71
AK		 3040 }
3041 }
3042
3043 ixgbe_update_stats(adapter);
3044
021230d4
AV		 3045 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
3046 /* Cause software interrupt to ensure rx rings are cleaned */
3047 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3048 u32 eics =
3049 (1 << (adapter->num_msix_vectors - NON_Q_VECTORS)) - 1;
3050 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, eics);
3051 } else {
3052 /* for legacy and MSI interrupts don't set any bits that
3053 * are enabled for EIAM, because this operation would
3054 * set *both* EIMS and EICS for any bit in EIAM */
3055 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS,
3056 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
3057 }
3058 /* Reset the timer */
9a799d71
AK		 3059 mod_timer(&adapter->watchdog_timer,
3060 round_jiffies(jiffies + 2 * HZ));
021230d4 3061 }
9a799d71
AK		 3062}
3063
9a799d71
AK		 3064static int ixgbe_tso(struct ixgbe_adapter *adapter,
3065 struct ixgbe_ring *tx_ring, struct sk_buff *skb,
3066 u32 tx_flags, u8 *hdr_len)
3067{
3068 struct ixgbe_adv_tx_context_desc *context_desc;
3069 unsigned int i;
3070 int err;
3071 struct ixgbe_tx_buffer *tx_buffer_info;
3072 u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0;
3073 u32 mss_l4len_idx = 0, l4len;
9a799d71
AK		 3074
3075 if (skb_is_gso(skb)) {
3076 if (skb_header_cloned(skb)) {
3077 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
3078 if (err)
3079 return err;
3080 }
3081 l4len = tcp_hdrlen(skb);
3082 *hdr_len += l4len;
3083
8327d000 3084 if (skb->protocol == htons(ETH_P_IP)) {
9a799d71
AK		 3085 struct iphdr *iph = ip_hdr(skb);
3086 iph->tot_len = 0;
3087 iph->check = 0;
3088 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
3089 iph->daddr, 0,
3090 IPPROTO_TCP,
3091 0);
3092 adapter->hw_tso_ctxt++;
3093 } else if (skb_shinfo(skb)->gso_type == SKB_GSO_TCPV6) {
3094 ipv6_hdr(skb)->payload_len = 0;
3095 tcp_hdr(skb)->check =
3096 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
3097 &ipv6_hdr(skb)->daddr,
3098 0, IPPROTO_TCP, 0);
3099 adapter->hw_tso6_ctxt++;
3100 }
3101
3102 i = tx_ring->next_to_use;
3103
3104 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3105 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
3106
3107 /* VLAN MACLEN IPLEN */
3108 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
3109 vlan_macip_lens |=
3110 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
3111 vlan_macip_lens |= ((skb_network_offset(skb)) <<
3112 IXGBE_ADVTXD_MACLEN_SHIFT);
3113 *hdr_len += skb_network_offset(skb);
3114 vlan_macip_lens |=
3115 (skb_transport_header(skb) - skb_network_header(skb));
3116 *hdr_len +=
3117 (skb_transport_header(skb) - skb_network_header(skb));
3118 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
3119 context_desc->seqnum_seed = 0;
3120
3121 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
3122 type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT |
3123 IXGBE_ADVTXD_DTYP_CTXT);
3124
8327d000 3125 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 3126 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
3127 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
3128 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
3129
3130 /* MSS L4LEN IDX */
3131 mss_l4len_idx |=
3132 (skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT);
3133 mss_l4len_idx |= (l4len << IXGBE_ADVTXD_L4LEN_SHIFT);
4eeae6fd
PW		 3134 /* use index 1 for TSO */
3135 mss_l4len_idx |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 3136 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
3137
3138 tx_buffer_info->time_stamp = jiffies;
3139 tx_buffer_info->next_to_watch = i;
3140
3141 i++;
3142 if (i == tx_ring->count)
3143 i = 0;
3144 tx_ring->next_to_use = i;
3145
3146 return true;
3147 }
3148 return false;
3149}
3150
3151static bool ixgbe_tx_csum(struct ixgbe_adapter *adapter,
3152 struct ixgbe_ring *tx_ring,
3153 struct sk_buff *skb, u32 tx_flags)
3154{
3155 struct ixgbe_adv_tx_context_desc *context_desc;
3156 unsigned int i;
3157 struct ixgbe_tx_buffer *tx_buffer_info;
3158 u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0;
3159
3160 if (skb->ip_summed == CHECKSUM_PARTIAL ||
3161 (tx_flags & IXGBE_TX_FLAGS_VLAN)) {
3162 i = tx_ring->next_to_use;
3163 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3164 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
3165
3166 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
3167 vlan_macip_lens |=
3168 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
3169 vlan_macip_lens |= (skb_network_offset(skb) <<
3170 IXGBE_ADVTXD_MACLEN_SHIFT);
3171 if (skb->ip_summed == CHECKSUM_PARTIAL)
3172 vlan_macip_lens |= (skb_transport_header(skb) -
3173 skb_network_header(skb));
3174
3175 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
3176 context_desc->seqnum_seed = 0;
3177
3178 type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT |
3179 IXGBE_ADVTXD_DTYP_CTXT);
3180
3181 if (skb->ip_summed == CHECKSUM_PARTIAL) {
41825d71
AK		 3182 switch (skb->protocol) {
3183 case __constant_htons(ETH_P_IP):
9a799d71 3184 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
41825d71
AK		 3185 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
3186 type_tucmd_mlhl |=
3187 IXGBE_ADVTXD_TUCMD_L4T_TCP;
3188 break;
3189
3190 case __constant_htons(ETH_P_IPV6):
3191 /* XXX what about other V6 headers?? */
3192 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
3193 type_tucmd_mlhl |=
3194 IXGBE_ADVTXD_TUCMD_L4T_TCP;
3195 break;
9a799d71 3196
41825d71
AK		 3197 default:
3198 if (unlikely(net_ratelimit())) {
3199 DPRINTK(PROBE, WARNING,
3200 "partial checksum but proto=%x!\n",
3201 skb->protocol);
3202 }
3203 break;
3204 }
9a799d71
AK		 3205 }
3206
3207 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
4eeae6fd 3208 /* use index zero for tx checksum offload */
9a799d71
AK		 3209 context_desc->mss_l4len_idx = 0;
3210
3211 tx_buffer_info->time_stamp = jiffies;
3212 tx_buffer_info->next_to_watch = i;
3213 adapter->hw_csum_tx_good++;
3214 i++;
3215 if (i == tx_ring->count)
3216 i = 0;
3217 tx_ring->next_to_use = i;
3218
3219 return true;
3220 }
3221 return false;
3222}
3223
3224static int ixgbe_tx_map(struct ixgbe_adapter *adapter,
3225 struct ixgbe_ring *tx_ring,
3226 struct sk_buff *skb, unsigned int first)
3227{
3228 struct ixgbe_tx_buffer *tx_buffer_info;
3229 unsigned int len = skb->len;
3230 unsigned int offset = 0, size, count = 0, i;
3231 unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
3232 unsigned int f;
3233
3234 len -= skb->data_len;
3235
3236 i = tx_ring->next_to_use;
3237
3238 while (len) {
3239 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3240 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
3241
3242 tx_buffer_info->length = size;
3243 tx_buffer_info->dma = pci_map_single(adapter->pdev,
3244 skb->data + offset,
3245 size, PCI_DMA_TODEVICE);
3246 tx_buffer_info->time_stamp = jiffies;
3247 tx_buffer_info->next_to_watch = i;
3248
3249 len -= size;
3250 offset += size;
3251 count++;
3252 i++;
3253 if (i == tx_ring->count)
3254 i = 0;
3255 }
3256
3257 for (f = 0; f < nr_frags; f++) {
3258 struct skb_frag_struct *frag;
3259
3260 frag = &skb_shinfo(skb)->frags[f];
3261 len = frag->size;
3262 offset = frag->page_offset;
3263
3264 while (len) {
3265 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3266 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
3267
3268 tx_buffer_info->length = size;
3269 tx_buffer_info->dma = pci_map_page(adapter->pdev,
3270 frag->page,
3271 offset,
3272 size, PCI_DMA_TODEVICE);
3273 tx_buffer_info->time_stamp = jiffies;
3274 tx_buffer_info->next_to_watch = i;
3275
3276 len -= size;
3277 offset += size;
3278 count++;
3279 i++;
3280 if (i == tx_ring->count)
3281 i = 0;
3282 }
3283 }
3284 if (i == 0)
3285 i = tx_ring->count - 1;
3286 else
3287 i = i - 1;
3288 tx_ring->tx_buffer_info[i].skb = skb;
3289 tx_ring->tx_buffer_info[first].next_to_watch = i;
3290
3291 return count;
3292}
3293
3294static void ixgbe_tx_queue(struct ixgbe_adapter *adapter,
3295 struct ixgbe_ring *tx_ring,
3296 int tx_flags, int count, u32 paylen, u8 hdr_len)
3297{
3298 union ixgbe_adv_tx_desc *tx_desc = NULL;
3299 struct ixgbe_tx_buffer *tx_buffer_info;
3300 u32 olinfo_status = 0, cmd_type_len = 0;
3301 unsigned int i;
3302 u32 txd_cmd = IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS | IXGBE_TXD_CMD_IFCS;
3303
3304 cmd_type_len |= IXGBE_ADVTXD_DTYP_DATA;
3305
3306 cmd_type_len |= IXGBE_ADVTXD_DCMD_IFCS | IXGBE_ADVTXD_DCMD_DEXT;
3307
3308 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
3309 cmd_type_len |= IXGBE_ADVTXD_DCMD_VLE;
3310
3311 if (tx_flags & IXGBE_TX_FLAGS_TSO) {
3312 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
3313
3314 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
3315 IXGBE_ADVTXD_POPTS_SHIFT;
3316
4eeae6fd
PW		 3317 /* use index 1 context for tso */
3318 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 3319 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
3320 olinfo_status |= IXGBE_TXD_POPTS_IXSM <<
3321 IXGBE_ADVTXD_POPTS_SHIFT;
3322
3323 } else if (tx_flags & IXGBE_TX_FLAGS_CSUM)
3324 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
3325 IXGBE_ADVTXD_POPTS_SHIFT;
3326
3327 olinfo_status |= ((paylen - hdr_len) << IXGBE_ADVTXD_PAYLEN_SHIFT);
3328
3329 i = tx_ring->next_to_use;
3330 while (count--) {
3331 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3332 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
3333 tx_desc->read.buffer_addr = cpu_to_le64(tx_buffer_info->dma);
3334 tx_desc->read.cmd_type_len =
3335 cpu_to_le32(cmd_type_len | tx_buffer_info->length);
3336 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
3337
3338 i++;
3339 if (i == tx_ring->count)
3340 i = 0;
3341 }
3342
3343 tx_desc->read.cmd_type_len |= cpu_to_le32(txd_cmd);
3344
3345 /*
3346 * Force memory writes to complete before letting h/w
3347 * know there are new descriptors to fetch. (Only
3348 * applicable for weak-ordered memory model archs,
3349 * such as IA-64).
3350 */
3351 wmb();
3352
3353 tx_ring->next_to_use = i;
3354 writel(i, adapter->hw.hw_addr + tx_ring->tail);
3355}
3356
e092be60
AV		 3357static int __ixgbe_maybe_stop_tx(struct net_device *netdev,
3358 struct ixgbe_ring *tx_ring, int size)
3359{
3360 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3361
30eba97a 3362 netif_stop_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 3363 /* Herbert's original patch had:
3364 * smp_mb__after_netif_stop_queue();
3365 * but since that doesn't exist yet, just open code it. */
3366 smp_mb();
3367
3368 /* We need to check again in a case another CPU has just
3369 * made room available. */
3370 if (likely(IXGBE_DESC_UNUSED(tx_ring) < size))
3371 return -EBUSY;
3372
3373 /* A reprieve! - use start_queue because it doesn't call schedule */
30eba97a 3374 netif_wake_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 3375 ++adapter->restart_queue;
3376 return 0;
3377}
3378
3379static int ixgbe_maybe_stop_tx(struct net_device *netdev,
3380 struct ixgbe_ring *tx_ring, int size)
3381{
3382 if (likely(IXGBE_DESC_UNUSED(tx_ring) >= size))
3383 return 0;
3384 return __ixgbe_maybe_stop_tx(netdev, tx_ring, size);
3385}
3386
3387
9a799d71
AK		 3388static int ixgbe_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
3389{
3390 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3391 struct ixgbe_ring *tx_ring;
3392 unsigned int len = skb->len;
3393 unsigned int first;
3394 unsigned int tx_flags = 0;
30eba97a
AV		 3395 u8 hdr_len = 0;
3396 int r_idx = 0, tso;
9a799d71
AK		 3397 unsigned int mss = 0;
3398 int count = 0;
3399 unsigned int f;
3400 unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
3401 len -= skb->data_len;
30eba97a 3402 r_idx = (adapter->num_tx_queues - 1) & skb->queue_mapping;
30eba97a 3403 tx_ring = &adapter->tx_ring[r_idx];
9a799d71 3404
9a799d71
AK		 3405
3406 if (skb->len <= 0) {
3407 dev_kfree_skb(skb);
3408 return NETDEV_TX_OK;
3409 }
3410 mss = skb_shinfo(skb)->gso_size;
3411
3412 if (mss)
3413 count++;
3414 else if (skb->ip_summed == CHECKSUM_PARTIAL)
3415 count++;
3416
3417 count += TXD_USE_COUNT(len);
3418 for (f = 0; f < nr_frags; f++)
3419 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
3420
e092be60 3421 if (ixgbe_maybe_stop_tx(netdev, tx_ring, count)) {
9a799d71 3422 adapter->tx_busy++;
9a799d71
AK		 3423 return NETDEV_TX_BUSY;
3424 }
9a799d71
AK		 3425 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
3426 tx_flags |= IXGBE_TX_FLAGS_VLAN;
3427 tx_flags |= (vlan_tx_tag_get(skb) << IXGBE_TX_FLAGS_VLAN_SHIFT);
3428 }
3429
8327d000 3430 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 3431 tx_flags |= IXGBE_TX_FLAGS_IPV4;
3432 first = tx_ring->next_to_use;
3433 tso = ixgbe_tso(adapter, tx_ring, skb, tx_flags, &hdr_len);
3434 if (tso < 0) {
3435 dev_kfree_skb_any(skb);
3436 return NETDEV_TX_OK;
3437 }
3438
3439 if (tso)
3440 tx_flags |= IXGBE_TX_FLAGS_TSO;
3441 else if (ixgbe_tx_csum(adapter, tx_ring, skb, tx_flags) &&
3442 (skb->ip_summed == CHECKSUM_PARTIAL))
3443 tx_flags |= IXGBE_TX_FLAGS_CSUM;
3444
3445 ixgbe_tx_queue(adapter, tx_ring, tx_flags,
3446 ixgbe_tx_map(adapter, tx_ring, skb, first),
3447 skb->len, hdr_len);
3448
3449 netdev->trans_start = jiffies;
3450
e092be60 3451 ixgbe_maybe_stop_tx(netdev, tx_ring, DESC_NEEDED);
9a799d71
AK		 3452
3453 return NETDEV_TX_OK;
3454}
3455
3456/**
3457 * ixgbe_get_stats - Get System Network Statistics
3458 * @netdev: network interface device structure
3459 *
3460 * Returns the address of the device statistics structure.
3461 * The statistics are actually updated from the timer callback.
3462 **/
3463static struct net_device_stats *ixgbe_get_stats(struct net_device *netdev)
3464{
3465 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3466
3467 /* only return the current stats */
3468 return &adapter->net_stats;
3469}
3470
3471/**
3472 * ixgbe_set_mac - Change the Ethernet Address of the NIC
3473 * @netdev: network interface device structure
3474 * @p: pointer to an address structure
3475 *
3476 * Returns 0 on success, negative on failure
3477 **/
3478static int ixgbe_set_mac(struct net_device *netdev, void *p)
3479{
3480 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3481 struct sockaddr *addr = p;
3482
3483 if (!is_valid_ether_addr(addr->sa_data))
3484 return -EADDRNOTAVAIL;
3485
3486 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
3487 memcpy(adapter->hw.mac.addr, addr->sa_data, netdev->addr_len);
3488
3489 ixgbe_set_rar(&adapter->hw, 0, adapter->hw.mac.addr, 0, IXGBE_RAH_AV);
3490
3491 return 0;
3492}
3493
3494#ifdef CONFIG_NET_POLL_CONTROLLER
3495/*
3496 * Polling 'interrupt' - used by things like netconsole to send skbs
3497 * without having to re-enable interrupts. It's not called while
3498 * the interrupt routine is executing.
3499 */
3500static void ixgbe_netpoll(struct net_device *netdev)
3501{
3502 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3503
3504 disable_irq(adapter->pdev->irq);
3505 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
3506 ixgbe_intr(adapter->pdev->irq, netdev);
3507 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
3508 enable_irq(adapter->pdev->irq);
3509}
3510#endif
3511
021230d4
AV		 3512/**
3513 * ixgbe_napi_add_all - prep napi structs for use
3514 * @adapter: private struct
3515 * helper function to napi_add each possible q_vector->napi
3516 */
3517static void ixgbe_napi_add_all(struct ixgbe_adapter *adapter)
3518{
3519 int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3520 int (*poll)(struct napi_struct *, int);
3521
3522 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3523 poll = &ixgbe_clean_rxonly;
3524 } else {
3525 poll = &ixgbe_poll;
3526 /* only one q_vector for legacy modes */
3527 q_vectors = 1;
3528 }
3529
3530 for (i = 0; i < q_vectors; i++) {
3531 struct ixgbe_q_vector *q_vector = &adapter->q_vector[i];
3532 netif_napi_add(adapter->netdev, &q_vector->napi,
3533 (*poll), 64);
3534 }
3535}
3536
9a799d71
AK		 3537/**
3538 * ixgbe_probe - Device Initialization Routine
3539 * @pdev: PCI device information struct
3540 * @ent: entry in ixgbe_pci_tbl
3541 *
3542 * Returns 0 on success, negative on failure
3543 *
3544 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
3545 * The OS initialization, configuring of the adapter private structure,
3546 * and a hardware reset occur.
3547 **/
3548static int __devinit ixgbe_probe(struct pci_dev *pdev,
3549 const struct pci_device_id *ent)
3550{
3551 struct net_device *netdev;
3552 struct ixgbe_adapter *adapter = NULL;
3553 struct ixgbe_hw *hw;
3554 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
3555 unsigned long mmio_start, mmio_len;
3556 static int cards_found;
3557 int i, err, pci_using_dac;
3558 u16 link_status, link_speed, link_width;
3559 u32 part_num;
3560
3561 err = pci_enable_device(pdev);
3562 if (err)
3563 return err;
3564
3565 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK) &&
3566 !pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK)) {
3567 pci_using_dac = 1;
3568 } else {
3569 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
3570 if (err) {
3571 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
3572 if (err) {
3573 dev_err(&pdev->dev, "No usable DMA "
3574 "configuration, aborting\n");
3575 goto err_dma;
3576 }
3577 }
3578 pci_using_dac = 0;
3579 }
3580
3581 err = pci_request_regions(pdev, ixgbe_driver_name);
3582 if (err) {
3583 dev_err(&pdev->dev, "pci_request_regions failed 0x%x\n", err);
3584 goto err_pci_reg;
3585 }
3586
3587 pci_set_master(pdev);
fb3b27bc 3588 pci_save_state(pdev);
9a799d71 3589
30eba97a 3590 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), MAX_TX_QUEUES);
9a799d71
AK		 3591 if (!netdev) {
3592 err = -ENOMEM;
3593 goto err_alloc_etherdev;
3594 }
3595
9a799d71
AK		 3596 SET_NETDEV_DEV(netdev, &pdev->dev);
3597
3598 pci_set_drvdata(pdev, netdev);
3599 adapter = netdev_priv(netdev);
3600
3601 adapter->netdev = netdev;
3602 adapter->pdev = pdev;
3603 hw = &adapter->hw;
3604 hw->back = adapter;
3605 adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
3606
3607 mmio_start = pci_resource_start(pdev, 0);
3608 mmio_len = pci_resource_len(pdev, 0);
3609
3610 hw->hw_addr = ioremap(mmio_start, mmio_len);
3611 if (!hw->hw_addr) {
3612 err = -EIO;
3613 goto err_ioremap;
3614 }
3615
3616 for (i = 1; i <= 5; i++) {
3617 if (pci_resource_len(pdev, i) == 0)
3618 continue;
3619 }
3620
3621 netdev->open = &ixgbe_open;
3622 netdev->stop = &ixgbe_close;
3623 netdev->hard_start_xmit = &ixgbe_xmit_frame;
3624 netdev->get_stats = &ixgbe_get_stats;
2c5645cf
CL		 3625 netdev->set_rx_mode = &ixgbe_set_rx_mode;
3626 netdev->set_multicast_list = &ixgbe_set_rx_mode;
9a799d71
AK		 3627 netdev->set_mac_address = &ixgbe_set_mac;
3628 netdev->change_mtu = &ixgbe_change_mtu;
3629 ixgbe_set_ethtool_ops(netdev);
3630 netdev->tx_timeout = &ixgbe_tx_timeout;
3631 netdev->watchdog_timeo = 5 * HZ;
9a799d71
AK		 3632 netdev->vlan_rx_register = ixgbe_vlan_rx_register;
3633 netdev->vlan_rx_add_vid = ixgbe_vlan_rx_add_vid;
3634 netdev->vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid;
3635#ifdef CONFIG_NET_POLL_CONTROLLER
3636 netdev->poll_controller = ixgbe_netpoll;
3637#endif
3638 strcpy(netdev->name, pci_name(pdev));
3639
3640 netdev->mem_start = mmio_start;
3641 netdev->mem_end = mmio_start + mmio_len;
3642
3643 adapter->bd_number = cards_found;
3644
3645 /* PCI config space info */
3646 hw->vendor_id = pdev->vendor;
3647 hw->device_id = pdev->device;
3648 hw->revision_id = pdev->revision;
3649 hw->subsystem_vendor_id = pdev->subsystem_vendor;
3650 hw->subsystem_device_id = pdev->subsystem_device;
3651
3652 /* Setup hw api */
3653 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 3654 hw->mac.type = ii->mac;
9a799d71
AK		 3655
3656 err = ii->get_invariants(hw);
3657 if (err)
3658 goto err_hw_init;
3659
3660 /* setup the private structure */
3661 err = ixgbe_sw_init(adapter);
3662 if (err)
3663 goto err_sw_init;
3664
3665 netdev->features = NETIF_F_SG |
22f32b7a 3666 NETIF_F_IP_CSUM |
9a799d71
AK		 3667 NETIF_F_HW_VLAN_TX |
3668 NETIF_F_HW_VLAN_RX |
3669 NETIF_F_HW_VLAN_FILTER;
3670
e9990a9c 3671 netdev->features |= NETIF_F_IPV6_CSUM;
9a799d71 3672 netdev->features |= NETIF_F_TSO;
9a799d71 3673 netdev->features |= NETIF_F_TSO6;
e9990a9c 3674 netdev->features |= NETIF_F_LRO;
ad31c402
JK		 3675
3676 netdev->vlan_features |= NETIF_F_TSO;
3677 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 3678 netdev->vlan_features |= NETIF_F_IP_CSUM;
ad31c402
JK		 3679 netdev->vlan_features |= NETIF_F_SG;
3680
9a799d71
AK		 3681 if (pci_using_dac)
3682 netdev->features |= NETIF_F_HIGHDMA;
3683
9a799d71
AK		 3684 /* make sure the EEPROM is good */
3685 if (ixgbe_validate_eeprom_checksum(hw, NULL) < 0) {
3686 dev_err(&pdev->dev, "The EEPROM Checksum Is Not Valid\n");
3687 err = -EIO;
3688 goto err_eeprom;
3689 }
3690
3691 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
3692 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
3693
3694 if (ixgbe_validate_mac_addr(netdev->dev_addr)) {
3695 err = -EIO;
3696 goto err_eeprom;
3697 }
3698
3699 init_timer(&adapter->watchdog_timer);
3700 adapter->watchdog_timer.function = &ixgbe_watchdog;
3701 adapter->watchdog_timer.data = (unsigned long)adapter;
3702
3703 INIT_WORK(&adapter->reset_task, ixgbe_reset_task);
3704
021230d4
AV		 3705 err = ixgbe_init_interrupt_scheme(adapter);
3706 if (err)
3707 goto err_sw_init;
9a799d71
AK		 3708
3709 /* print bus type/speed/width info */
3710 pci_read_config_word(pdev, IXGBE_PCI_LINK_STATUS, &link_status);
3711 link_speed = link_status & IXGBE_PCI_LINK_SPEED;
3712 link_width = link_status & IXGBE_PCI_LINK_WIDTH;
3713 dev_info(&pdev->dev, "(PCI Express:%s:%s) "
3714 "%02x:%02x:%02x:%02x:%02x:%02x\n",
3715 ((link_speed == IXGBE_PCI_LINK_SPEED_5000) ? "5.0Gb/s" :
3716 (link_speed == IXGBE_PCI_LINK_SPEED_2500) ? "2.5Gb/s" :
3717 "Unknown"),
3718 ((link_width == IXGBE_PCI_LINK_WIDTH_8) ? "Width x8" :
3719 (link_width == IXGBE_PCI_LINK_WIDTH_4) ? "Width x4" :
3720 (link_width == IXGBE_PCI_LINK_WIDTH_2) ? "Width x2" :
3721 (link_width == IXGBE_PCI_LINK_WIDTH_1) ? "Width x1" :
3722 "Unknown"),
3723 netdev->dev_addr[0], netdev->dev_addr[1], netdev->dev_addr[2],
3724 netdev->dev_addr[3], netdev->dev_addr[4], netdev->dev_addr[5]);
3725 ixgbe_read_part_num(hw, &part_num);
3726 dev_info(&pdev->dev, "MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
3727 hw->mac.type, hw->phy.type,
3728 (part_num >> 8), (part_num & 0xff));
3729
0c254d86
AK		 3730 if (link_width <= IXGBE_PCI_LINK_WIDTH_4) {
3731 dev_warn(&pdev->dev, "PCI-Express bandwidth available for "
3732 "this card is not sufficient for optimal "
3733 "performance.\n");
3734 dev_warn(&pdev->dev, "For optimal performance a x8 "
3735 "PCI-Express slot is required.\n");
3736 }
3737
9a799d71
AK		 3738 /* reset the hardware with the new settings */
3739 ixgbe_start_hw(hw);
3740
3741 netif_carrier_off(netdev);
fd2ea0a7 3742 netif_tx_stop_all_queues(netdev);
9a799d71 3743
021230d4
AV		 3744 ixgbe_napi_add_all(adapter);
3745
9a799d71
AK		 3746 strcpy(netdev->name, "eth%d");
3747 err = register_netdev(netdev);
3748 if (err)
3749 goto err_register;
3750
96b0e0f6 3751#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
652f093f 3752 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd
JC		 3753 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
3754 /* always use CB2 mode, difference is masked
3755 * in the CB driver */
3756 IXGBE_WRITE_REG(hw, IXGBE_DCA_CTRL, 2);
3757 ixgbe_setup_dca(adapter);
3758 }
3759#endif
9a799d71
AK		 3760
3761 dev_info(&pdev->dev, "Intel(R) 10 Gigabit Network Connection\n");
3762 cards_found++;
3763 return 0;
3764
3765err_register:
5eba3699 3766 ixgbe_release_hw_control(adapter);
9a799d71
AK		 3767err_hw_init:
3768err_sw_init:
021230d4 3769 ixgbe_reset_interrupt_capability(adapter);
9a799d71
AK		 3770err_eeprom:
3771 iounmap(hw->hw_addr);
3772err_ioremap:
3773 free_netdev(netdev);
3774err_alloc_etherdev:
3775 pci_release_regions(pdev);
3776err_pci_reg:
3777err_dma:
3778 pci_disable_device(pdev);
3779 return err;
3780}
3781
3782/**
3783 * ixgbe_remove - Device Removal Routine
3784 * @pdev: PCI device information struct
3785 *
3786 * ixgbe_remove is called by the PCI subsystem to alert the driver
3787 * that it should release a PCI device. The could be caused by a
3788 * Hot-Plug event, or because the driver is going to be removed from
3789 * memory.
3790 **/
3791static void __devexit ixgbe_remove(struct pci_dev *pdev)
3792{
3793 struct net_device *netdev = pci_get_drvdata(pdev);
3794 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3795
3796 set_bit(__IXGBE_DOWN, &adapter->state);
3797 del_timer_sync(&adapter->watchdog_timer);
3798
3799 flush_scheduled_work();
3800
96b0e0f6 3801#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd
JC		 3802 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
3803 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
3804 dca_remove_requester(&pdev->dev);
3805 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
3806 }
3807
3808#endif
9a799d71
AK		 3809 unregister_netdev(netdev);
3810
021230d4 3811 ixgbe_reset_interrupt_capability(adapter);
5eba3699 3812
021230d4 3813 ixgbe_release_hw_control(adapter);
9a799d71
AK		 3814
3815 iounmap(adapter->hw.hw_addr);
3816 pci_release_regions(pdev);
3817
021230d4
AV		 3818 DPRINTK(PROBE, INFO, "complete\n");
3819 kfree(adapter->tx_ring);
3820 kfree(adapter->rx_ring);
3821
9a799d71
AK		 3822 free_netdev(netdev);
3823
3824 pci_disable_device(pdev);
3825}
3826
3827/**
3828 * ixgbe_io_error_detected - called when PCI error is detected
3829 * @pdev: Pointer to PCI device
3830 * @state: The current pci connection state
3831 *
3832 * This function is called after a PCI bus error affecting
3833 * this device has been detected.
3834 */
3835static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
3836 pci_channel_state_t state)
3837{
3838 struct net_device *netdev = pci_get_drvdata(pdev);
3839 struct ixgbe_adapter *adapter = netdev->priv;
3840
3841 netif_device_detach(netdev);
3842
3843 if (netif_running(netdev))
3844 ixgbe_down(adapter);
3845 pci_disable_device(pdev);
3846
3847 /* Request a slot slot reset. */
3848 return PCI_ERS_RESULT_NEED_RESET;
3849}
3850
3851/**
3852 * ixgbe_io_slot_reset - called after the pci bus has been reset.
3853 * @pdev: Pointer to PCI device
3854 *
3855 * Restart the card from scratch, as if from a cold-boot.
3856 */
3857static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
3858{
3859 struct net_device *netdev = pci_get_drvdata(pdev);
3860 struct ixgbe_adapter *adapter = netdev->priv;
3861
3862 if (pci_enable_device(pdev)) {
3863 DPRINTK(PROBE, ERR,
3864 "Cannot re-enable PCI device after reset.\n");
3865 return PCI_ERS_RESULT_DISCONNECT;
3866 }
3867 pci_set_master(pdev);
fb3b27bc 3868 pci_restore_state(pdev);
9a799d71
AK		 3869
3870 pci_enable_wake(pdev, PCI_D3hot, 0);
3871 pci_enable_wake(pdev, PCI_D3cold, 0);
3872
3873 ixgbe_reset(adapter);
3874
3875 return PCI_ERS_RESULT_RECOVERED;
3876}
3877
3878/**
3879 * ixgbe_io_resume - called when traffic can start flowing again.
3880 * @pdev: Pointer to PCI device
3881 *
3882 * This callback is called when the error recovery driver tells us that
3883 * its OK to resume normal operation.
3884 */
3885static void ixgbe_io_resume(struct pci_dev *pdev)
3886{
3887 struct net_device *netdev = pci_get_drvdata(pdev);
3888 struct ixgbe_adapter *adapter = netdev->priv;
3889
3890 if (netif_running(netdev)) {
3891 if (ixgbe_up(adapter)) {
3892 DPRINTK(PROBE, INFO, "ixgbe_up failed after reset\n");
3893 return;
3894 }
3895 }
3896
3897 netif_device_attach(netdev);
3898
3899}
3900
3901static struct pci_error_handlers ixgbe_err_handler = {
3902 .error_detected = ixgbe_io_error_detected,
3903 .slot_reset = ixgbe_io_slot_reset,
3904 .resume = ixgbe_io_resume,
3905};
3906
3907static struct pci_driver ixgbe_driver = {
3908 .name = ixgbe_driver_name,
3909 .id_table = ixgbe_pci_tbl,
3910 .probe = ixgbe_probe,
3911 .remove = __devexit_p(ixgbe_remove),
3912#ifdef CONFIG_PM
3913 .suspend = ixgbe_suspend,
3914 .resume = ixgbe_resume,
3915#endif
3916 .shutdown = ixgbe_shutdown,
3917 .err_handler = &ixgbe_err_handler
3918};
3919
3920/**
3921 * ixgbe_init_module - Driver Registration Routine
3922 *
3923 * ixgbe_init_module is the first routine called when the driver is
3924 * loaded. All it does is register with the PCI subsystem.
3925 **/
3926static int __init ixgbe_init_module(void)
3927{
3928 int ret;
3929 printk(KERN_INFO "%s: %s - version %s\n", ixgbe_driver_name,
3930 ixgbe_driver_string, ixgbe_driver_version);
3931
3932 printk(KERN_INFO "%s: %s\n", ixgbe_driver_name, ixgbe_copyright);
3933
96b0e0f6 3934#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd
JC		 3935 dca_register_notify(&dca_notifier);
3936
3937#endif
9a799d71
AK		 3938 ret = pci_register_driver(&ixgbe_driver);
3939 return ret;
3940}
3941module_init(ixgbe_init_module);
3942
3943/**
3944 * ixgbe_exit_module - Driver Exit Cleanup Routine
3945 *
3946 * ixgbe_exit_module is called just before the driver is removed
3947 * from memory.
3948 **/
3949static void __exit ixgbe_exit_module(void)
3950{
96b0e0f6 3951#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd
JC		 3952 dca_unregister_notify(&dca_notifier);
3953#endif
9a799d71
AK		 3954 pci_unregister_driver(&ixgbe_driver);
3955}
bd0362dd 3956
96b0e0f6 3957#if defined(CONFIG_DCA) || defined (CONFIG_DCA_MODULE)
bd0362dd
JC		 3958static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
3959 void *p)
3960{
3961 int ret_val;
3962
3963 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
3964 __ixgbe_notify_dca);
3965
3966 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
3967}
96b0e0f6 3968#endif /* CONFIG_DCA or CONFIG_DCA_MODULE */
bd0362dd 3969
9a799d71
AK		 3970module_exit(ixgbe_exit_module);
3971
3972/* ixgbe_main.c */
Ubuntu Artful kernel mirror