]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/net/myri10ge/myri10ge.c
projects / mirror_ubuntu-jammy-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
DSA: Enable cascading in multi-chip 6131 configuration
[mirror_ubuntu-jammy-kernel.git] / drivers / net / myri10ge / myri10ge.c
CommitLineData
0da34b6d
BG		 1/*************************************************************************
2 * myri10ge.c: Myricom Myri-10G Ethernet driver.
3 *
e3fd5534 4 * Copyright (C) 2005 - 2009 Myricom, Inc.
0da34b6d
BG		 5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of Myricom, Inc. nor the names of its contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 *
4a2e612a
BG		 19 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0da34b6d 21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
4a2e612a
BG		 22 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
23 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29 * POSSIBILITY OF SUCH DAMAGE.
0da34b6d
BG		 30 *
31 *
32 * If the eeprom on your board is not recent enough, you will need to get a
33 * newer firmware image at:
34 * http://www.myri.com/scs/download-Myri10GE.html
35 *
36 * Contact Information:
37 * <help@myri.com>
38 * Myricom, Inc., 325N Santa Anita Avenue, Arcadia, CA 91006
39 *************************************************************************/
40
78ca90ea
JP		 41#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
42
0da34b6d
BG		 43#include <linux/tcp.h>
44#include <linux/netdevice.h>
45#include <linux/skbuff.h>
46#include <linux/string.h>
47#include <linux/module.h>
48#include <linux/pci.h>
b10c0668 49#include <linux/dma-mapping.h>
0da34b6d
BG		 50#include <linux/etherdevice.h>
51#include <linux/if_ether.h>
52#include <linux/if_vlan.h>
1e6e9342 53#include <linux/inet_lro.h>
981813d8 54#include <linux/dca.h>
0da34b6d
BG		 55#include <linux/ip.h>
56#include <linux/inet.h>
57#include <linux/in.h>
58#include <linux/ethtool.h>
59#include <linux/firmware.h>
60#include <linux/delay.h>
0da34b6d
BG		 61#include <linux/timer.h>
62#include <linux/vmalloc.h>
63#include <linux/crc32.h>
64#include <linux/moduleparam.h>
65#include <linux/io.h>
199126a2 66#include <linux/log2.h>
5a0e3ad6 67#include <linux/slab.h>
70c71606 68#include <linux/prefetch.h>
0da34b6d 69#include <net/checksum.h>
1e6e9342
AG		 70#include <net/ip.h>
71#include <net/tcp.h>
0da34b6d
BG		 72#include <asm/byteorder.h>
73#include <asm/io.h>
0da34b6d
BG		 74#include <asm/processor.h>
75#ifdef CONFIG_MTRR
76#include <asm/mtrr.h>
77#endif
78
79#include "myri10ge_mcp.h"
80#include "myri10ge_mcp_gen_header.h"
81
2a3f2790 82#define MYRI10GE_VERSION_STR "1.5.2-1.459"
0da34b6d
BG		 83
84MODULE_DESCRIPTION("Myricom 10G driver (10GbE)");
85MODULE_AUTHOR("Maintainer: help@myri.com");
86MODULE_VERSION(MYRI10GE_VERSION_STR);
87MODULE_LICENSE("Dual BSD/GPL");
88
89#define MYRI10GE_MAX_ETHER_MTU 9014
90
91#define MYRI10GE_ETH_STOPPED 0
92#define MYRI10GE_ETH_STOPPING 1
93#define MYRI10GE_ETH_STARTING 2
94#define MYRI10GE_ETH_RUNNING 3
95#define MYRI10GE_ETH_OPEN_FAILED 4
96
97#define MYRI10GE_EEPROM_STRINGS_SIZE 256
98#define MYRI10GE_MAX_SEND_DESC_TSO ((65536 / 2048) * 2)
1e6e9342
AG		 99#define MYRI10GE_MAX_LRO_DESCRIPTORS 8
100#define MYRI10GE_LRO_MAX_PKTS 64
0da34b6d 101
40f6cff5 102#define MYRI10GE_NO_CONFIRM_DATA htonl(0xffffffff)
0da34b6d
BG		 103#define MYRI10GE_NO_RESPONSE_RESULT 0xffffffff
104
dd50f336
BG		 105#define MYRI10GE_ALLOC_ORDER 0
106#define MYRI10GE_ALLOC_SIZE ((1 << MYRI10GE_ALLOC_ORDER) * PAGE_SIZE)
107#define MYRI10GE_MAX_FRAGS_PER_FRAME (MYRI10GE_MAX_ETHER_MTU/MYRI10GE_ALLOC_SIZE + 1)
108
236bb5e6
BG		 109#define MYRI10GE_MAX_SLICES 32
110
0da34b6d 111struct myri10ge_rx_buffer_state {
dd50f336
BG		 112 struct page *page;
113 int page_offset;
c755b4b6
FT		 114 DEFINE_DMA_UNMAP_ADDR(bus);
115 DEFINE_DMA_UNMAP_LEN(len);
0da34b6d
BG		 116};
117
118struct myri10ge_tx_buffer_state {
119 struct sk_buff *skb;
120 int last;
c755b4b6
FT		 121 DEFINE_DMA_UNMAP_ADDR(bus);
122 DEFINE_DMA_UNMAP_LEN(len);
0da34b6d
BG		 123};
124
125struct myri10ge_cmd {
126 u32 data0;
127 u32 data1;
128 u32 data2;
129};
130
131struct myri10ge_rx_buf {
132 struct mcp_kreq_ether_recv __iomem *lanai; /* lanai ptr for recv ring */
0da34b6d
BG		 133 struct mcp_kreq_ether_recv *shadow; /* host shadow of recv ring */
134 struct myri10ge_rx_buffer_state *info;
dd50f336
BG		 135 struct page *page;
136 dma_addr_t bus;
137 int page_offset;
0da34b6d 138 int cnt;
dd50f336 139 int fill_cnt;
0da34b6d
BG		 140 int alloc_fail;
141 int mask; /* number of rx slots -1 */
dd50f336 142 int watchdog_needed;
0da34b6d
BG		 143};
144
145struct myri10ge_tx_buf {
146 struct mcp_kreq_ether_send __iomem *lanai; /* lanai ptr for sendq */
236bb5e6
BG		 147 __be32 __iomem *send_go; /* "go" doorbell ptr */
148 __be32 __iomem *send_stop; /* "stop" doorbell ptr */
0da34b6d
BG		 149 struct mcp_kreq_ether_send *req_list; /* host shadow of sendq */
150 char *req_bytes;
151 struct myri10ge_tx_buffer_state *info;
152 int mask; /* number of transmit slots -1 */
0da34b6d
BG		 153 int req ____cacheline_aligned; /* transmit slots submitted */
154 int pkt_start; /* packets started */
b53bef84
BG		 155 int stop_queue;
156 int linearized;
0da34b6d
BG		 157 int done ____cacheline_aligned; /* transmit slots completed */
158 int pkt_done; /* packets completed */
b53bef84 159 int wake_queue;
236bb5e6 160 int queue_active;
0da34b6d
BG		 161};
162
163struct myri10ge_rx_done {
164 struct mcp_slot *entry;
165 dma_addr_t bus;
166 int cnt;
167 int idx;
1e6e9342
AG		 168 struct net_lro_mgr lro_mgr;
169 struct net_lro_desc lro_desc[MYRI10GE_MAX_LRO_DESCRIPTORS];
0da34b6d
BG		 170};
171
b53bef84
BG		 172struct myri10ge_slice_netstats {
173 unsigned long rx_packets;
174 unsigned long tx_packets;
175 unsigned long rx_bytes;
176 unsigned long tx_bytes;
177 unsigned long rx_dropped;
178 unsigned long tx_dropped;
179};
180
181struct myri10ge_slice_state {
0da34b6d
BG		 182 struct myri10ge_tx_buf tx; /* transmit ring */
183 struct myri10ge_rx_buf rx_small;
184 struct myri10ge_rx_buf rx_big;
185 struct myri10ge_rx_done rx_done;
b53bef84
BG		 186 struct net_device *dev;
187 struct napi_struct napi;
188 struct myri10ge_priv *mgp;
189 struct myri10ge_slice_netstats stats;
190 __be32 __iomem *irq_claim;
191 struct mcp_irq_data *fw_stats;
192 dma_addr_t fw_stats_bus;
193 int watchdog_tx_done;
194 int watchdog_tx_req;
d0234215 195 int watchdog_rx_done;
5dd2d332 196#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 197 int cached_dca_tag;
198 int cpu;
199 __be32 __iomem *dca_tag;
200#endif
0dcffac1 201 char irq_desc[32];
b53bef84
BG		 202};
203
204struct myri10ge_priv {
0dcffac1 205 struct myri10ge_slice_state *ss;
b53bef84 206 int tx_boundary; /* boundary transmits cannot cross */
0dcffac1 207 int num_slices;
b53bef84 208 int running; /* running? */
0da34b6d 209 int small_bytes;
dd50f336 210 int big_bytes;
fa0a90d9 211 int max_intr_slots;
0da34b6d 212 struct net_device *dev;
0da34b6d
BG		 213 u8 __iomem *sram;
214 int sram_size;
215 unsigned long board_span;
216 unsigned long iomem_base;
40f6cff5 217 __be32 __iomem *irq_deassert;
0da34b6d
BG		 218 char *mac_addr_string;
219 struct mcp_cmd_response *cmd;
220 dma_addr_t cmd_bus;
0da34b6d
BG		 221 struct pci_dev *pdev;
222 int msi_enabled;
0dcffac1
BG		 223 int msix_enabled;
224 struct msix_entry *msix_vectors;
5dd2d332 225#ifdef CONFIG_MYRI10GE_DCA
981813d8 226 int dca_enabled;
ef09aadf 227 int relaxed_order;
981813d8 228#endif
66341fff 229 u32 link_state;
0da34b6d
BG		 230 unsigned int rdma_tags_available;
231 int intr_coal_delay;
40f6cff5 232 __be32 __iomem *intr_coal_delay_ptr;
0da34b6d 233 int mtrr;
276e26c3 234 int wc_enabled;
0da34b6d
BG		 235 int down_cnt;
236 wait_queue_head_t down_wq;
237 struct work_struct watchdog_work;
238 struct timer_list watchdog_timer;
0da34b6d 239 int watchdog_resets;
b53bef84 240 int watchdog_pause;
0da34b6d 241 int pause;
7d351035 242 bool fw_name_allocated;
0da34b6d
BG		 243 char *fw_name;
244 char eeprom_strings[MYRI10GE_EEPROM_STRINGS_SIZE];
c0bf8801 245 char *product_code_string;
0da34b6d 246 char fw_version[128];
9dc6f0e7
BG		 247 int fw_ver_major;
248 int fw_ver_minor;
249 int fw_ver_tiny;
250 int adopted_rx_filter_bug;
0da34b6d
BG		 251 u8 mac_addr[6]; /* eeprom mac address */
252 unsigned long serial_number;
253 int vendor_specific_offset;
85a7ea1b 254 int fw_multicast_support;
04ed3e74 255 u32 features;
4f93fde0 256 u32 max_tso6;
0da34b6d
BG		 257 u32 read_dma;
258 u32 write_dma;
259 u32 read_write_dma;
c58ac5ca
BG		 260 u32 link_changes;
261 u32 msg_enable;
2d90b0aa 262 unsigned int board_number;
d0234215 263 int rebooted;
0da34b6d
BG		 264};
265
266static char *myri10ge_fw_unaligned = "myri10ge_ethp_z8e.dat";
267static char *myri10ge_fw_aligned = "myri10ge_eth_z8e.dat";
0dcffac1
BG		 268static char *myri10ge_fw_rss_unaligned = "myri10ge_rss_ethp_z8e.dat";
269static char *myri10ge_fw_rss_aligned = "myri10ge_rss_eth_z8e.dat";
b9721d5a
BH		 270MODULE_FIRMWARE("myri10ge_ethp_z8e.dat");
271MODULE_FIRMWARE("myri10ge_eth_z8e.dat");
272MODULE_FIRMWARE("myri10ge_rss_ethp_z8e.dat");
273MODULE_FIRMWARE("myri10ge_rss_eth_z8e.dat");
0da34b6d 274
7d351035 275/* Careful: must be accessed under kparam_block_sysfs_write */
0da34b6d
BG		 276static char *myri10ge_fw_name = NULL;
277module_param(myri10ge_fw_name, charp, S_IRUGO | S_IWUSR);
d1ce3a0f 278MODULE_PARM_DESC(myri10ge_fw_name, "Firmware image name");
0da34b6d 279
2d90b0aa
BG		 280#define MYRI10GE_MAX_BOARDS 8
281static char *myri10ge_fw_names[MYRI10GE_MAX_BOARDS] =
7fe624f5 282 {[0 ... (MYRI10GE_MAX_BOARDS - 1)] = NULL };
2d90b0aa
BG		 283module_param_array_named(myri10ge_fw_names, myri10ge_fw_names, charp, NULL,
284 0444);
285MODULE_PARM_DESC(myri10ge_fw_name, "Firmware image names per board");
286
0da34b6d
BG		 287static int myri10ge_ecrc_enable = 1;
288module_param(myri10ge_ecrc_enable, int, S_IRUGO);
d1ce3a0f 289MODULE_PARM_DESC(myri10ge_ecrc_enable, "Enable Extended CRC on PCI-E");
0da34b6d 290
0da34b6d
BG		 291static int myri10ge_small_bytes = -1; /* -1 == auto */
292module_param(myri10ge_small_bytes, int, S_IRUGO | S_IWUSR);
d1ce3a0f 293MODULE_PARM_DESC(myri10ge_small_bytes, "Threshold of small packets");
0da34b6d
BG		 294
295static int myri10ge_msi = 1; /* enable msi by default */
3621cec5 296module_param(myri10ge_msi, int, S_IRUGO | S_IWUSR);
d1ce3a0f 297MODULE_PARM_DESC(myri10ge_msi, "Enable Message Signalled Interrupts");
0da34b6d 298
f761fae1 299static int myri10ge_intr_coal_delay = 75;
0da34b6d 300module_param(myri10ge_intr_coal_delay, int, S_IRUGO);
d1ce3a0f 301MODULE_PARM_DESC(myri10ge_intr_coal_delay, "Interrupt coalescing delay");
0da34b6d
BG		 302
303static int myri10ge_flow_control = 1;
304module_param(myri10ge_flow_control, int, S_IRUGO);
d1ce3a0f 305MODULE_PARM_DESC(myri10ge_flow_control, "Pause parameter");
0da34b6d
BG		 306
307static int myri10ge_deassert_wait = 1;
308module_param(myri10ge_deassert_wait, int, S_IRUGO | S_IWUSR);
309MODULE_PARM_DESC(myri10ge_deassert_wait,
d1ce3a0f 310 "Wait when deasserting legacy interrupts");
0da34b6d
BG		 311
312static int myri10ge_force_firmware = 0;
313module_param(myri10ge_force_firmware, int, S_IRUGO);
314MODULE_PARM_DESC(myri10ge_force_firmware,
d1ce3a0f 315 "Force firmware to assume aligned completions");
0da34b6d 316
0da34b6d
BG		 317static int myri10ge_initial_mtu = MYRI10GE_MAX_ETHER_MTU - ETH_HLEN;
318module_param(myri10ge_initial_mtu, int, S_IRUGO);
d1ce3a0f 319MODULE_PARM_DESC(myri10ge_initial_mtu, "Initial MTU");
0da34b6d
BG		 320
321static int myri10ge_napi_weight = 64;
322module_param(myri10ge_napi_weight, int, S_IRUGO);
d1ce3a0f 323MODULE_PARM_DESC(myri10ge_napi_weight, "Set NAPI weight");
0da34b6d
BG		 324
325static int myri10ge_watchdog_timeout = 1;
326module_param(myri10ge_watchdog_timeout, int, S_IRUGO);
d1ce3a0f 327MODULE_PARM_DESC(myri10ge_watchdog_timeout, "Set watchdog timeout");
0da34b6d
BG		 328
329static int myri10ge_max_irq_loops = 1048576;
330module_param(myri10ge_max_irq_loops, int, S_IRUGO);
331MODULE_PARM_DESC(myri10ge_max_irq_loops,
d1ce3a0f 332 "Set stuck legacy IRQ detection threshold");
0da34b6d 333
c58ac5ca
BG		 334#define MYRI10GE_MSG_DEFAULT NETIF_MSG_LINK
335
336static int myri10ge_debug = -1; /* defaults above */
337module_param(myri10ge_debug, int, 0);
338MODULE_PARM_DESC(myri10ge_debug, "Debug level (0=none,...,16=all)");
339
1e6e9342
AG		 340static int myri10ge_lro_max_pkts = MYRI10GE_LRO_MAX_PKTS;
341module_param(myri10ge_lro_max_pkts, int, S_IRUGO);
d1ce3a0f
BG		 342MODULE_PARM_DESC(myri10ge_lro_max_pkts,
343 "Number of LRO packets to be aggregated");
1e6e9342 344
dd50f336
BG		 345static int myri10ge_fill_thresh = 256;
346module_param(myri10ge_fill_thresh, int, S_IRUGO | S_IWUSR);
d1ce3a0f 347MODULE_PARM_DESC(myri10ge_fill_thresh, "Number of empty rx slots allowed");
dd50f336 348
f181137f
BG		 349static int myri10ge_reset_recover = 1;
350
0dcffac1
BG		 351static int myri10ge_max_slices = 1;
352module_param(myri10ge_max_slices, int, S_IRUGO);
353MODULE_PARM_DESC(myri10ge_max_slices, "Max tx/rx queues");
354
4b860abf 355static int myri10ge_rss_hash = MXGEFW_RSS_HASH_TYPE_SRC_DST_PORT;
0dcffac1
BG		 356module_param(myri10ge_rss_hash, int, S_IRUGO);
357MODULE_PARM_DESC(myri10ge_rss_hash, "Type of RSS hashing to do");
358
981813d8
BG		 359static int myri10ge_dca = 1;
360module_param(myri10ge_dca, int, S_IRUGO);
361MODULE_PARM_DESC(myri10ge_dca, "Enable DCA if possible");
362
0da34b6d
BG		 363#define MYRI10GE_FW_OFFSET 1024*1024
364#define MYRI10GE_HIGHPART_TO_U32(X) \
365(sizeof (X) == 8) ? ((u32)((u64)(X) >> 32)) : (0)
366#define MYRI10GE_LOWPART_TO_U32(X) ((u32)(X))
367
368#define myri10ge_pio_copy(to,from,size) __iowrite64_copy(to,from,size/8)
369
2f76216f 370static void myri10ge_set_multicast_list(struct net_device *dev);
61357325
SH		 371static netdev_tx_t myri10ge_sw_tso(struct sk_buff *skb,
372 struct net_device *dev);
2f76216f 373
6250223e 374static inline void put_be32(__be32 val, __be32 __iomem * p)
40f6cff5 375{
6250223e 376 __raw_writel((__force __u32) val, (__force void __iomem *)p);
40f6cff5
AV		 377}
378
c5f7ef72 379static struct rtnl_link_stats64 *myri10ge_get_stats(struct net_device *dev,
380 struct rtnl_link_stats64 *stats);
59081825 381
7d351035
RR		 382static void set_fw_name(struct myri10ge_priv *mgp, char *name, bool allocated)
383{
384 if (mgp->fw_name_allocated)
385 kfree(mgp->fw_name);
386 mgp->fw_name = name;
387 mgp->fw_name_allocated = allocated;
388}
389
0da34b6d
BG		 390static int
391myri10ge_send_cmd(struct myri10ge_priv *mgp, u32 cmd,
392 struct myri10ge_cmd *data, int atomic)
393{
394 struct mcp_cmd *buf;
395 char buf_bytes[sizeof(*buf) + 8];
396 struct mcp_cmd_response *response = mgp->cmd;
e700f9f4 397 char __iomem *cmd_addr = mgp->sram + MXGEFW_ETH_CMD;
0da34b6d
BG		 398 u32 dma_low, dma_high, result, value;
399 int sleep_total = 0;
400
401 /* ensure buf is aligned to 8 bytes */
402 buf = (struct mcp_cmd *)ALIGN((unsigned long)buf_bytes, 8);
403
404 buf->data0 = htonl(data->data0);
405 buf->data1 = htonl(data->data1);
406 buf->data2 = htonl(data->data2);
407 buf->cmd = htonl(cmd);
408 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
409 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
410
411 buf->response_addr.low = htonl(dma_low);
412 buf->response_addr.high = htonl(dma_high);
40f6cff5 413 response->result = htonl(MYRI10GE_NO_RESPONSE_RESULT);
0da34b6d
BG		 414 mb();
415 myri10ge_pio_copy(cmd_addr, buf, sizeof(*buf));
416
417 /* wait up to 15ms. Longest command is the DMA benchmark,
418 * which is capped at 5ms, but runs from a timeout handler
419 * that runs every 7.8ms. So a 15ms timeout leaves us with
420 * a 2.2ms margin
421 */
422 if (atomic) {
423 /* if atomic is set, do not sleep,
424 * and try to get the completion quickly
425 * (1ms will be enough for those commands) */
426 for (sleep_total = 0;
8e95a202
JP		 427 sleep_total < 1000 &&
428 response->result == htonl(MYRI10GE_NO_RESPONSE_RESULT);
bd2db0cf 429 sleep_total += 10) {
0da34b6d 430 udelay(10);
bd2db0cf
BG		 431 mb();
432 }
0da34b6d
BG		 433 } else {
434 /* use msleep for most command */
435 for (sleep_total = 0;
8e95a202
JP		 436 sleep_total < 15 &&
437 response->result == htonl(MYRI10GE_NO_RESPONSE_RESULT);
0da34b6d
BG		 438 sleep_total++)
439 msleep(1);
440 }
441
442 result = ntohl(response->result);
443 value = ntohl(response->data);
444 if (result != MYRI10GE_NO_RESPONSE_RESULT) {
445 if (result == 0) {
446 data->data0 = value;
447 return 0;
85a7ea1b
BG		 448 } else if (result == MXGEFW_CMD_UNKNOWN) {
449 return -ENOSYS;
5443e9ea
BG		 450 } else if (result == MXGEFW_CMD_ERROR_UNALIGNED) {
451 return -E2BIG;
236bb5e6
BG		 452 } else if (result == MXGEFW_CMD_ERROR_RANGE &&
453 cmd == MXGEFW_CMD_ENABLE_RSS_QUEUES &&
454 (data->
455 data1 & MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES) !=
456 0) {
457 return -ERANGE;
0da34b6d
BG		 458 } else {
459 dev_err(&mgp->pdev->dev,
460 "command %d failed, result = %d\n",
461 cmd, result);
462 return -ENXIO;
463 }
464 }
465
466 dev_err(&mgp->pdev->dev, "command %d timed out, result = %d\n",
467 cmd, result);
468 return -EAGAIN;
469}
470
471/*
472 * The eeprom strings on the lanaiX have the format
473 * SN=x\0
474 * MAC=x:x:x:x:x:x\0
475 * PT:ddd mmm xx xx:xx:xx xx\0
476 * PV:ddd mmm xx xx:xx:xx xx\0
477 */
478static int myri10ge_read_mac_addr(struct myri10ge_priv *mgp)
479{
480 char *ptr, *limit;
481 int i;
482
483 ptr = mgp->eeprom_strings;
484 limit = mgp->eeprom_strings + MYRI10GE_EEPROM_STRINGS_SIZE;
485
486 while (*ptr != '\0' && ptr < limit) {
487 if (memcmp(ptr, "MAC=", 4) == 0) {
488 ptr += 4;
489 mgp->mac_addr_string = ptr;
490 for (i = 0; i < 6; i++) {
491 if ((ptr + 2) > limit)
492 goto abort;
493 mgp->mac_addr[i] =
494 simple_strtoul(ptr, &ptr, 16);
495 ptr += 1;
496 }
497 }
c0bf8801
BG		 498 if (memcmp(ptr, "PC=", 3) == 0) {
499 ptr += 3;
500 mgp->product_code_string = ptr;
501 }
0da34b6d
BG		 502 if (memcmp((const void *)ptr, "SN=", 3) == 0) {
503 ptr += 3;
504 mgp->serial_number = simple_strtoul(ptr, &ptr, 10);
505 }
506 while (ptr < limit && *ptr++) ;
507 }
508
509 return 0;
510
511abort:
512 dev_err(&mgp->pdev->dev, "failed to parse eeprom_strings\n");
513 return -ENXIO;
514}
515
516/*
517 * Enable or disable periodic RDMAs from the host to make certain
518 * chipsets resend dropped PCIe messages
519 */
520
521static void myri10ge_dummy_rdma(struct myri10ge_priv *mgp, int enable)
522{
523 char __iomem *submit;
f8fd57c1 524 __be32 buf[16] __attribute__ ((__aligned__(8)));
0da34b6d
BG		 525 u32 dma_low, dma_high;
526 int i;
527
528 /* clear confirmation addr */
529 mgp->cmd->data = 0;
530 mb();
531
532 /* send a rdma command to the PCIe engine, and wait for the
533 * response in the confirmation address. The firmware should
534 * write a -1 there to indicate it is alive and well
535 */
536 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
537 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
538
539 buf[0] = htonl(dma_high); /* confirm addr MSW */
540 buf[1] = htonl(dma_low); /* confirm addr LSW */
40f6cff5 541 buf[2] = MYRI10GE_NO_CONFIRM_DATA; /* confirm data */
0da34b6d
BG		 542 buf[3] = htonl(dma_high); /* dummy addr MSW */
543 buf[4] = htonl(dma_low); /* dummy addr LSW */
544 buf[5] = htonl(enable); /* enable? */
545
e700f9f4 546 submit = mgp->sram + MXGEFW_BOOT_DUMMY_RDMA;
0da34b6d
BG		 547
548 myri10ge_pio_copy(submit, &buf, sizeof(buf));
549 for (i = 0; mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA && i < 20; i++)
550 msleep(1);
551 if (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA)
552 dev_err(&mgp->pdev->dev, "dummy rdma %s failed\n",
553 (enable ? "enable" : "disable"));
554}
555
556static int
557myri10ge_validate_firmware(struct myri10ge_priv *mgp,
558 struct mcp_gen_header *hdr)
559{
560 struct device *dev = &mgp->pdev->dev;
0da34b6d
BG		 561
562 /* check firmware type */
563 if (ntohl(hdr->mcp_type) != MCP_TYPE_ETH) {
564 dev_err(dev, "Bad firmware type: 0x%x\n", ntohl(hdr->mcp_type));
565 return -EINVAL;
566 }
567
568 /* save firmware version for ethtool */
569 strncpy(mgp->fw_version, hdr->version, sizeof(mgp->fw_version));
570
9dc6f0e7
BG		 571 sscanf(mgp->fw_version, "%d.%d.%d", &mgp->fw_ver_major,
572 &mgp->fw_ver_minor, &mgp->fw_ver_tiny);
0da34b6d 573
8e95a202
JP		 574 if (!(mgp->fw_ver_major == MXGEFW_VERSION_MAJOR &&
575 mgp->fw_ver_minor == MXGEFW_VERSION_MINOR)) {
0da34b6d
BG		 576 dev_err(dev, "Found firmware version %s\n", mgp->fw_version);
577 dev_err(dev, "Driver needs %d.%d\n", MXGEFW_VERSION_MAJOR,
578 MXGEFW_VERSION_MINOR);
579 return -EINVAL;
580 }
581 return 0;
582}
583
584static int myri10ge_load_hotplug_firmware(struct myri10ge_priv *mgp, u32 * size)
585{
586 unsigned crc, reread_crc;
587 const struct firmware *fw;
588 struct device *dev = &mgp->pdev->dev;
b0d31d6b 589 unsigned char *fw_readback;
0da34b6d
BG		 590 struct mcp_gen_header *hdr;
591 size_t hdr_offset;
592 int status;
e454358a 593 unsigned i;
0da34b6d
BG		 594
595 if ((status = request_firmware(&fw, mgp->fw_name, dev)) < 0) {
596 dev_err(dev, "Unable to load %s firmware image via hotplug\n",
597 mgp->fw_name);
598 status = -EINVAL;
599 goto abort_with_nothing;
600 }
601
602 /* check size */
603
604 if (fw->size >= mgp->sram_size - MYRI10GE_FW_OFFSET ||
605 fw->size < MCP_HEADER_PTR_OFFSET + 4) {
606 dev_err(dev, "Firmware size invalid:%d\n", (int)fw->size);
607 status = -EINVAL;
608 goto abort_with_fw;
609 }
610
611 /* check id */
40f6cff5 612 hdr_offset = ntohl(*(__be32 *) (fw->data + MCP_HEADER_PTR_OFFSET));
0da34b6d
BG		 613 if ((hdr_offset & 3) || hdr_offset + sizeof(*hdr) > fw->size) {
614 dev_err(dev, "Bad firmware file\n");
615 status = -EINVAL;
616 goto abort_with_fw;
617 }
618 hdr = (void *)(fw->data + hdr_offset);
619
620 status = myri10ge_validate_firmware(mgp, hdr);
621 if (status != 0)
622 goto abort_with_fw;
623
624 crc = crc32(~0, fw->data, fw->size);
e454358a
BG		 625 for (i = 0; i < fw->size; i += 256) {
626 myri10ge_pio_copy(mgp->sram + MYRI10GE_FW_OFFSET + i,
627 fw->data + i,
628 min(256U, (unsigned)(fw->size - i)));
629 mb();
630 readb(mgp->sram);
b10c0668 631 }
b0d31d6b
DW		 632 fw_readback = vmalloc(fw->size);
633 if (!fw_readback) {
634 status = -ENOMEM;
635 goto abort_with_fw;
636 }
0da34b6d 637 /* corruption checking is good for parity recovery and buggy chipset */
b0d31d6b
DW		 638 memcpy_fromio(fw_readback, mgp->sram + MYRI10GE_FW_OFFSET, fw->size);
639 reread_crc = crc32(~0, fw_readback, fw->size);
640 vfree(fw_readback);
0da34b6d
BG		 641 if (crc != reread_crc) {
642 dev_err(dev, "CRC failed(fw-len=%u), got 0x%x (expect 0x%x)\n",
643 (unsigned)fw->size, reread_crc, crc);
644 status = -EIO;
645 goto abort_with_fw;
646 }
647 *size = (u32) fw->size;
648
649abort_with_fw:
650 release_firmware(fw);
651
652abort_with_nothing:
653 return status;
654}
655
656static int myri10ge_adopt_running_firmware(struct myri10ge_priv *mgp)
657{
658 struct mcp_gen_header *hdr;
659 struct device *dev = &mgp->pdev->dev;
660 const size_t bytes = sizeof(struct mcp_gen_header);
661 size_t hdr_offset;
662 int status;
663
664 /* find running firmware header */
66341fff 665 hdr_offset = swab32(readl(mgp->sram + MCP_HEADER_PTR_OFFSET));
0da34b6d
BG		 666
667 if ((hdr_offset & 3) || hdr_offset + sizeof(*hdr) > mgp->sram_size) {
668 dev_err(dev, "Running firmware has bad header offset (%d)\n",
669 (int)hdr_offset);
670 return -EIO;
671 }
672
673 /* copy header of running firmware from SRAM to host memory to
674 * validate firmware */
675 hdr = kmalloc(bytes, GFP_KERNEL);
676 if (hdr == NULL) {
677 dev_err(dev, "could not malloc firmware hdr\n");
678 return -ENOMEM;
679 }
680 memcpy_fromio(hdr, mgp->sram + hdr_offset, bytes);
681 status = myri10ge_validate_firmware(mgp, hdr);
682 kfree(hdr);
9dc6f0e7
BG		 683
684 /* check to see if adopted firmware has bug where adopting
685 * it will cause broadcasts to be filtered unless the NIC
686 * is kept in ALLMULTI mode */
687 if (mgp->fw_ver_major == 1 && mgp->fw_ver_minor == 4 &&
688 mgp->fw_ver_tiny >= 4 && mgp->fw_ver_tiny <= 11) {
689 mgp->adopted_rx_filter_bug = 1;
690 dev_warn(dev, "Adopting fw %d.%d.%d: "
691 "working around rx filter bug\n",
692 mgp->fw_ver_major, mgp->fw_ver_minor,
693 mgp->fw_ver_tiny);
694 }
0da34b6d
BG		 695 return status;
696}
697
0178ec3d 698static int myri10ge_get_firmware_capabilities(struct myri10ge_priv *mgp)
fa0a90d9
BG		 699{
700 struct myri10ge_cmd cmd;
701 int status;
702
703 /* probe for IPv6 TSO support */
704 mgp->features = NETIF_F_SG | NETIF_F_HW_CSUM | NETIF_F_TSO;
705 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_TSO6_HDR_SIZE,
706 &cmd, 0);
707 if (status == 0) {
708 mgp->max_tso6 = cmd.data0;
709 mgp->features |= NETIF_F_TSO6;
710 }
711
712 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_RX_RING_SIZE, &cmd, 0);
713 if (status != 0) {
714 dev_err(&mgp->pdev->dev,
715 "failed MXGEFW_CMD_GET_RX_RING_SIZE\n");
716 return -ENXIO;
717 }
718
719 mgp->max_intr_slots = 2 * (cmd.data0 / sizeof(struct mcp_dma_addr));
720
721 return 0;
722}
723
0dcffac1 724static int myri10ge_load_firmware(struct myri10ge_priv *mgp, int adopt)
0da34b6d
BG		 725{
726 char __iomem *submit;
f8fd57c1 727 __be32 buf[16] __attribute__ ((__aligned__(8)));
0da34b6d
BG		 728 u32 dma_low, dma_high, size;
729 int status, i;
730
b10c0668 731 size = 0;
0da34b6d
BG		 732 status = myri10ge_load_hotplug_firmware(mgp, &size);
733 if (status) {
0dcffac1
BG		 734 if (!adopt)
735 return status;
0da34b6d
BG		 736 dev_warn(&mgp->pdev->dev, "hotplug firmware loading failed\n");
737
738 /* Do not attempt to adopt firmware if there
739 * was a bad crc */
740 if (status == -EIO)
741 return status;
742
743 status = myri10ge_adopt_running_firmware(mgp);
744 if (status != 0) {
745 dev_err(&mgp->pdev->dev,
746 "failed to adopt running firmware\n");
747 return status;
748 }
749 dev_info(&mgp->pdev->dev,
750 "Successfully adopted running firmware\n");
b53bef84 751 if (mgp->tx_boundary == 4096) {
0da34b6d
BG		 752 dev_warn(&mgp->pdev->dev,
753 "Using firmware currently running on NIC"
754 ". For optimal\n");
755 dev_warn(&mgp->pdev->dev,
756 "performance consider loading optimized "
757 "firmware\n");
758 dev_warn(&mgp->pdev->dev, "via hotplug\n");
759 }
760
7d351035 761 set_fw_name(mgp, "adopted", false);
b53bef84 762 mgp->tx_boundary = 2048;
fa0a90d9
BG		 763 myri10ge_dummy_rdma(mgp, 1);
764 status = myri10ge_get_firmware_capabilities(mgp);
0da34b6d
BG		 765 return status;
766 }
767
768 /* clear confirmation addr */
769 mgp->cmd->data = 0;
770 mb();
771
772 /* send a reload command to the bootstrap MCP, and wait for the
773 * response in the confirmation address. The firmware should
774 * write a -1 there to indicate it is alive and well
775 */
776 dma_low = MYRI10GE_LOWPART_TO_U32(mgp->cmd_bus);
777 dma_high = MYRI10GE_HIGHPART_TO_U32(mgp->cmd_bus);
778
779 buf[0] = htonl(dma_high); /* confirm addr MSW */
780 buf[1] = htonl(dma_low); /* confirm addr LSW */
40f6cff5 781 buf[2] = MYRI10GE_NO_CONFIRM_DATA; /* confirm data */
0da34b6d
BG		 782
783 /* FIX: All newest firmware should un-protect the bottom of
784 * the sram before handoff. However, the very first interfaces
785 * do not. Therefore the handoff copy must skip the first 8 bytes
786 */
787 buf[3] = htonl(MYRI10GE_FW_OFFSET + 8); /* where the code starts */
788 buf[4] = htonl(size - 8); /* length of code */
789 buf[5] = htonl(8); /* where to copy to */
790 buf[6] = htonl(0); /* where to jump to */
791
e700f9f4 792 submit = mgp->sram + MXGEFW_BOOT_HANDOFF;
0da34b6d
BG		 793
794 myri10ge_pio_copy(submit, &buf, sizeof(buf));
795 mb();
796 msleep(1);
797 mb();
798 i = 0;
d93ca2a4
BG		 799 while (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA && i < 9) {
800 msleep(1 << i);
0da34b6d
BG		 801 i++;
802 }
803 if (mgp->cmd->data != MYRI10GE_NO_CONFIRM_DATA) {
804 dev_err(&mgp->pdev->dev, "handoff failed\n");
805 return -ENXIO;
806 }
9a71db72 807 myri10ge_dummy_rdma(mgp, 1);
fa0a90d9 808 status = myri10ge_get_firmware_capabilities(mgp);
0da34b6d 809
fa0a90d9 810 return status;
0da34b6d
BG		 811}
812
813static int myri10ge_update_mac_address(struct myri10ge_priv *mgp, u8 * addr)
814{
815 struct myri10ge_cmd cmd;
816 int status;
817
818 cmd.data0 = ((addr[0] << 24) | (addr[1] << 16)
819 | (addr[2] << 8) | addr[3]);
820
821 cmd.data1 = ((addr[4] << 8) | (addr[5]));
822
823 status = myri10ge_send_cmd(mgp, MXGEFW_SET_MAC_ADDRESS, &cmd, 0);
824 return status;
825}
826
827static int myri10ge_change_pause(struct myri10ge_priv *mgp, int pause)
828{
829 struct myri10ge_cmd cmd;
830 int status, ctl;
831
832 ctl = pause ? MXGEFW_ENABLE_FLOW_CONTROL : MXGEFW_DISABLE_FLOW_CONTROL;
833 status = myri10ge_send_cmd(mgp, ctl, &cmd, 0);
834
835 if (status) {
78ca90ea 836 netdev_err(mgp->dev, "Failed to set flow control mode\n");
0da34b6d
BG		 837 return status;
838 }
839 mgp->pause = pause;
840 return 0;
841}
842
843static void
844myri10ge_change_promisc(struct myri10ge_priv *mgp, int promisc, int atomic)
845{
846 struct myri10ge_cmd cmd;
847 int status, ctl;
848
849 ctl = promisc ? MXGEFW_ENABLE_PROMISC : MXGEFW_DISABLE_PROMISC;
850 status = myri10ge_send_cmd(mgp, ctl, &cmd, atomic);
851 if (status)
78ca90ea 852 netdev_err(mgp->dev, "Failed to set promisc mode\n");
0da34b6d
BG		 853}
854
0d6ac257 855static int myri10ge_dma_test(struct myri10ge_priv *mgp, int test_type)
0da34b6d
BG		 856{
857 struct myri10ge_cmd cmd;
858 int status;
0da34b6d 859 u32 len;
34fdccea
BG		 860 struct page *dmatest_page;
861 dma_addr_t dmatest_bus;
0d6ac257
BG		 862 char *test = " ";
863
864 dmatest_page = alloc_page(GFP_KERNEL);
865 if (!dmatest_page)
866 return -ENOMEM;
867 dmatest_bus = pci_map_page(mgp->pdev, dmatest_page, 0, PAGE_SIZE,
868 DMA_BIDIRECTIONAL);
869
870 /* Run a small DMA test.
871 * The magic multipliers to the length tell the firmware
872 * to do DMA read, write, or read+write tests. The
873 * results are returned in cmd.data0. The upper 16
874 * bits or the return is the number of transfers completed.
875 * The lower 16 bits is the time in 0.5us ticks that the
876 * transfers took to complete.
877 */
878
b53bef84 879 len = mgp->tx_boundary;
0d6ac257
BG		 880
881 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
882 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
883 cmd.data2 = len * 0x10000;
884 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
885 if (status != 0) {
886 test = "read";
887 goto abort;
888 }
889 mgp->read_dma = ((cmd.data0 >> 16) * len * 2) / (cmd.data0 & 0xffff);
890 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
891 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
892 cmd.data2 = len * 0x1;
893 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
894 if (status != 0) {
895 test = "write";
896 goto abort;
897 }
898 mgp->write_dma = ((cmd.data0 >> 16) * len * 2) / (cmd.data0 & 0xffff);
899
900 cmd.data0 = MYRI10GE_LOWPART_TO_U32(dmatest_bus);
901 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(dmatest_bus);
902 cmd.data2 = len * 0x10001;
903 status = myri10ge_send_cmd(mgp, test_type, &cmd, 0);
904 if (status != 0) {
905 test = "read/write";
906 goto abort;
907 }
908 mgp->read_write_dma = ((cmd.data0 >> 16) * len * 2 * 2) /
909 (cmd.data0 & 0xffff);
910
911abort:
912 pci_unmap_page(mgp->pdev, dmatest_bus, PAGE_SIZE, DMA_BIDIRECTIONAL);
913 put_page(dmatest_page);
914
915 if (status != 0 && test_type != MXGEFW_CMD_UNALIGNED_TEST)
916 dev_warn(&mgp->pdev->dev, "DMA %s benchmark failed: %d\n",
917 test, status);
918
919 return status;
920}
921
922static int myri10ge_reset(struct myri10ge_priv *mgp)
923{
924 struct myri10ge_cmd cmd;
0dcffac1
BG		 925 struct myri10ge_slice_state *ss;
926 int i, status;
0d6ac257 927 size_t bytes;
5dd2d332 928#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 929 unsigned long dca_tag_off;
930#endif
0da34b6d
BG		 931
932 /* try to send a reset command to the card to see if it
933 * is alive */
934 memset(&cmd, 0, sizeof(cmd));
935 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_RESET, &cmd, 0);
936 if (status != 0) {
937 dev_err(&mgp->pdev->dev, "failed reset\n");
938 return -ENXIO;
939 }
0d6ac257
BG		 940
941 (void)myri10ge_dma_test(mgp, MXGEFW_DMA_TEST);
0dcffac1
BG		 942 /*
943 * Use non-ndis mcp_slot (eg, 4 bytes total,
944 * no toeplitz hash value returned. Older firmware will
945 * not understand this command, but will use the correct
946 * sized mcp_slot, so we ignore error returns
947 */
948 cmd.data0 = MXGEFW_RSS_MCP_SLOT_TYPE_MIN;
949 (void)myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_MCP_SLOT_TYPE, &cmd, 0);
0da34b6d
BG		 950
951 /* Now exchange information about interrupts */
952
0dcffac1 953 bytes = mgp->max_intr_slots * sizeof(*mgp->ss[0].rx_done.entry);
0da34b6d
BG		 954 cmd.data0 = (u32) bytes;
955 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd, 0);
0dcffac1
BG		 956
957 /*
958 * Even though we already know how many slices are supported
959 * via myri10ge_probe_slices() MXGEFW_CMD_GET_MAX_RSS_QUEUES
960 * has magic side effects, and must be called after a reset.
961 * It must be called prior to calling any RSS related cmds,
962 * including assigning an interrupt queue for anything but
963 * slice 0. It must also be called *after*
964 * MXGEFW_CMD_SET_INTRQ_SIZE, since the intrq size is used by
965 * the firmware to compute offsets.
966 */
967
968 if (mgp->num_slices > 1) {
969
970 /* ask the maximum number of slices it supports */
971 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_RSS_QUEUES,
972 &cmd, 0);
973 if (status != 0) {
974 dev_err(&mgp->pdev->dev,
975 "failed to get number of slices\n");
976 }
977
978 /*
979 * MXGEFW_CMD_ENABLE_RSS_QUEUES must be called prior
980 * to setting up the interrupt queue DMA
981 */
982
983 cmd.data0 = mgp->num_slices;
236bb5e6
BG		 984 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
985 if (mgp->dev->real_num_tx_queues > 1)
986 cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
0dcffac1
BG		 987 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ENABLE_RSS_QUEUES,
988 &cmd, 0);
236bb5e6
BG		 989
990 /* Firmware older than 1.4.32 only supports multiple
991 * RX queues, so if we get an error, first retry using a
992 * single TX queue before giving up */
993 if (status != 0 && mgp->dev->real_num_tx_queues > 1) {
c9920268 994 netif_set_real_num_tx_queues(mgp->dev, 1);
236bb5e6
BG		 995 cmd.data0 = mgp->num_slices;
996 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
997 status = myri10ge_send_cmd(mgp,
998 MXGEFW_CMD_ENABLE_RSS_QUEUES,
999 &cmd, 0);
1000 }
1001
0dcffac1
BG		 1002 if (status != 0) {
1003 dev_err(&mgp->pdev->dev,
1004 "failed to set number of slices\n");
1005
1006 return status;
1007 }
1008 }
1009 for (i = 0; i < mgp->num_slices; i++) {
1010 ss = &mgp->ss[i];
1011 cmd.data0 = MYRI10GE_LOWPART_TO_U32(ss->rx_done.bus);
1012 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(ss->rx_done.bus);
1013 cmd.data2 = i;
1014 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_DMA,
1015 &cmd, 0);
6403eab1 1016 }
0da34b6d
BG		 1017
1018 status |=
1019 myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_IRQ_ACK_OFFSET, &cmd, 0);
0dcffac1
BG		 1020 for (i = 0; i < mgp->num_slices; i++) {
1021 ss = &mgp->ss[i];
1022 ss->irq_claim =
1023 (__iomem __be32 *) (mgp->sram + cmd.data0 + 8 * i);
1024 }
df30a740
BG		 1025 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET,
1026 &cmd, 0);
1027 mgp->irq_deassert = (__iomem __be32 *) (mgp->sram + cmd.data0);
0da34b6d 1028
0da34b6d
BG		 1029 status |= myri10ge_send_cmd
1030 (mgp, MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET, &cmd, 0);
40f6cff5 1031 mgp->intr_coal_delay_ptr = (__iomem __be32 *) (mgp->sram + cmd.data0);
0da34b6d
BG		 1032 if (status != 0) {
1033 dev_err(&mgp->pdev->dev, "failed set interrupt parameters\n");
1034 return status;
1035 }
40f6cff5 1036 put_be32(htonl(mgp->intr_coal_delay), mgp->intr_coal_delay_ptr);
0da34b6d 1037
5dd2d332 1038#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1039 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_DCA_OFFSET, &cmd, 0);
1040 dca_tag_off = cmd.data0;
1041 for (i = 0; i < mgp->num_slices; i++) {
1042 ss = &mgp->ss[i];
1043 if (status == 0) {
1044 ss->dca_tag = (__iomem __be32 *)
1045 (mgp->sram + dca_tag_off + 4 * i);
1046 } else {
1047 ss->dca_tag = NULL;
1048 }
1049 }
4ee2ac51 1050#endif /* CONFIG_MYRI10GE_DCA */
981813d8 1051
0da34b6d 1052 /* reset mcp/driver shared state back to 0 */
0dcffac1 1053
c58ac5ca 1054 mgp->link_changes = 0;
0dcffac1
BG		 1055 for (i = 0; i < mgp->num_slices; i++) {
1056 ss = &mgp->ss[i];
1057
1058 memset(ss->rx_done.entry, 0, bytes);
1059 ss->tx.req = 0;
1060 ss->tx.done = 0;
1061 ss->tx.pkt_start = 0;
1062 ss->tx.pkt_done = 0;
1063 ss->rx_big.cnt = 0;
1064 ss->rx_small.cnt = 0;
1065 ss->rx_done.idx = 0;
1066 ss->rx_done.cnt = 0;
1067 ss->tx.wake_queue = 0;
1068 ss->tx.stop_queue = 0;
1069 }
1070
0da34b6d 1071 status = myri10ge_update_mac_address(mgp, mgp->dev->dev_addr);
0da34b6d 1072 myri10ge_change_pause(mgp, mgp->pause);
2f76216f 1073 myri10ge_set_multicast_list(mgp->dev);
0da34b6d
BG		 1074 return status;
1075}
1076
5dd2d332 1077#ifdef CONFIG_MYRI10GE_DCA
ef09aadf
AG		 1078static int myri10ge_toggle_relaxed(struct pci_dev *pdev, int on)
1079{
1080 int ret, cap, err;
1081 u16 ctl;
1082
1083 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
1084 if (!cap)
1085 return 0;
1086
1087 err = pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl);
1088 ret = (ctl & PCI_EXP_DEVCTL_RELAX_EN) >> 4;
1089 if (ret != on) {
1090 ctl &= ~PCI_EXP_DEVCTL_RELAX_EN;
1091 ctl |= (on << 4);
1092 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl);
1093 }
1094 return ret;
1095}
1096
981813d8
BG		 1097static void
1098myri10ge_write_dca(struct myri10ge_slice_state *ss, int cpu, int tag)
1099{
981813d8
BG		 1100 ss->cached_dca_tag = tag;
1101 put_be32(htonl(tag), ss->dca_tag);
1102}
1103
1104static inline void myri10ge_update_dca(struct myri10ge_slice_state *ss)
1105{
1106 int cpu = get_cpu();
1107 int tag;
1108
1109 if (cpu != ss->cpu) {
ef09aadf 1110 tag = dca3_get_tag(&ss->mgp->pdev->dev, cpu);
981813d8
BG		 1111 if (ss->cached_dca_tag != tag)
1112 myri10ge_write_dca(ss, cpu, tag);
ef09aadf 1113 ss->cpu = cpu;
981813d8
BG		 1114 }
1115 put_cpu();
1116}
1117
1118static void myri10ge_setup_dca(struct myri10ge_priv *mgp)
1119{
1120 int err, i;
1121 struct pci_dev *pdev = mgp->pdev;
1122
1123 if (mgp->ss[0].dca_tag == NULL || mgp->dca_enabled)
1124 return;
1125 if (!myri10ge_dca) {
1126 dev_err(&pdev->dev, "dca disabled by administrator\n");
1127 return;
1128 }
1129 err = dca_add_requester(&pdev->dev);
1130 if (err) {
330554cb
BG		 1131 if (err != -ENODEV)
1132 dev_err(&pdev->dev,
1133 "dca_add_requester() failed, err=%d\n", err);
981813d8
BG		 1134 return;
1135 }
ef09aadf 1136 mgp->relaxed_order = myri10ge_toggle_relaxed(pdev, 0);
981813d8 1137 mgp->dca_enabled = 1;
ef09aadf
AG		 1138 for (i = 0; i < mgp->num_slices; i++) {
1139 mgp->ss[i].cpu = -1;
1140 mgp->ss[i].cached_dca_tag = -1;
1141 myri10ge_update_dca(&mgp->ss[i]);
1142 }
981813d8
BG		 1143}
1144
1145static void myri10ge_teardown_dca(struct myri10ge_priv *mgp)
1146{
1147 struct pci_dev *pdev = mgp->pdev;
1148 int err;
1149
1150 if (!mgp->dca_enabled)
1151 return;
1152 mgp->dca_enabled = 0;
ef09aadf
AG		 1153 if (mgp->relaxed_order)
1154 myri10ge_toggle_relaxed(pdev, 1);
981813d8
BG		 1155 err = dca_remove_requester(&pdev->dev);
1156}
1157
1158static int myri10ge_notify_dca_device(struct device *dev, void *data)
1159{
1160 struct myri10ge_priv *mgp;
1161 unsigned long event;
1162
1163 mgp = dev_get_drvdata(dev);
1164 event = *(unsigned long *)data;
1165
1166 if (event == DCA_PROVIDER_ADD)
1167 myri10ge_setup_dca(mgp);
1168 else if (event == DCA_PROVIDER_REMOVE)
1169 myri10ge_teardown_dca(mgp);
1170 return 0;
1171}
4ee2ac51 1172#endif /* CONFIG_MYRI10GE_DCA */
981813d8 1173
0da34b6d
BG		 1174static inline void
1175myri10ge_submit_8rx(struct mcp_kreq_ether_recv __iomem * dst,
1176 struct mcp_kreq_ether_recv *src)
1177{
40f6cff5 1178 __be32 low;
0da34b6d
BG		 1179
1180 low = src->addr_low;
284901a9 1181 src->addr_low = htonl(DMA_BIT_MASK(32));
e67bda55
BG		 1182 myri10ge_pio_copy(dst, src, 4 * sizeof(*src));
1183 mb();
1184 myri10ge_pio_copy(dst + 4, src + 4, 4 * sizeof(*src));
0da34b6d
BG		 1185 mb();
1186 src->addr_low = low;
40f6cff5 1187 put_be32(low, &dst->addr_low);
0da34b6d
BG		 1188 mb();
1189}
1190
40f6cff5 1191static inline void myri10ge_vlan_ip_csum(struct sk_buff *skb, __wsum hw_csum)
0da34b6d
BG		 1192{
1193 struct vlan_hdr *vh = (struct vlan_hdr *)(skb->data);
1194
40f6cff5 1195 if ((skb->protocol == htons(ETH_P_8021Q)) &&
0da34b6d
BG		 1196 (vh->h_vlan_encapsulated_proto == htons(ETH_P_IP) ||
1197 vh->h_vlan_encapsulated_proto == htons(ETH_P_IPV6))) {
1198 skb->csum = hw_csum;
84fa7933 1199 skb->ip_summed = CHECKSUM_COMPLETE;
0da34b6d
BG		 1200 }
1201}
1202
dd50f336
BG		 1203static inline void
1204myri10ge_rx_skb_build(struct sk_buff *skb, u8 * va,
1205 struct skb_frag_struct *rx_frags, int len, int hlen)
1206{
1207 struct skb_frag_struct *skb_frags;
1208
1209 skb->len = skb->data_len = len;
1210 skb->truesize = len + sizeof(struct sk_buff);
1211 /* attach the page(s) */
1212
1213 skb_frags = skb_shinfo(skb)->frags;
1214 while (len > 0) {
1215 memcpy(skb_frags, rx_frags, sizeof(*skb_frags));
1216 len -= rx_frags->size;
1217 skb_frags++;
1218 rx_frags++;
1219 skb_shinfo(skb)->nr_frags++;
1220 }
1221
1222 /* pskb_may_pull is not available in irq context, but
1223 * skb_pull() (for ether_pad and eth_type_trans()) requires
1224 * the beginning of the packet in skb_headlen(), move it
1225 * manually */
27d7ff46 1226 skb_copy_to_linear_data(skb, va, hlen);
dd50f336
BG		 1227 skb_shinfo(skb)->frags[0].page_offset += hlen;
1228 skb_shinfo(skb)->frags[0].size -= hlen;
1229 skb->data_len -= hlen;
1230 skb->tail += hlen;
1231 skb_pull(skb, MXGEFW_PAD);
1232}
1233
1234static void
1235myri10ge_alloc_rx_pages(struct myri10ge_priv *mgp, struct myri10ge_rx_buf *rx,
1236 int bytes, int watchdog)
1237{
1238 struct page *page;
1239 int idx;
2a3f2790
BG		 1240#if MYRI10GE_ALLOC_SIZE > 4096
1241 int end_offset;
1242#endif
dd50f336
BG		 1243
1244 if (unlikely(rx->watchdog_needed && !watchdog))
1245 return;
1246
1247 /* try to refill entire ring */
1248 while (rx->fill_cnt != (rx->cnt + rx->mask + 1)) {
1249 idx = rx->fill_cnt & rx->mask;
ae8509b1 1250 if (rx->page_offset + bytes <= MYRI10GE_ALLOC_SIZE) {
dd50f336
BG		 1251 /* we can use part of previous page */
1252 get_page(rx->page);
1253 } else {
1254 /* we need a new page */
1255 page =
1256 alloc_pages(GFP_ATOMIC | __GFP_COMP,
1257 MYRI10GE_ALLOC_ORDER);
1258 if (unlikely(page == NULL)) {
1259 if (rx->fill_cnt - rx->cnt < 16)
1260 rx->watchdog_needed = 1;
1261 return;
1262 }
1263 rx->page = page;
1264 rx->page_offset = 0;
1265 rx->bus = pci_map_page(mgp->pdev, page, 0,
1266 MYRI10GE_ALLOC_SIZE,
1267 PCI_DMA_FROMDEVICE);
1268 }
1269 rx->info[idx].page = rx->page;
1270 rx->info[idx].page_offset = rx->page_offset;
1271 /* note that this is the address of the start of the
1272 * page */
c755b4b6 1273 dma_unmap_addr_set(&rx->info[idx], bus, rx->bus);
dd50f336
BG		 1274 rx->shadow[idx].addr_low =
1275 htonl(MYRI10GE_LOWPART_TO_U32(rx->bus) + rx->page_offset);
1276 rx->shadow[idx].addr_high =
1277 htonl(MYRI10GE_HIGHPART_TO_U32(rx->bus));
1278
1279 /* start next packet on a cacheline boundary */
1280 rx->page_offset += SKB_DATA_ALIGN(bytes);
ae8509b1
BG		 1281
1282#if MYRI10GE_ALLOC_SIZE > 4096
1283 /* don't cross a 4KB boundary */
2a3f2790
BG		 1284 end_offset = rx->page_offset + bytes - 1;
1285 if ((unsigned)(rx->page_offset ^ end_offset) > 4095)
1286 rx->page_offset = end_offset & ~4095;
ae8509b1 1287#endif
dd50f336
BG		 1288 rx->fill_cnt++;
1289
1290 /* copy 8 descriptors to the firmware at a time */
1291 if ((idx & 7) == 7) {
e454e7e2
BG		 1292 myri10ge_submit_8rx(&rx->lanai[idx - 7],
1293 &rx->shadow[idx - 7]);
dd50f336
BG		 1294 }
1295 }
1296}
1297
1298static inline void
1299myri10ge_unmap_rx_page(struct pci_dev *pdev,
1300 struct myri10ge_rx_buffer_state *info, int bytes)
1301{
1302 /* unmap the recvd page if we're the only or last user of it */
1303 if (bytes >= MYRI10GE_ALLOC_SIZE / 2 ||
1304 (info->page_offset + 2 * bytes) > MYRI10GE_ALLOC_SIZE) {
c755b4b6 1305 pci_unmap_page(pdev, (dma_unmap_addr(info, bus)
dd50f336
BG		 1306 & ~(MYRI10GE_ALLOC_SIZE - 1)),
1307 MYRI10GE_ALLOC_SIZE, PCI_DMA_FROMDEVICE);
1308 }
1309}
1310
1311#define MYRI10GE_HLEN 64 /* The number of bytes to copy from a
1312 * page into an skb */
1313
1314static inline int
b3cd9657
SG		 1315myri10ge_rx_done(struct myri10ge_slice_state *ss, int len, __wsum csum,
1316 int lro_enabled)
dd50f336 1317{
b53bef84 1318 struct myri10ge_priv *mgp = ss->mgp;
dd50f336
BG		 1319 struct sk_buff *skb;
1320 struct skb_frag_struct rx_frags[MYRI10GE_MAX_FRAGS_PER_FRAME];
b3cd9657
SG		 1321 struct myri10ge_rx_buf *rx;
1322 int i, idx, hlen, remainder, bytes;
dd50f336
BG		 1323 struct pci_dev *pdev = mgp->pdev;
1324 struct net_device *dev = mgp->dev;
1325 u8 *va;
1326
b3cd9657
SG		 1327 if (len <= mgp->small_bytes) {
1328 rx = &ss->rx_small;
1329 bytes = mgp->small_bytes;
1330 } else {
1331 rx = &ss->rx_big;
1332 bytes = mgp->big_bytes;
1333 }
1334
dd50f336
BG		 1335 len += MXGEFW_PAD;
1336 idx = rx->cnt & rx->mask;
1337 va = page_address(rx->info[idx].page) + rx->info[idx].page_offset;
1338 prefetch(va);
1339 /* Fill skb_frag_struct(s) with data from our receive */
1340 for (i = 0, remainder = len; remainder > 0; i++) {
1341 myri10ge_unmap_rx_page(pdev, &rx->info[idx], bytes);
1342 rx_frags[i].page = rx->info[idx].page;
1343 rx_frags[i].page_offset = rx->info[idx].page_offset;
1344 if (remainder < MYRI10GE_ALLOC_SIZE)
1345 rx_frags[i].size = remainder;
1346 else
1347 rx_frags[i].size = MYRI10GE_ALLOC_SIZE;
1348 rx->cnt++;
1349 idx = rx->cnt & rx->mask;
1350 remainder -= MYRI10GE_ALLOC_SIZE;
1351 }
1352
b3cd9657 1353 if (lro_enabled) {
1e6e9342
AG		 1354 rx_frags[0].page_offset += MXGEFW_PAD;
1355 rx_frags[0].size -= MXGEFW_PAD;
1356 len -= MXGEFW_PAD;
b53bef84 1357 lro_receive_frags(&ss->rx_done.lro_mgr, rx_frags,
b53bef84 1358 /* opaque, will come back in get_frag_header */
0dcffac1 1359 len, len,
b53bef84 1360 (void *)(__force unsigned long)csum, csum);
0dcffac1 1361
1e6e9342
AG		 1362 return 1;
1363 }
1364
dd50f336
BG		 1365 hlen = MYRI10GE_HLEN > len ? len : MYRI10GE_HLEN;
1366
e636b2ea
BG		 1367 /* allocate an skb to attach the page(s) to. This is done
1368 * after trying LRO, so as to avoid skb allocation overheads */
dd50f336
BG		 1369
1370 skb = netdev_alloc_skb(dev, MYRI10GE_HLEN + 16);
1371 if (unlikely(skb == NULL)) {
d6279c88 1372 ss->stats.rx_dropped++;
dd50f336
BG		 1373 do {
1374 i--;
1375 put_page(rx_frags[i].page);
1376 } while (i != 0);
1377 return 0;
1378 }
1379
1380 /* Attach the pages to the skb, and trim off any padding */
1381 myri10ge_rx_skb_build(skb, va, rx_frags, len, hlen);
1382 if (skb_shinfo(skb)->frags[0].size <= 0) {
1383 put_page(skb_shinfo(skb)->frags[0].page);
1384 skb_shinfo(skb)->nr_frags = 0;
1385 }
1386 skb->protocol = eth_type_trans(skb, dev);
0c8dfc83 1387 skb_record_rx_queue(skb, ss - &mgp->ss[0]);
dd50f336 1388
47c2cdf5 1389 if (dev->features & NETIF_F_RXCSUM) {
dd50f336
BG		 1390 if ((skb->protocol == htons(ETH_P_IP)) ||
1391 (skb->protocol == htons(ETH_P_IPV6))) {
1392 skb->csum = csum;
1393 skb->ip_summed = CHECKSUM_COMPLETE;
1394 } else
1395 myri10ge_vlan_ip_csum(skb, csum);
1396 }
1397 netif_receive_skb(skb);
dd50f336
BG		 1398 return 1;
1399}
1400
b53bef84
BG		 1401static inline void
1402myri10ge_tx_done(struct myri10ge_slice_state *ss, int mcp_index)
0da34b6d 1403{
b53bef84
BG		 1404 struct pci_dev *pdev = ss->mgp->pdev;
1405 struct myri10ge_tx_buf *tx = &ss->tx;
236bb5e6 1406 struct netdev_queue *dev_queue;
0da34b6d
BG		 1407 struct sk_buff *skb;
1408 int idx, len;
0da34b6d
BG		 1409
1410 while (tx->pkt_done != mcp_index) {
1411 idx = tx->done & tx->mask;
1412 skb = tx->info[idx].skb;
1413
1414 /* Mark as free */
1415 tx->info[idx].skb = NULL;
1416 if (tx->info[idx].last) {
1417 tx->pkt_done++;
1418 tx->info[idx].last = 0;
1419 }
1420 tx->done++;
c755b4b6
FT		 1421 len = dma_unmap_len(&tx->info[idx], len);
1422 dma_unmap_len_set(&tx->info[idx], len, 0);
0da34b6d 1423 if (skb) {
b53bef84
BG		 1424 ss->stats.tx_bytes += skb->len;
1425 ss->stats.tx_packets++;
0da34b6d
BG		 1426 dev_kfree_skb_irq(skb);
1427 if (len)
1428 pci_unmap_single(pdev,
c755b4b6 1429 dma_unmap_addr(&tx->info[idx],
0da34b6d
BG		 1430 bus), len,
1431 PCI_DMA_TODEVICE);
1432 } else {
1433 if (len)
1434 pci_unmap_page(pdev,
c755b4b6 1435 dma_unmap_addr(&tx->info[idx],
0da34b6d
BG		 1436 bus), len,
1437 PCI_DMA_TODEVICE);
1438 }
0da34b6d 1439 }
236bb5e6
BG		 1440
1441 dev_queue = netdev_get_tx_queue(ss->dev, ss - ss->mgp->ss);
1442 /*
1443 * Make a minimal effort to prevent the NIC from polling an
1444 * idle tx queue. If we can't get the lock we leave the queue
1445 * active. In this case, either a thread was about to start
1446 * using the queue anyway, or we lost a race and the NIC will
1447 * waste some of its resources polling an inactive queue for a
1448 * while.
1449 */
1450
1451 if ((ss->mgp->dev->real_num_tx_queues > 1) &&
1452 __netif_tx_trylock(dev_queue)) {
1453 if (tx->req == tx->done) {
1454 tx->queue_active = 0;
1455 put_be32(htonl(1), tx->send_stop);
8c2f5fa5 1456 mb();
6824a105 1457 mmiowb();
236bb5e6
BG		 1458 }
1459 __netif_tx_unlock(dev_queue);
1460 }
1461
0da34b6d 1462 /* start the queue if we've stopped it */
8e95a202
JP		 1463 if (netif_tx_queue_stopped(dev_queue) &&
1464 tx->req - tx->done < (tx->mask >> 1)) {
b53bef84 1465 tx->wake_queue++;
236bb5e6 1466 netif_tx_wake_queue(dev_queue);
0da34b6d
BG		 1467 }
1468}
1469
b53bef84
BG		 1470static inline int
1471myri10ge_clean_rx_done(struct myri10ge_slice_state *ss, int budget)
0da34b6d 1472{
b53bef84
BG		 1473 struct myri10ge_rx_done *rx_done = &ss->rx_done;
1474 struct myri10ge_priv *mgp = ss->mgp;
b3cd9657 1475
0da34b6d
BG		 1476 unsigned long rx_bytes = 0;
1477 unsigned long rx_packets = 0;
1478 unsigned long rx_ok;
1479
1480 int idx = rx_done->idx;
1481 int cnt = rx_done->cnt;
bea3348e 1482 int work_done = 0;
0da34b6d 1483 u16 length;
40f6cff5 1484 __wsum checksum;
0da34b6d 1485
b3cd9657
SG		 1486 /*
1487 * Prevent compiler from generating more than one ->features memory
1488 * access to avoid theoretical race condition with functions that
1489 * change NETIF_F_LRO flag at runtime.
1490 */
1491 bool lro_enabled = ACCESS_ONCE(mgp->dev->features) & NETIF_F_LRO;
1492
c956a240 1493 while (rx_done->entry[idx].length != 0 && work_done < budget) {
0da34b6d
BG		 1494 length = ntohs(rx_done->entry[idx].length);
1495 rx_done->entry[idx].length = 0;
40f6cff5 1496 checksum = csum_unfold(rx_done->entry[idx].checksum);
b3cd9657 1497 rx_ok = myri10ge_rx_done(ss, length, checksum, lro_enabled);
0da34b6d
BG		 1498 rx_packets += rx_ok;
1499 rx_bytes += rx_ok * (unsigned long)length;
1500 cnt++;
014377a1 1501 idx = cnt & (mgp->max_intr_slots - 1);
c956a240 1502 work_done++;
0da34b6d
BG		 1503 }
1504 rx_done->idx = idx;
1505 rx_done->cnt = cnt;
b53bef84
BG		 1506 ss->stats.rx_packets += rx_packets;
1507 ss->stats.rx_bytes += rx_bytes;
c7dab99b 1508
b3cd9657 1509 if (lro_enabled)
1e6e9342
AG		 1510 lro_flush_all(&rx_done->lro_mgr);
1511
c7dab99b 1512 /* restock receive rings if needed */
b53bef84
BG		 1513 if (ss->rx_small.fill_cnt - ss->rx_small.cnt < myri10ge_fill_thresh)
1514 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
c7dab99b 1515 mgp->small_bytes + MXGEFW_PAD, 0);
b53bef84
BG		 1516 if (ss->rx_big.fill_cnt - ss->rx_big.cnt < myri10ge_fill_thresh)
1517 myri10ge_alloc_rx_pages(mgp, &ss->rx_big, mgp->big_bytes, 0);
c7dab99b 1518
bea3348e 1519 return work_done;
0da34b6d
BG		 1520}
1521
1522static inline void myri10ge_check_statblock(struct myri10ge_priv *mgp)
1523{
0dcffac1 1524 struct mcp_irq_data *stats = mgp->ss[0].fw_stats;
0da34b6d
BG		 1525
1526 if (unlikely(stats->stats_updated)) {
798a95db
BG		 1527 unsigned link_up = ntohl(stats->link_up);
1528 if (mgp->link_state != link_up) {
1529 mgp->link_state = link_up;
1530
1531 if (mgp->link_state == MXGEFW_LINK_UP) {
c58ac5ca 1532 if (netif_msg_link(mgp))
78ca90ea 1533 netdev_info(mgp->dev, "link up\n");
0da34b6d 1534 netif_carrier_on(mgp->dev);
c58ac5ca 1535 mgp->link_changes++;
0da34b6d 1536 } else {
c58ac5ca 1537 if (netif_msg_link(mgp))
78ca90ea
JP		 1538 netdev_info(mgp->dev, "link %s\n",
1539 link_up == MXGEFW_LINK_MYRINET ?
1540 "mismatch (Myrinet detected)" :
1541 "down");
0da34b6d 1542 netif_carrier_off(mgp->dev);
c58ac5ca 1543 mgp->link_changes++;
0da34b6d
BG		 1544 }
1545 }
1546 if (mgp->rdma_tags_available !=
b53bef84 1547 ntohl(stats->rdma_tags_available)) {
0da34b6d 1548 mgp->rdma_tags_available =
b53bef84 1549 ntohl(stats->rdma_tags_available);
78ca90ea
JP		 1550 netdev_warn(mgp->dev, "RDMA timed out! %d tags left\n",
1551 mgp->rdma_tags_available);
0da34b6d
BG		 1552 }
1553 mgp->down_cnt += stats->link_down;
1554 if (stats->link_down)
1555 wake_up(&mgp->down_wq);
1556 }
1557}
1558
bea3348e 1559static int myri10ge_poll(struct napi_struct *napi, int budget)
0da34b6d 1560{
b53bef84
BG		 1561 struct myri10ge_slice_state *ss =
1562 container_of(napi, struct myri10ge_slice_state, napi);
bea3348e 1563 int work_done;
0da34b6d 1564
5dd2d332 1565#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1566 if (ss->mgp->dca_enabled)
1567 myri10ge_update_dca(ss);
1568#endif
1569
0da34b6d 1570 /* process as many rx events as NAPI will allow */
b53bef84 1571 work_done = myri10ge_clean_rx_done(ss, budget);
0da34b6d 1572
4ec24119 1573 if (work_done < budget) {
288379f0 1574 napi_complete(napi);
b53bef84 1575 put_be32(htonl(3), ss->irq_claim);
0da34b6d 1576 }
bea3348e 1577 return work_done;
0da34b6d
BG		 1578}
1579
7d12e780 1580static irqreturn_t myri10ge_intr(int irq, void *arg)
0da34b6d 1581{
b53bef84
BG		 1582 struct myri10ge_slice_state *ss = arg;
1583 struct myri10ge_priv *mgp = ss->mgp;
1584 struct mcp_irq_data *stats = ss->fw_stats;
1585 struct myri10ge_tx_buf *tx = &ss->tx;
0da34b6d
BG		 1586 u32 send_done_count;
1587 int i;
1588
236bb5e6
BG		 1589 /* an interrupt on a non-zero receive-only slice is implicitly
1590 * valid since MSI-X irqs are not shared */
1591 if ((mgp->dev->real_num_tx_queues == 1) && (ss != mgp->ss)) {
288379f0 1592 napi_schedule(&ss->napi);
807540ba 1593 return IRQ_HANDLED;
0dcffac1
BG		 1594 }
1595
0da34b6d
BG		 1596 /* make sure it is our IRQ, and that the DMA has finished */
1597 if (unlikely(!stats->valid))
807540ba 1598 return IRQ_NONE;
0da34b6d
BG		 1599
1600 /* low bit indicates receives are present, so schedule
1601 * napi poll handler */
1602 if (stats->valid & 1)
288379f0 1603 napi_schedule(&ss->napi);
0da34b6d 1604
0dcffac1 1605 if (!mgp->msi_enabled && !mgp->msix_enabled) {
40f6cff5 1606 put_be32(0, mgp->irq_deassert);
0da34b6d
BG		 1607 if (!myri10ge_deassert_wait)
1608 stats->valid = 0;
1609 mb();
1610 } else
1611 stats->valid = 0;
1612
1613 /* Wait for IRQ line to go low, if using INTx */
1614 i = 0;
1615 while (1) {
1616 i++;
1617 /* check for transmit completes and receives */
1618 send_done_count = ntohl(stats->send_done_count);
1619 if (send_done_count != tx->pkt_done)
b53bef84 1620 myri10ge_tx_done(ss, (int)send_done_count);
0da34b6d 1621 if (unlikely(i > myri10ge_max_irq_loops)) {
78ca90ea 1622 netdev_err(mgp->dev, "irq stuck?\n");
0da34b6d
BG		 1623 stats->valid = 0;
1624 schedule_work(&mgp->watchdog_work);
1625 }
1626 if (likely(stats->valid == 0))
1627 break;
1628 cpu_relax();
1629 barrier();
1630 }
1631
236bb5e6
BG		 1632 /* Only slice 0 updates stats */
1633 if (ss == mgp->ss)
1634 myri10ge_check_statblock(mgp);
0da34b6d 1635
b53bef84 1636 put_be32(htonl(3), ss->irq_claim + 1);
807540ba 1637 return IRQ_HANDLED;
0da34b6d
BG		 1638}
1639
1640static int
1641myri10ge_get_settings(struct net_device *netdev, struct ethtool_cmd *cmd)
1642{
c0bf8801
BG		 1643 struct myri10ge_priv *mgp = netdev_priv(netdev);
1644 char *ptr;
1645 int i;
1646
0da34b6d 1647 cmd->autoneg = AUTONEG_DISABLE;
70739497 1648 ethtool_cmd_speed_set(cmd, SPEED_10000);
0da34b6d 1649 cmd->duplex = DUPLEX_FULL;
c0bf8801
BG		 1650
1651 /*
1652 * parse the product code to deterimine the interface type
1653 * (CX4, XFP, Quad Ribbon Fiber) by looking at the character
1654 * after the 3rd dash in the driver's cached copy of the
1655 * EEPROM's product code string.
1656 */
1657 ptr = mgp->product_code_string;
1658 if (ptr == NULL) {
78ca90ea 1659 netdev_err(netdev, "Missing product code\n");
c0bf8801
BG		 1660 return 0;
1661 }
1662 for (i = 0; i < 3; i++, ptr++) {
1663 ptr = strchr(ptr, '-');
1664 if (ptr == NULL) {
78ca90ea
JP		 1665 netdev_err(netdev, "Invalid product code %s\n",
1666 mgp->product_code_string);
c0bf8801
BG		 1667 return 0;
1668 }
1669 }
196f17eb
BG		 1670 if (*ptr == '2')
1671 ptr++;
1672 if (*ptr == 'R' || *ptr == 'Q' || *ptr == 'S') {
1673 /* We've found either an XFP, quad ribbon fiber, or SFP+ */
c0bf8801 1674 cmd->port = PORT_FIBRE;
196f17eb
BG		 1675 cmd->supported |= SUPPORTED_FIBRE;
1676 cmd->advertising |= ADVERTISED_FIBRE;
1677 } else {
1678 cmd->port = PORT_OTHER;
c0bf8801 1679 }
196f17eb
BG		 1680 if (*ptr == 'R' || *ptr == 'S')
1681 cmd->transceiver = XCVR_EXTERNAL;
1682 else
1683 cmd->transceiver = XCVR_INTERNAL;
1684
0da34b6d
BG		 1685 return 0;
1686}
1687
1688static void
1689myri10ge_get_drvinfo(struct net_device *netdev, struct ethtool_drvinfo *info)
1690{
1691 struct myri10ge_priv *mgp = netdev_priv(netdev);
1692
1693 strlcpy(info->driver, "myri10ge", sizeof(info->driver));
1694 strlcpy(info->version, MYRI10GE_VERSION_STR, sizeof(info->version));
1695 strlcpy(info->fw_version, mgp->fw_version, sizeof(info->fw_version));
1696 strlcpy(info->bus_info, pci_name(mgp->pdev), sizeof(info->bus_info));
1697}
1698
1699static int
1700myri10ge_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *coal)
1701{
1702 struct myri10ge_priv *mgp = netdev_priv(netdev);
99f5f87e 1703
0da34b6d
BG		 1704 coal->rx_coalesce_usecs = mgp->intr_coal_delay;
1705 return 0;
1706}
1707
1708static int
1709myri10ge_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *coal)
1710{
1711 struct myri10ge_priv *mgp = netdev_priv(netdev);
1712
1713 mgp->intr_coal_delay = coal->rx_coalesce_usecs;
40f6cff5 1714 put_be32(htonl(mgp->intr_coal_delay), mgp->intr_coal_delay_ptr);
0da34b6d
BG		 1715 return 0;
1716}
1717
1718static void
1719myri10ge_get_pauseparam(struct net_device *netdev,
1720 struct ethtool_pauseparam *pause)
1721{
1722 struct myri10ge_priv *mgp = netdev_priv(netdev);
1723
1724 pause->autoneg = 0;
1725 pause->rx_pause = mgp->pause;
1726 pause->tx_pause = mgp->pause;
1727}
1728
1729static int
1730myri10ge_set_pauseparam(struct net_device *netdev,
1731 struct ethtool_pauseparam *pause)
1732{
1733 struct myri10ge_priv *mgp = netdev_priv(netdev);
1734
1735 if (pause->tx_pause != mgp->pause)
1736 return myri10ge_change_pause(mgp, pause->tx_pause);
1737 if (pause->rx_pause != mgp->pause)
2488f56d 1738 return myri10ge_change_pause(mgp, pause->rx_pause);
0da34b6d
BG		 1739 if (pause->autoneg != 0)
1740 return -EINVAL;
1741 return 0;
1742}
1743
1744static void
1745myri10ge_get_ringparam(struct net_device *netdev,
1746 struct ethtool_ringparam *ring)
1747{
1748 struct myri10ge_priv *mgp = netdev_priv(netdev);
1749
0dcffac1
BG		 1750 ring->rx_mini_max_pending = mgp->ss[0].rx_small.mask + 1;
1751 ring->rx_max_pending = mgp->ss[0].rx_big.mask + 1;
0da34b6d 1752 ring->rx_jumbo_max_pending = 0;
6498be3f 1753 ring->tx_max_pending = mgp->ss[0].tx.mask + 1;
0da34b6d
BG		 1754 ring->rx_mini_pending = ring->rx_mini_max_pending;
1755 ring->rx_pending = ring->rx_max_pending;
1756 ring->rx_jumbo_pending = ring->rx_jumbo_max_pending;
1757 ring->tx_pending = ring->tx_max_pending;
1758}
1759
b53bef84 1760static const char myri10ge_gstrings_main_stats[][ETH_GSTRING_LEN] = {
0da34b6d
BG		 1761 "rx_packets", "tx_packets", "rx_bytes", "tx_bytes", "rx_errors",
1762 "tx_errors", "rx_dropped", "tx_dropped", "multicast", "collisions",
1763 "rx_length_errors", "rx_over_errors", "rx_crc_errors",
1764 "rx_frame_errors", "rx_fifo_errors", "rx_missed_errors",
1765 "tx_aborted_errors", "tx_carrier_errors", "tx_fifo_errors",
1766 "tx_heartbeat_errors", "tx_window_errors",
1767 /* device-specific stats */
0dcffac1 1768 "tx_boundary", "WC", "irq", "MSI", "MSIX",
0da34b6d 1769 "read_dma_bw_MBs", "write_dma_bw_MBs", "read_write_dma_bw_MBs",
b53bef84 1770 "serial_number", "watchdog_resets",
5dd2d332 1771#ifdef CONFIG_MYRI10GE_DCA
9a6b3b54 1772 "dca_capable_firmware", "dca_device_present",
981813d8 1773#endif
c58ac5ca 1774 "link_changes", "link_up", "dropped_link_overflow",
cee505db
BG		 1775 "dropped_link_error_or_filtered",
1776 "dropped_pause", "dropped_bad_phy", "dropped_bad_crc32",
1777 "dropped_unicast_filtered", "dropped_multicast_filtered",
0da34b6d 1778 "dropped_runt", "dropped_overrun", "dropped_no_small_buffer",
b53bef84
BG		 1779 "dropped_no_big_buffer"
1780};
1781
1782static const char myri10ge_gstrings_slice_stats[][ETH_GSTRING_LEN] = {
1783 "----------- slice ---------",
1784 "tx_pkt_start", "tx_pkt_done", "tx_req", "tx_done",
1785 "rx_small_cnt", "rx_big_cnt",
1786 "wake_queue", "stop_queue", "tx_linearized", "LRO aggregated",
1787 "LRO flushed",
1e6e9342 1788 "LRO avg aggr", "LRO no_desc"
0da34b6d
BG		 1789};
1790
1791#define MYRI10GE_NET_STATS_LEN 21
b53bef84
BG		 1792#define MYRI10GE_MAIN_STATS_LEN ARRAY_SIZE(myri10ge_gstrings_main_stats)
1793#define MYRI10GE_SLICE_STATS_LEN ARRAY_SIZE(myri10ge_gstrings_slice_stats)
0da34b6d
BG		 1794
1795static void
1796myri10ge_get_strings(struct net_device *netdev, u32 stringset, u8 * data)
1797{
0dcffac1
BG		 1798 struct myri10ge_priv *mgp = netdev_priv(netdev);
1799 int i;
1800
0da34b6d
BG		 1801 switch (stringset) {
1802 case ETH_SS_STATS:
b53bef84
BG		 1803 memcpy(data, *myri10ge_gstrings_main_stats,
1804 sizeof(myri10ge_gstrings_main_stats));
1805 data += sizeof(myri10ge_gstrings_main_stats);
0dcffac1
BG		 1806 for (i = 0; i < mgp->num_slices; i++) {
1807 memcpy(data, *myri10ge_gstrings_slice_stats,
1808 sizeof(myri10ge_gstrings_slice_stats));
1809 data += sizeof(myri10ge_gstrings_slice_stats);
1810 }
0da34b6d
BG		 1811 break;
1812 }
1813}
1814
b9f2c044 1815static int myri10ge_get_sset_count(struct net_device *netdev, int sset)
0da34b6d 1816{
0dcffac1
BG		 1817 struct myri10ge_priv *mgp = netdev_priv(netdev);
1818
b9f2c044
JG		 1819 switch (sset) {
1820 case ETH_SS_STATS:
0dcffac1
BG		 1821 return MYRI10GE_MAIN_STATS_LEN +
1822 mgp->num_slices * MYRI10GE_SLICE_STATS_LEN;
b9f2c044
JG		 1823 default:
1824 return -EOPNOTSUPP;
1825 }
0da34b6d
BG		 1826}
1827
1828static void
1829myri10ge_get_ethtool_stats(struct net_device *netdev,
1830 struct ethtool_stats *stats, u64 * data)
1831{
1832 struct myri10ge_priv *mgp = netdev_priv(netdev);
b53bef84 1833 struct myri10ge_slice_state *ss;
c5f7ef72 1834 struct rtnl_link_stats64 link_stats;
0dcffac1 1835 int slice;
0da34b6d
BG		 1836 int i;
1837
59081825 1838 /* force stats update */
306ff6eb 1839 memset(&link_stats, 0, sizeof(link_stats));
c5f7ef72 1840 (void)myri10ge_get_stats(netdev, &link_stats);
0da34b6d 1841 for (i = 0; i < MYRI10GE_NET_STATS_LEN; i++)
c5f7ef72 1842 data[i] = ((u64 *)&link_stats)[i];
0da34b6d 1843
b53bef84 1844 data[i++] = (unsigned int)mgp->tx_boundary;
276e26c3 1845 data[i++] = (unsigned int)mgp->wc_enabled;
2c1a1088
BG		 1846 data[i++] = (unsigned int)mgp->pdev->irq;
1847 data[i++] = (unsigned int)mgp->msi_enabled;
0dcffac1 1848 data[i++] = (unsigned int)mgp->msix_enabled;
0da34b6d
BG		 1849 data[i++] = (unsigned int)mgp->read_dma;
1850 data[i++] = (unsigned int)mgp->write_dma;
1851 data[i++] = (unsigned int)mgp->read_write_dma;
1852 data[i++] = (unsigned int)mgp->serial_number;
0da34b6d 1853 data[i++] = (unsigned int)mgp->watchdog_resets;
5dd2d332 1854#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 1855 data[i++] = (unsigned int)(mgp->ss[0].dca_tag != NULL);
1856 data[i++] = (unsigned int)(mgp->dca_enabled);
1857#endif
c58ac5ca 1858 data[i++] = (unsigned int)mgp->link_changes;
b53bef84
BG		 1859
1860 /* firmware stats are useful only in the first slice */
0dcffac1 1861 ss = &mgp->ss[0];
b53bef84
BG		 1862 data[i++] = (unsigned int)ntohl(ss->fw_stats->link_up);
1863 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_link_overflow);
cee505db 1864 data[i++] =
b53bef84
BG		 1865 (unsigned int)ntohl(ss->fw_stats->dropped_link_error_or_filtered);
1866 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_pause);
1867 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_bad_phy);
1868 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_bad_crc32);
1869 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_unicast_filtered);
85a7ea1b 1870 data[i++] =
b53bef84
BG		 1871 (unsigned int)ntohl(ss->fw_stats->dropped_multicast_filtered);
1872 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_runt);
1873 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_overrun);
1874 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_no_small_buffer);
1875 data[i++] = (unsigned int)ntohl(ss->fw_stats->dropped_no_big_buffer);
1876
0dcffac1
BG		 1877 for (slice = 0; slice < mgp->num_slices; slice++) {
1878 ss = &mgp->ss[slice];
1879 data[i++] = slice;
1880 data[i++] = (unsigned int)ss->tx.pkt_start;
1881 data[i++] = (unsigned int)ss->tx.pkt_done;
1882 data[i++] = (unsigned int)ss->tx.req;
1883 data[i++] = (unsigned int)ss->tx.done;
1884 data[i++] = (unsigned int)ss->rx_small.cnt;
1885 data[i++] = (unsigned int)ss->rx_big.cnt;
1886 data[i++] = (unsigned int)ss->tx.wake_queue;
1887 data[i++] = (unsigned int)ss->tx.stop_queue;
1888 data[i++] = (unsigned int)ss->tx.linearized;
1889 data[i++] = ss->rx_done.lro_mgr.stats.aggregated;
1890 data[i++] = ss->rx_done.lro_mgr.stats.flushed;
1891 if (ss->rx_done.lro_mgr.stats.flushed)
1892 data[i++] = ss->rx_done.lro_mgr.stats.aggregated /
1893 ss->rx_done.lro_mgr.stats.flushed;
1894 else
1895 data[i++] = 0;
1896 data[i++] = ss->rx_done.lro_mgr.stats.no_desc;
1897 }
0da34b6d
BG		 1898}
1899
c58ac5ca
BG		 1900static void myri10ge_set_msglevel(struct net_device *netdev, u32 value)
1901{
1902 struct myri10ge_priv *mgp = netdev_priv(netdev);
1903 mgp->msg_enable = value;
1904}
1905
1906static u32 myri10ge_get_msglevel(struct net_device *netdev)
1907{
1908 struct myri10ge_priv *mgp = netdev_priv(netdev);
1909 return mgp->msg_enable;
1910}
1911
7282d491 1912static const struct ethtool_ops myri10ge_ethtool_ops = {
0da34b6d
BG		 1913 .get_settings = myri10ge_get_settings,
1914 .get_drvinfo = myri10ge_get_drvinfo,
1915 .get_coalesce = myri10ge_get_coalesce,
1916 .set_coalesce = myri10ge_set_coalesce,
1917 .get_pauseparam = myri10ge_get_pauseparam,
1918 .set_pauseparam = myri10ge_set_pauseparam,
1919 .get_ringparam = myri10ge_get_ringparam,
6ffdd071 1920 .get_link = ethtool_op_get_link,
0da34b6d 1921 .get_strings = myri10ge_get_strings,
b9f2c044 1922 .get_sset_count = myri10ge_get_sset_count,
c58ac5ca
BG		 1923 .get_ethtool_stats = myri10ge_get_ethtool_stats,
1924 .set_msglevel = myri10ge_set_msglevel,
3a0c7d2d 1925 .get_msglevel = myri10ge_get_msglevel,
0da34b6d
BG		 1926};
1927
b53bef84 1928static int myri10ge_allocate_rings(struct myri10ge_slice_state *ss)
0da34b6d 1929{
b53bef84 1930 struct myri10ge_priv *mgp = ss->mgp;
0da34b6d 1931 struct myri10ge_cmd cmd;
b53bef84 1932 struct net_device *dev = mgp->dev;
0da34b6d
BG		 1933 int tx_ring_size, rx_ring_size;
1934 int tx_ring_entries, rx_ring_entries;
0dcffac1 1935 int i, slice, status;
0da34b6d
BG		 1936 size_t bytes;
1937
0da34b6d 1938 /* get ring sizes */
0dcffac1
BG		 1939 slice = ss - mgp->ss;
1940 cmd.data0 = slice;
0da34b6d
BG		 1941 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SEND_RING_SIZE, &cmd, 0);
1942 tx_ring_size = cmd.data0;
0dcffac1 1943 cmd.data0 = slice;
0da34b6d 1944 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_RX_RING_SIZE, &cmd, 0);
355c7265
BG		 1945 if (status != 0)
1946 return status;
0da34b6d
BG		 1947 rx_ring_size = cmd.data0;
1948
1949 tx_ring_entries = tx_ring_size / sizeof(struct mcp_kreq_ether_send);
1950 rx_ring_entries = rx_ring_size / sizeof(struct mcp_dma_addr);
b53bef84
BG		 1951 ss->tx.mask = tx_ring_entries - 1;
1952 ss->rx_small.mask = ss->rx_big.mask = rx_ring_entries - 1;
0da34b6d 1953
355c7265
BG		 1954 status = -ENOMEM;
1955
0da34b6d
BG		 1956 /* allocate the host shadow rings */
1957
1958 bytes = 8 + (MYRI10GE_MAX_SEND_DESC_TSO + 4)
b53bef84
BG		 1959 * sizeof(*ss->tx.req_list);
1960 ss->tx.req_bytes = kzalloc(bytes, GFP_KERNEL);
1961 if (ss->tx.req_bytes == NULL)
0da34b6d
BG		 1962 goto abort_with_nothing;
1963
1964 /* ensure req_list entries are aligned to 8 bytes */
b53bef84
BG		 1965 ss->tx.req_list = (struct mcp_kreq_ether_send *)
1966 ALIGN((unsigned long)ss->tx.req_bytes, 8);
236bb5e6 1967 ss->tx.queue_active = 0;
0da34b6d 1968
b53bef84
BG		 1969 bytes = rx_ring_entries * sizeof(*ss->rx_small.shadow);
1970 ss->rx_small.shadow = kzalloc(bytes, GFP_KERNEL);
1971 if (ss->rx_small.shadow == NULL)
0da34b6d
BG		 1972 goto abort_with_tx_req_bytes;
1973
b53bef84
BG		 1974 bytes = rx_ring_entries * sizeof(*ss->rx_big.shadow);
1975 ss->rx_big.shadow = kzalloc(bytes, GFP_KERNEL);
1976 if (ss->rx_big.shadow == NULL)
0da34b6d
BG		 1977 goto abort_with_rx_small_shadow;
1978
1979 /* allocate the host info rings */
1980
b53bef84
BG		 1981 bytes = tx_ring_entries * sizeof(*ss->tx.info);
1982 ss->tx.info = kzalloc(bytes, GFP_KERNEL);
1983 if (ss->tx.info == NULL)
0da34b6d
BG		 1984 goto abort_with_rx_big_shadow;
1985
b53bef84
BG		 1986 bytes = rx_ring_entries * sizeof(*ss->rx_small.info);
1987 ss->rx_small.info = kzalloc(bytes, GFP_KERNEL);
1988 if (ss->rx_small.info == NULL)
0da34b6d
BG		 1989 goto abort_with_tx_info;
1990
b53bef84
BG		 1991 bytes = rx_ring_entries * sizeof(*ss->rx_big.info);
1992 ss->rx_big.info = kzalloc(bytes, GFP_KERNEL);
1993 if (ss->rx_big.info == NULL)
0da34b6d
BG		 1994 goto abort_with_rx_small_info;
1995
1996 /* Fill the receive rings */
b53bef84
BG		 1997 ss->rx_big.cnt = 0;
1998 ss->rx_small.cnt = 0;
1999 ss->rx_big.fill_cnt = 0;
2000 ss->rx_small.fill_cnt = 0;
2001 ss->rx_small.page_offset = MYRI10GE_ALLOC_SIZE;
2002 ss->rx_big.page_offset = MYRI10GE_ALLOC_SIZE;
2003 ss->rx_small.watchdog_needed = 0;
2004 ss->rx_big.watchdog_needed = 0;
2005 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
c7dab99b 2006 mgp->small_bytes + MXGEFW_PAD, 0);
0da34b6d 2007
b53bef84 2008 if (ss->rx_small.fill_cnt < ss->rx_small.mask + 1) {
78ca90ea
JP		 2009 netdev_err(dev, "slice-%d: alloced only %d small bufs\n",
2010 slice, ss->rx_small.fill_cnt);
c7dab99b 2011 goto abort_with_rx_small_ring;
0da34b6d
BG		 2012 }
2013
b53bef84
BG		 2014 myri10ge_alloc_rx_pages(mgp, &ss->rx_big, mgp->big_bytes, 0);
2015 if (ss->rx_big.fill_cnt < ss->rx_big.mask + 1) {
78ca90ea
JP		 2016 netdev_err(dev, "slice-%d: alloced only %d big bufs\n",
2017 slice, ss->rx_big.fill_cnt);
c7dab99b 2018 goto abort_with_rx_big_ring;
0da34b6d
BG		 2019 }
2020
2021 return 0;
2022
2023abort_with_rx_big_ring:
b53bef84
BG		 2024 for (i = ss->rx_big.cnt; i < ss->rx_big.fill_cnt; i++) {
2025 int idx = i & ss->rx_big.mask;
2026 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_big.info[idx],
c7dab99b 2027 mgp->big_bytes);
b53bef84 2028 put_page(ss->rx_big.info[idx].page);
0da34b6d
BG		 2029 }
2030
2031abort_with_rx_small_ring:
b53bef84
BG		 2032 for (i = ss->rx_small.cnt; i < ss->rx_small.fill_cnt; i++) {
2033 int idx = i & ss->rx_small.mask;
2034 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_small.info[idx],
c7dab99b 2035 mgp->small_bytes + MXGEFW_PAD);
b53bef84 2036 put_page(ss->rx_small.info[idx].page);
0da34b6d 2037 }
c7dab99b 2038
b53bef84 2039 kfree(ss->rx_big.info);
0da34b6d
BG		 2040
2041abort_with_rx_small_info:
b53bef84 2042 kfree(ss->rx_small.info);
0da34b6d
BG		 2043
2044abort_with_tx_info:
b53bef84 2045 kfree(ss->tx.info);
0da34b6d
BG		 2046
2047abort_with_rx_big_shadow:
b53bef84 2048 kfree(ss->rx_big.shadow);
0da34b6d
BG		 2049
2050abort_with_rx_small_shadow:
b53bef84 2051 kfree(ss->rx_small.shadow);
0da34b6d
BG		 2052
2053abort_with_tx_req_bytes:
b53bef84
BG		 2054 kfree(ss->tx.req_bytes);
2055 ss->tx.req_bytes = NULL;
2056 ss->tx.req_list = NULL;
0da34b6d
BG		 2057
2058abort_with_nothing:
2059 return status;
2060}
2061
b53bef84 2062static void myri10ge_free_rings(struct myri10ge_slice_state *ss)
0da34b6d 2063{
b53bef84 2064 struct myri10ge_priv *mgp = ss->mgp;
0da34b6d
BG		 2065 struct sk_buff *skb;
2066 struct myri10ge_tx_buf *tx;
2067 int i, len, idx;
2068
0dcffac1
BG		 2069 /* If not allocated, skip it */
2070 if (ss->tx.req_list == NULL)
2071 return;
2072
b53bef84
BG		 2073 for (i = ss->rx_big.cnt; i < ss->rx_big.fill_cnt; i++) {
2074 idx = i & ss->rx_big.mask;
2075 if (i == ss->rx_big.fill_cnt - 1)
2076 ss->rx_big.info[idx].page_offset = MYRI10GE_ALLOC_SIZE;
2077 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_big.info[idx],
c7dab99b 2078 mgp->big_bytes);
b53bef84 2079 put_page(ss->rx_big.info[idx].page);
0da34b6d
BG		 2080 }
2081
b53bef84
BG		 2082 for (i = ss->rx_small.cnt; i < ss->rx_small.fill_cnt; i++) {
2083 idx = i & ss->rx_small.mask;
2084 if (i == ss->rx_small.fill_cnt - 1)
2085 ss->rx_small.info[idx].page_offset =
c7dab99b 2086 MYRI10GE_ALLOC_SIZE;
b53bef84 2087 myri10ge_unmap_rx_page(mgp->pdev, &ss->rx_small.info[idx],
c7dab99b 2088 mgp->small_bytes + MXGEFW_PAD);
b53bef84 2089 put_page(ss->rx_small.info[idx].page);
c7dab99b 2090 }
b53bef84 2091 tx = &ss->tx;
0da34b6d
BG		 2092 while (tx->done != tx->req) {
2093 idx = tx->done & tx->mask;
2094 skb = tx->info[idx].skb;
2095
2096 /* Mark as free */
2097 tx->info[idx].skb = NULL;
2098 tx->done++;
c755b4b6
FT		 2099 len = dma_unmap_len(&tx->info[idx], len);
2100 dma_unmap_len_set(&tx->info[idx], len, 0);
0da34b6d 2101 if (skb) {
b53bef84 2102 ss->stats.tx_dropped++;
0da34b6d
BG		 2103 dev_kfree_skb_any(skb);
2104 if (len)
2105 pci_unmap_single(mgp->pdev,
c755b4b6 2106 dma_unmap_addr(&tx->info[idx],
0da34b6d
BG		 2107 bus), len,
2108 PCI_DMA_TODEVICE);
2109 } else {
2110 if (len)
2111 pci_unmap_page(mgp->pdev,
c755b4b6 2112 dma_unmap_addr(&tx->info[idx],
0da34b6d
BG		 2113 bus), len,
2114 PCI_DMA_TODEVICE);
2115 }
2116 }
b53bef84 2117 kfree(ss->rx_big.info);
0da34b6d 2118
b53bef84 2119 kfree(ss->rx_small.info);
0da34b6d 2120
b53bef84 2121 kfree(ss->tx.info);
0da34b6d 2122
b53bef84 2123 kfree(ss->rx_big.shadow);
0da34b6d 2124
b53bef84 2125 kfree(ss->rx_small.shadow);
0da34b6d 2126
b53bef84
BG		 2127 kfree(ss->tx.req_bytes);
2128 ss->tx.req_bytes = NULL;
2129 ss->tx.req_list = NULL;
0da34b6d
BG		 2130}
2131
df30a740
BG		 2132static int myri10ge_request_irq(struct myri10ge_priv *mgp)
2133{
2134 struct pci_dev *pdev = mgp->pdev;
0dcffac1
BG		 2135 struct myri10ge_slice_state *ss;
2136 struct net_device *netdev = mgp->dev;
2137 int i;
df30a740
BG		 2138 int status;
2139
0dcffac1
BG		 2140 mgp->msi_enabled = 0;
2141 mgp->msix_enabled = 0;
2142 status = 0;
df30a740 2143 if (myri10ge_msi) {
0dcffac1
BG		 2144 if (mgp->num_slices > 1) {
2145 status =
2146 pci_enable_msix(pdev, mgp->msix_vectors,
2147 mgp->num_slices);
2148 if (status == 0) {
2149 mgp->msix_enabled = 1;
2150 } else {
2151 dev_err(&pdev->dev,
2152 "Error %d setting up MSI-X\n", status);
2153 return status;
2154 }
2155 }
2156 if (mgp->msix_enabled == 0) {
2157 status = pci_enable_msi(pdev);
2158 if (status != 0) {
2159 dev_err(&pdev->dev,
2160 "Error %d setting up MSI; falling back to xPIC\n",
2161 status);
2162 } else {
2163 mgp->msi_enabled = 1;
2164 }
2165 }
df30a740 2166 }
0dcffac1
BG		 2167 if (mgp->msix_enabled) {
2168 for (i = 0; i < mgp->num_slices; i++) {
2169 ss = &mgp->ss[i];
2170 snprintf(ss->irq_desc, sizeof(ss->irq_desc),
2171 "%s:slice-%d", netdev->name, i);
2172 status = request_irq(mgp->msix_vectors[i].vector,
2173 myri10ge_intr, 0, ss->irq_desc,
2174 ss);
2175 if (status != 0) {
2176 dev_err(&pdev->dev,
2177 "slice %d failed to allocate IRQ\n", i);
2178 i--;
2179 while (i >= 0) {
2180 free_irq(mgp->msix_vectors[i].vector,
2181 &mgp->ss[i]);
2182 i--;
2183 }
2184 pci_disable_msix(pdev);
2185 return status;
2186 }
2187 }
2188 } else {
2189 status = request_irq(pdev->irq, myri10ge_intr, IRQF_SHARED,
2190 mgp->dev->name, &mgp->ss[0]);
2191 if (status != 0) {
2192 dev_err(&pdev->dev, "failed to allocate IRQ\n");
2193 if (mgp->msi_enabled)
2194 pci_disable_msi(pdev);
2195 }
df30a740
BG		 2196 }
2197 return status;
2198}
2199
2200static void myri10ge_free_irq(struct myri10ge_priv *mgp)
2201{
2202 struct pci_dev *pdev = mgp->pdev;
0dcffac1 2203 int i;
df30a740 2204
0dcffac1
BG		 2205 if (mgp->msix_enabled) {
2206 for (i = 0; i < mgp->num_slices; i++)
2207 free_irq(mgp->msix_vectors[i].vector, &mgp->ss[i]);
2208 } else {
2209 free_irq(pdev->irq, &mgp->ss[0]);
2210 }
df30a740
BG		 2211 if (mgp->msi_enabled)
2212 pci_disable_msi(pdev);
0dcffac1
BG		 2213 if (mgp->msix_enabled)
2214 pci_disable_msix(pdev);
df30a740
BG		 2215}
2216
1e6e9342
AG		 2217static int
2218myri10ge_get_frag_header(struct skb_frag_struct *frag, void **mac_hdr,
2219 void **ip_hdr, void **tcpudp_hdr,
2220 u64 * hdr_flags, void *priv)
2221{
2222 struct ethhdr *eh;
2223 struct vlan_ethhdr *veh;
2224 struct iphdr *iph;
2225 u8 *va = page_address(frag->page) + frag->page_offset;
2226 unsigned long ll_hlen;
66341fff
AV		 2227 /* passed opaque through lro_receive_frags() */
2228 __wsum csum = (__force __wsum) (unsigned long)priv;
1e6e9342
AG		 2229
2230 /* find the mac header, aborting if not IPv4 */
2231
2232 eh = (struct ethhdr *)va;
2233 *mac_hdr = eh;
2234 ll_hlen = ETH_HLEN;
2235 if (eh->h_proto != htons(ETH_P_IP)) {
2236 if (eh->h_proto == htons(ETH_P_8021Q)) {
2237 veh = (struct vlan_ethhdr *)va;
2238 if (veh->h_vlan_encapsulated_proto != htons(ETH_P_IP))
2239 return -1;
2240
2241 ll_hlen += VLAN_HLEN;
2242
2243 /*
2244 * HW checksum starts ETH_HLEN bytes into
2245 * frame, so we must subtract off the VLAN
2246 * header's checksum before csum can be used
2247 */
2248 csum = csum_sub(csum, csum_partial(va + ETH_HLEN,
2249 VLAN_HLEN, 0));
2250 } else {
2251 return -1;
2252 }
2253 }
2254 *hdr_flags = LRO_IPV4;
2255
2256 iph = (struct iphdr *)(va + ll_hlen);
2257 *ip_hdr = iph;
2258 if (iph->protocol != IPPROTO_TCP)
2259 return -1;
56f8a75c 2260 if (ip_is_fragment(iph))
bcb09dc2 2261 return -1;
1e6e9342
AG		 2262 *hdr_flags |= LRO_TCP;
2263 *tcpudp_hdr = (u8 *) (*ip_hdr) + (iph->ihl << 2);
2264
2265 /* verify the IP checksum */
2266 if (unlikely(ip_fast_csum((u8 *) iph, iph->ihl)))
2267 return -1;
2268
2269 /* verify the checksum */
2270 if (unlikely(csum_tcpudp_magic(iph->saddr, iph->daddr,
2271 ntohs(iph->tot_len) - (iph->ihl << 2),
2272 IPPROTO_TCP, csum)))
2273 return -1;
2274
2275 return 0;
2276}
2277
77929732
BG		 2278static int myri10ge_get_txrx(struct myri10ge_priv *mgp, int slice)
2279{
2280 struct myri10ge_cmd cmd;
2281 struct myri10ge_slice_state *ss;
2282 int status;
2283
2284 ss = &mgp->ss[slice];
236bb5e6
BG		 2285 status = 0;
2286 if (slice == 0 || (mgp->dev->real_num_tx_queues > 1)) {
2287 cmd.data0 = slice;
2288 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SEND_OFFSET,
2289 &cmd, 0);
2290 ss->tx.lanai = (struct mcp_kreq_ether_send __iomem *)
2291 (mgp->sram + cmd.data0);
2292 }
77929732
BG		 2293 cmd.data0 = slice;
2294 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_SMALL_RX_OFFSET,
2295 &cmd, 0);
2296 ss->rx_small.lanai = (struct mcp_kreq_ether_recv __iomem *)
2297 (mgp->sram + cmd.data0);
2298
2299 cmd.data0 = slice;
2300 status |= myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_BIG_RX_OFFSET, &cmd, 0);
2301 ss->rx_big.lanai = (struct mcp_kreq_ether_recv __iomem *)
2302 (mgp->sram + cmd.data0);
2303
236bb5e6
BG		 2304 ss->tx.send_go = (__iomem __be32 *)
2305 (mgp->sram + MXGEFW_ETH_SEND_GO + 64 * slice);
2306 ss->tx.send_stop = (__iomem __be32 *)
2307 (mgp->sram + MXGEFW_ETH_SEND_STOP + 64 * slice);
77929732
BG		 2308 return status;
2309
2310}
2311
2312static int myri10ge_set_stats(struct myri10ge_priv *mgp, int slice)
2313{
2314 struct myri10ge_cmd cmd;
2315 struct myri10ge_slice_state *ss;
2316 int status;
2317
2318 ss = &mgp->ss[slice];
2319 cmd.data0 = MYRI10GE_LOWPART_TO_U32(ss->fw_stats_bus);
2320 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(ss->fw_stats_bus);
236bb5e6 2321 cmd.data2 = sizeof(struct mcp_irq_data) | (slice << 16);
77929732
BG		 2322 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_STATS_DMA_V2, &cmd, 0);
2323 if (status == -ENOSYS) {
2324 dma_addr_t bus = ss->fw_stats_bus;
2325 if (slice != 0)
2326 return -EINVAL;
2327 bus += offsetof(struct mcp_irq_data, send_done_count);
2328 cmd.data0 = MYRI10GE_LOWPART_TO_U32(bus);
2329 cmd.data1 = MYRI10GE_HIGHPART_TO_U32(bus);
2330 status = myri10ge_send_cmd(mgp,
2331 MXGEFW_CMD_SET_STATS_DMA_OBSOLETE,
2332 &cmd, 0);
2333 /* Firmware cannot support multicast without STATS_DMA_V2 */
2334 mgp->fw_multicast_support = 0;
2335 } else {
2336 mgp->fw_multicast_support = 1;
2337 }
2338 return 0;
2339}
77929732 2340
0da34b6d
BG		 2341static int myri10ge_open(struct net_device *dev)
2342{
0dcffac1 2343 struct myri10ge_slice_state *ss;
b53bef84 2344 struct myri10ge_priv *mgp = netdev_priv(dev);
0da34b6d 2345 struct myri10ge_cmd cmd;
0dcffac1
BG		 2346 int i, status, big_pow2, slice;
2347 u8 *itable;
1e6e9342 2348 struct net_lro_mgr *lro_mgr;
0da34b6d 2349
0da34b6d
BG		 2350 if (mgp->running != MYRI10GE_ETH_STOPPED)
2351 return -EBUSY;
2352
2353 mgp->running = MYRI10GE_ETH_STARTING;
2354 status = myri10ge_reset(mgp);
2355 if (status != 0) {
78ca90ea 2356 netdev_err(dev, "failed reset\n");
df30a740 2357 goto abort_with_nothing;
0da34b6d
BG		 2358 }
2359
0dcffac1
BG		 2360 if (mgp->num_slices > 1) {
2361 cmd.data0 = mgp->num_slices;
236bb5e6
BG		 2362 cmd.data1 = MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE;
2363 if (mgp->dev->real_num_tx_queues > 1)
2364 cmd.data1 |= MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES;
0dcffac1
BG		 2365 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ENABLE_RSS_QUEUES,
2366 &cmd, 0);
2367 if (status != 0) {
78ca90ea 2368 netdev_err(dev, "failed to set number of slices\n");
0dcffac1
BG		 2369 goto abort_with_nothing;
2370 }
2371 /* setup the indirection table */
2372 cmd.data0 = mgp->num_slices;
2373 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_TABLE_SIZE,
2374 &cmd, 0);
2375
2376 status |= myri10ge_send_cmd(mgp,
2377 MXGEFW_CMD_GET_RSS_TABLE_OFFSET,
2378 &cmd, 0);
2379 if (status != 0) {
78ca90ea 2380 netdev_err(dev, "failed to setup rss tables\n");
236bb5e6 2381 goto abort_with_nothing;
0dcffac1
BG		 2382 }
2383
2384 /* just enable an identity mapping */
2385 itable = mgp->sram + cmd.data0;
2386 for (i = 0; i < mgp->num_slices; i++)
2387 __raw_writeb(i, &itable[i]);
2388
2389 cmd.data0 = 1;
2390 cmd.data1 = myri10ge_rss_hash;
2391 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_RSS_ENABLE,
2392 &cmd, 0);
2393 if (status != 0) {
78ca90ea 2394 netdev_err(dev, "failed to enable slices\n");
0dcffac1
BG		 2395 goto abort_with_nothing;
2396 }
2397 }
2398
df30a740
BG		 2399 status = myri10ge_request_irq(mgp);
2400 if (status != 0)
2401 goto abort_with_nothing;
2402
0da34b6d
BG		 2403 /* decide what small buffer size to use. For good TCP rx
2404 * performance, it is important to not receive 1514 byte
2405 * frames into jumbo buffers, as it confuses the socket buffer
2406 * accounting code, leading to drops and erratic performance.
2407 */
2408
2409 if (dev->mtu <= ETH_DATA_LEN)
c7dab99b
BG		 2410 /* enough for a TCP header */
2411 mgp->small_bytes = (128 > SMP_CACHE_BYTES)
2412 ? (128 - MXGEFW_PAD)
2413 : (SMP_CACHE_BYTES - MXGEFW_PAD);
0da34b6d 2414 else
de3c4507
BG		 2415 /* enough for a vlan encapsulated ETH_DATA_LEN frame */
2416 mgp->small_bytes = VLAN_ETH_FRAME_LEN;
0da34b6d
BG		 2417
2418 /* Override the small buffer size? */
2419 if (myri10ge_small_bytes > 0)
2420 mgp->small_bytes = myri10ge_small_bytes;
2421
0da34b6d
BG		 2422 /* Firmware needs the big buff size as a power of 2. Lie and
2423 * tell him the buffer is larger, because we only use 1
2424 * buffer/pkt, and the mtu will prevent overruns.
2425 */
13348bee 2426 big_pow2 = dev->mtu + ETH_HLEN + VLAN_HLEN + MXGEFW_PAD;
c7dab99b 2427 if (big_pow2 < MYRI10GE_ALLOC_SIZE / 2) {
199126a2 2428 while (!is_power_of_2(big_pow2))
c7dab99b 2429 big_pow2++;
13348bee 2430 mgp->big_bytes = dev->mtu + ETH_HLEN + VLAN_HLEN + MXGEFW_PAD;
c7dab99b
BG		 2431 } else {
2432 big_pow2 = MYRI10GE_ALLOC_SIZE;
2433 mgp->big_bytes = big_pow2;
2434 }
2435
0dcffac1
BG		 2436 /* setup the per-slice data structures */
2437 for (slice = 0; slice < mgp->num_slices; slice++) {
2438 ss = &mgp->ss[slice];
2439
2440 status = myri10ge_get_txrx(mgp, slice);
2441 if (status != 0) {
78ca90ea 2442 netdev_err(dev, "failed to get ring sizes or locations\n");
0dcffac1
BG		 2443 goto abort_with_rings;
2444 }
2445 status = myri10ge_allocate_rings(ss);
2446 if (status != 0)
2447 goto abort_with_rings;
236bb5e6
BG		 2448
2449 /* only firmware which supports multiple TX queues
2450 * supports setting up the tx stats on non-zero
2451 * slices */
2452 if (slice == 0 || mgp->dev->real_num_tx_queues > 1)
0dcffac1
BG		 2453 status = myri10ge_set_stats(mgp, slice);
2454 if (status) {
78ca90ea 2455 netdev_err(dev, "Couldn't set stats DMA\n");
0dcffac1
BG		 2456 goto abort_with_rings;
2457 }
2458
2459 lro_mgr = &ss->rx_done.lro_mgr;
2460 lro_mgr->dev = dev;
2461 lro_mgr->features = LRO_F_NAPI;
2462 lro_mgr->ip_summed = CHECKSUM_COMPLETE;
2463 lro_mgr->ip_summed_aggr = CHECKSUM_UNNECESSARY;
2464 lro_mgr->max_desc = MYRI10GE_MAX_LRO_DESCRIPTORS;
2465 lro_mgr->lro_arr = ss->rx_done.lro_desc;
2466 lro_mgr->get_frag_header = myri10ge_get_frag_header;
2467 lro_mgr->max_aggr = myri10ge_lro_max_pkts;
636d2f68 2468 lro_mgr->frag_align_pad = 2;
0dcffac1
BG		 2469 if (lro_mgr->max_aggr > MAX_SKB_FRAGS)
2470 lro_mgr->max_aggr = MAX_SKB_FRAGS;
2471
2472 /* must happen prior to any irq */
2473 napi_enable(&(ss)->napi);
2474 }
0da34b6d
BG		 2475
2476 /* now give firmware buffers sizes, and MTU */
2477 cmd.data0 = dev->mtu + ETH_HLEN + VLAN_HLEN;
2478 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_MTU, &cmd, 0);
2479 cmd.data0 = mgp->small_bytes;
2480 status |=
2481 myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_SMALL_BUFFER_SIZE, &cmd, 0);
2482 cmd.data0 = big_pow2;
2483 status |=
2484 myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_BIG_BUFFER_SIZE, &cmd, 0);
2485 if (status) {
78ca90ea 2486 netdev_err(dev, "Couldn't set buffer sizes\n");
0da34b6d
BG		 2487 goto abort_with_rings;
2488 }
2489
0dcffac1
BG		 2490 /*
2491 * Set Linux style TSO mode; this is needed only on newer
2492 * firmware versions. Older versions default to Linux
2493 * style TSO
2494 */
2495 cmd.data0 = 0;
2496 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_TSO_MODE, &cmd, 0);
2497 if (status && status != -ENOSYS) {
78ca90ea 2498 netdev_err(dev, "Couldn't set TSO mode\n");
0da34b6d
BG		 2499 goto abort_with_rings;
2500 }
2501
66341fff 2502 mgp->link_state = ~0U;
0da34b6d
BG		 2503 mgp->rdma_tags_available = 15;
2504
0da34b6d
BG		 2505 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_ETHERNET_UP, &cmd, 0);
2506 if (status) {
78ca90ea 2507 netdev_err(dev, "Couldn't bring up link\n");
0da34b6d
BG		 2508 goto abort_with_rings;
2509 }
2510
0da34b6d
BG		 2511 mgp->running = MYRI10GE_ETH_RUNNING;
2512 mgp->watchdog_timer.expires = jiffies + myri10ge_watchdog_timeout * HZ;
2513 add_timer(&mgp->watchdog_timer);
236bb5e6
BG		 2514 netif_tx_wake_all_queues(dev);
2515
0da34b6d
BG		 2516 return 0;
2517
2518abort_with_rings:
051d36f3
BG		 2519 while (slice) {
2520 slice--;
2521 napi_disable(&mgp->ss[slice].napi);
2522 }
0dcffac1
BG		 2523 for (i = 0; i < mgp->num_slices; i++)
2524 myri10ge_free_rings(&mgp->ss[i]);
0da34b6d 2525
df30a740
BG		 2526 myri10ge_free_irq(mgp);
2527
0da34b6d
BG		 2528abort_with_nothing:
2529 mgp->running = MYRI10GE_ETH_STOPPED;
2530 return -ENOMEM;
2531}
2532
2533static int myri10ge_close(struct net_device *dev)
2534{
b53bef84 2535 struct myri10ge_priv *mgp = netdev_priv(dev);
0da34b6d
BG		 2536 struct myri10ge_cmd cmd;
2537 int status, old_down_cnt;
0dcffac1 2538 int i;
0da34b6d 2539
0da34b6d
BG		 2540 if (mgp->running != MYRI10GE_ETH_RUNNING)
2541 return 0;
2542
0dcffac1 2543 if (mgp->ss[0].tx.req_bytes == NULL)
0da34b6d
BG		 2544 return 0;
2545
2546 del_timer_sync(&mgp->watchdog_timer);
2547 mgp->running = MYRI10GE_ETH_STOPPING;
0dcffac1
BG		 2548 for (i = 0; i < mgp->num_slices; i++) {
2549 napi_disable(&mgp->ss[i].napi);
2550 }
0da34b6d 2551 netif_carrier_off(dev);
236bb5e6
BG		 2552
2553 netif_tx_stop_all_queues(dev);
d0234215
BG		 2554 if (mgp->rebooted == 0) {
2555 old_down_cnt = mgp->down_cnt;
2556 mb();
2557 status =
2558 myri10ge_send_cmd(mgp, MXGEFW_CMD_ETHERNET_DOWN, &cmd, 0);
2559 if (status)
78ca90ea 2560 netdev_err(dev, "Couldn't bring down link\n");
0da34b6d 2561
d0234215
BG		 2562 wait_event_timeout(mgp->down_wq, old_down_cnt != mgp->down_cnt,
2563 HZ);
2564 if (old_down_cnt == mgp->down_cnt)
78ca90ea 2565 netdev_err(dev, "never got down irq\n");
d0234215 2566 }
0da34b6d 2567 netif_tx_disable(dev);
df30a740 2568 myri10ge_free_irq(mgp);
0dcffac1
BG		 2569 for (i = 0; i < mgp->num_slices; i++)
2570 myri10ge_free_rings(&mgp->ss[i]);
0da34b6d
BG		 2571
2572 mgp->running = MYRI10GE_ETH_STOPPED;
2573 return 0;
2574}
2575
2576/* copy an array of struct mcp_kreq_ether_send's to the mcp. Copy
2577 * backwards one at a time and handle ring wraps */
2578
2579static inline void
2580myri10ge_submit_req_backwards(struct myri10ge_tx_buf *tx,
2581 struct mcp_kreq_ether_send *src, int cnt)
2582{
2583 int idx, starting_slot;
2584 starting_slot = tx->req;
2585 while (cnt > 1) {
2586 cnt--;
2587 idx = (starting_slot + cnt) & tx->mask;
2588 myri10ge_pio_copy(&tx->lanai[idx], &src[cnt], sizeof(*src));
2589 mb();
2590 }
2591}
2592
2593/*
2594 * copy an array of struct mcp_kreq_ether_send's to the mcp. Copy
2595 * at most 32 bytes at a time, so as to avoid involving the software
2596 * pio handler in the nic. We re-write the first segment's flags
2597 * to mark them valid only after writing the entire chain.
2598 */
2599
2600static inline void
2601myri10ge_submit_req(struct myri10ge_tx_buf *tx, struct mcp_kreq_ether_send *src,
2602 int cnt)
2603{
2604 int idx, i;
2605 struct mcp_kreq_ether_send __iomem *dstp, *dst;
2606 struct mcp_kreq_ether_send *srcp;
2607 u8 last_flags;
2608
2609 idx = tx->req & tx->mask;
2610
2611 last_flags = src->flags;
2612 src->flags = 0;
2613 mb();
2614 dst = dstp = &tx->lanai[idx];
2615 srcp = src;
2616
2617 if ((idx + cnt) < tx->mask) {
2618 for (i = 0; i < (cnt - 1); i += 2) {
2619 myri10ge_pio_copy(dstp, srcp, 2 * sizeof(*src));
2620 mb(); /* force write every 32 bytes */
2621 srcp += 2;
2622 dstp += 2;
2623 }
2624 } else {
2625 /* submit all but the first request, and ensure
2626 * that it is submitted below */
2627 myri10ge_submit_req_backwards(tx, src, cnt);
2628 i = 0;
2629 }
2630 if (i < cnt) {
2631 /* submit the first request */
2632 myri10ge_pio_copy(dstp, srcp, sizeof(*src));
2633 mb(); /* barrier before setting valid flag */
2634 }
2635
2636 /* re-write the last 32-bits with the valid flags */
2637 src->flags = last_flags;
40f6cff5 2638 put_be32(*((__be32 *) src + 3), (__be32 __iomem *) dst + 3);
0da34b6d
BG		 2639 tx->req += cnt;
2640 mb();
2641}
2642
0da34b6d
BG		 2643/*
2644 * Transmit a packet. We need to split the packet so that a single
b53bef84 2645 * segment does not cross myri10ge->tx_boundary, so this makes segment
0da34b6d
BG		 2646 * counting tricky. So rather than try to count segments up front, we
2647 * just give up if there are too few segments to hold a reasonably
2648 * fragmented packet currently available. If we run
2649 * out of segments while preparing a packet for DMA, we just linearize
2650 * it and try again.
2651 */
2652
61357325
SH		 2653static netdev_tx_t myri10ge_xmit(struct sk_buff *skb,
2654 struct net_device *dev)
0da34b6d
BG		 2655{
2656 struct myri10ge_priv *mgp = netdev_priv(dev);
b53bef84 2657 struct myri10ge_slice_state *ss;
0da34b6d 2658 struct mcp_kreq_ether_send *req;
b53bef84 2659 struct myri10ge_tx_buf *tx;
0da34b6d 2660 struct skb_frag_struct *frag;
236bb5e6 2661 struct netdev_queue *netdev_queue;
0da34b6d 2662 dma_addr_t bus;
40f6cff5
AV		 2663 u32 low;
2664 __be32 high_swapped;
0da34b6d
BG		 2665 unsigned int len;
2666 int idx, last_idx, avail, frag_cnt, frag_idx, count, mss, max_segments;
236bb5e6 2667 u16 pseudo_hdr_offset, cksum_offset, queue;
0da34b6d
BG		 2668 int cum_len, seglen, boundary, rdma_count;
2669 u8 flags, odd_flag;
2670
236bb5e6 2671 queue = skb_get_queue_mapping(skb);
236bb5e6
BG		 2672 ss = &mgp->ss[queue];
2673 netdev_queue = netdev_get_tx_queue(mgp->dev, queue);
b53bef84 2674 tx = &ss->tx;
236bb5e6 2675
0da34b6d
BG		 2676again:
2677 req = tx->req_list;
2678 avail = tx->mask - 1 - (tx->req - tx->done);
2679
2680 mss = 0;
2681 max_segments = MXGEFW_MAX_SEND_DESC;
2682
917690cd 2683 if (skb_is_gso(skb)) {
7967168c 2684 mss = skb_shinfo(skb)->gso_size;
917690cd 2685 max_segments = MYRI10GE_MAX_SEND_DESC_TSO;
0da34b6d 2686 }
0da34b6d
BG		 2687
2688 if ((unlikely(avail < max_segments))) {
2689 /* we are out of transmit resources */
b53bef84 2690 tx->stop_queue++;
236bb5e6 2691 netif_tx_stop_queue(netdev_queue);
5b548140 2692 return NETDEV_TX_BUSY;
0da34b6d
BG		 2693 }
2694
2695 /* Setup checksum offloading, if needed */
2696 cksum_offset = 0;
2697 pseudo_hdr_offset = 0;
2698 odd_flag = 0;
2699 flags = (MXGEFW_FLAGS_NO_TSO | MXGEFW_FLAGS_FIRST);
84fa7933 2700 if (likely(skb->ip_summed == CHECKSUM_PARTIAL)) {
0d0b1672 2701 cksum_offset = skb_checksum_start_offset(skb);
ff1dcadb 2702 pseudo_hdr_offset = cksum_offset + skb->csum_offset;
0da34b6d
BG		 2703 /* If the headers are excessively large, then we must
2704 * fall back to a software checksum */
4f93fde0
BG		 2705 if (unlikely(!mss && (cksum_offset > 255 ||
2706 pseudo_hdr_offset > 127))) {
84fa7933 2707 if (skb_checksum_help(skb))
0da34b6d
BG		 2708 goto drop;
2709 cksum_offset = 0;
2710 pseudo_hdr_offset = 0;
2711 } else {
0da34b6d
BG		 2712 odd_flag = MXGEFW_FLAGS_ALIGN_ODD;
2713 flags |= MXGEFW_FLAGS_CKSUM;
2714 }
2715 }
2716
2717 cum_len = 0;
2718
0da34b6d
BG		 2719 if (mss) { /* TSO */
2720 /* this removes any CKSUM flag from before */
2721 flags = (MXGEFW_FLAGS_TSO_HDR | MXGEFW_FLAGS_FIRST);
2722
2723 /* negative cum_len signifies to the
2724 * send loop that we are still in the
2725 * header portion of the TSO packet.
4f93fde0 2726 * TSO header can be at most 1KB long */
ab6a5bb6 2727 cum_len = -(skb_transport_offset(skb) + tcp_hdrlen(skb));
0da34b6d 2728
4f93fde0
BG		 2729 /* for IPv6 TSO, the checksum offset stores the
2730 * TCP header length, to save the firmware from
2731 * the need to parse the headers */
2732 if (skb_is_gso_v6(skb)) {
2733 cksum_offset = tcp_hdrlen(skb);
2734 /* Can only handle headers <= max_tso6 long */
2735 if (unlikely(-cum_len > mgp->max_tso6))
2736 return myri10ge_sw_tso(skb, dev);
2737 }
0da34b6d
BG		 2738 /* for TSO, pseudo_hdr_offset holds mss.
2739 * The firmware figures out where to put
2740 * the checksum by parsing the header. */
40f6cff5 2741 pseudo_hdr_offset = mss;
0da34b6d 2742 } else
0da34b6d
BG		 2743 /* Mark small packets, and pad out tiny packets */
2744 if (skb->len <= MXGEFW_SEND_SMALL_SIZE) {
2745 flags |= MXGEFW_FLAGS_SMALL;
2746
2747 /* pad frames to at least ETH_ZLEN bytes */
2748 if (unlikely(skb->len < ETH_ZLEN)) {
5b057c6b 2749 if (skb_padto(skb, ETH_ZLEN)) {
0da34b6d
BG		 2750 /* The packet is gone, so we must
2751 * return 0 */
b53bef84 2752 ss->stats.tx_dropped += 1;
6ed10654 2753 return NETDEV_TX_OK;
0da34b6d
BG		 2754 }
2755 /* adjust the len to account for the zero pad
2756 * so that the nic can know how long it is */
2757 skb->len = ETH_ZLEN;
2758 }
2759 }
2760
2761 /* map the skb for DMA */
e743d313 2762 len = skb_headlen(skb);
0da34b6d
BG		 2763 idx = tx->req & tx->mask;
2764 tx->info[idx].skb = skb;
2765 bus = pci_map_single(mgp->pdev, skb->data, len, PCI_DMA_TODEVICE);
c755b4b6
FT		 2766 dma_unmap_addr_set(&tx->info[idx], bus, bus);
2767 dma_unmap_len_set(&tx->info[idx], len, len);
0da34b6d
BG		 2768
2769 frag_cnt = skb_shinfo(skb)->nr_frags;
2770 frag_idx = 0;
2771 count = 0;
2772 rdma_count = 0;
2773
2774 /* "rdma_count" is the number of RDMAs belonging to the
2775 * current packet BEFORE the current send request. For
2776 * non-TSO packets, this is equal to "count".
2777 * For TSO packets, rdma_count needs to be reset
2778 * to 0 after a segment cut.
2779 *
2780 * The rdma_count field of the send request is
2781 * the number of RDMAs of the packet starting at
2782 * that request. For TSO send requests with one ore more cuts
2783 * in the middle, this is the number of RDMAs starting
2784 * after the last cut in the request. All previous
2785 * segments before the last cut implicitly have 1 RDMA.
2786 *
2787 * Since the number of RDMAs is not known beforehand,
2788 * it must be filled-in retroactively - after each
2789 * segmentation cut or at the end of the entire packet.
2790 */
2791
2792 while (1) {
2793 /* Break the SKB or Fragment up into pieces which
b53bef84 2794 * do not cross mgp->tx_boundary */
0da34b6d
BG		 2795 low = MYRI10GE_LOWPART_TO_U32(bus);
2796 high_swapped = htonl(MYRI10GE_HIGHPART_TO_U32(bus));
2797 while (len) {
2798 u8 flags_next;
2799 int cum_len_next;
2800
2801 if (unlikely(count == max_segments))
2802 goto abort_linearize;
2803
b53bef84
BG		 2804 boundary =
2805 (low + mgp->tx_boundary) & ~(mgp->tx_boundary - 1);
0da34b6d
BG		 2806 seglen = boundary - low;
2807 if (seglen > len)
2808 seglen = len;
2809 flags_next = flags & ~MXGEFW_FLAGS_FIRST;
2810 cum_len_next = cum_len + seglen;
0da34b6d
BG		 2811 if (mss) { /* TSO */
2812 (req - rdma_count)->rdma_count = rdma_count + 1;
2813
2814 if (likely(cum_len >= 0)) { /* payload */
2815 int next_is_first, chop;
2816
2817 chop = (cum_len_next > mss);
2818 cum_len_next = cum_len_next % mss;
2819 next_is_first = (cum_len_next == 0);
2820 flags |= chop * MXGEFW_FLAGS_TSO_CHOP;
2821 flags_next |= next_is_first *
2822 MXGEFW_FLAGS_FIRST;
2823 rdma_count |= -(chop | next_is_first);
2824 rdma_count += chop & !next_is_first;
2825 } else if (likely(cum_len_next >= 0)) { /* header ends */
2826 int small;
2827
2828 rdma_count = -1;
2829 cum_len_next = 0;
2830 seglen = -cum_len;
2831 small = (mss <= MXGEFW_SEND_SMALL_SIZE);
2832 flags_next = MXGEFW_FLAGS_TSO_PLD |
2833 MXGEFW_FLAGS_FIRST |
2834 (small * MXGEFW_FLAGS_SMALL);
2835 }
2836 }
0da34b6d
BG		 2837 req->addr_high = high_swapped;
2838 req->addr_low = htonl(low);
40f6cff5 2839 req->pseudo_hdr_offset = htons(pseudo_hdr_offset);
0da34b6d
BG		 2840 req->pad = 0; /* complete solid 16-byte block; does this matter? */
2841 req->rdma_count = 1;
2842 req->length = htons(seglen);
2843 req->cksum_offset = cksum_offset;
2844 req->flags = flags | ((cum_len & 1) * odd_flag);
2845
2846 low += seglen;
2847 len -= seglen;
2848 cum_len = cum_len_next;
2849 flags = flags_next;
2850 req++;
2851 count++;
2852 rdma_count++;
4f93fde0
BG		 2853 if (cksum_offset != 0 && !(mss && skb_is_gso_v6(skb))) {
2854 if (unlikely(cksum_offset > seglen))
2855 cksum_offset -= seglen;
2856 else
2857 cksum_offset = 0;
2858 }
0da34b6d
BG		 2859 }
2860 if (frag_idx == frag_cnt)
2861 break;
2862
2863 /* map next fragment for DMA */
2864 idx = (count + tx->req) & tx->mask;
2865 frag = &skb_shinfo(skb)->frags[frag_idx];
2866 frag_idx++;
2867 len = frag->size;
2868 bus = pci_map_page(mgp->pdev, frag->page, frag->page_offset,
2869 len, PCI_DMA_TODEVICE);
c755b4b6
FT		 2870 dma_unmap_addr_set(&tx->info[idx], bus, bus);
2871 dma_unmap_len_set(&tx->info[idx], len, len);
0da34b6d
BG		 2872 }
2873
2874 (req - rdma_count)->rdma_count = rdma_count;
0da34b6d
BG		 2875 if (mss)
2876 do {
2877 req--;
2878 req->flags |= MXGEFW_FLAGS_TSO_LAST;
2879 } while (!(req->flags & (MXGEFW_FLAGS_TSO_CHOP |
2880 MXGEFW_FLAGS_FIRST)));
0da34b6d
BG		 2881 idx = ((count - 1) + tx->req) & tx->mask;
2882 tx->info[idx].last = 1;
e454e7e2 2883 myri10ge_submit_req(tx, tx->req_list, count);
236bb5e6
BG		 2884 /* if using multiple tx queues, make sure NIC polls the
2885 * current slice */
2886 if ((mgp->dev->real_num_tx_queues > 1) && tx->queue_active == 0) {
2887 tx->queue_active = 1;
2888 put_be32(htonl(1), tx->send_go);
8c2f5fa5 2889 mb();
6824a105 2890 mmiowb();
236bb5e6 2891 }
0da34b6d
BG		 2892 tx->pkt_start++;
2893 if ((avail - count) < MXGEFW_MAX_SEND_DESC) {
b53bef84 2894 tx->stop_queue++;
236bb5e6 2895 netif_tx_stop_queue(netdev_queue);
0da34b6d 2896 }
6ed10654 2897 return NETDEV_TX_OK;
0da34b6d
BG		 2898
2899abort_linearize:
2900 /* Free any DMA resources we've alloced and clear out the skb
2901 * slot so as to not trip up assertions, and to avoid a
2902 * double-free if linearizing fails */
2903
2904 last_idx = (idx + 1) & tx->mask;
2905 idx = tx->req & tx->mask;
2906 tx->info[idx].skb = NULL;
2907 do {
c755b4b6 2908 len = dma_unmap_len(&tx->info[idx], len);
0da34b6d
BG		 2909 if (len) {
2910 if (tx->info[idx].skb != NULL)
2911 pci_unmap_single(mgp->pdev,
c755b4b6 2912 dma_unmap_addr(&tx->info[idx],
0da34b6d
BG		 2913 bus), len,
2914 PCI_DMA_TODEVICE);
2915 else
2916 pci_unmap_page(mgp->pdev,
c755b4b6 2917 dma_unmap_addr(&tx->info[idx],
0da34b6d
BG		 2918 bus), len,
2919 PCI_DMA_TODEVICE);
c755b4b6 2920 dma_unmap_len_set(&tx->info[idx], len, 0);
0da34b6d
BG		 2921 tx->info[idx].skb = NULL;
2922 }
2923 idx = (idx + 1) & tx->mask;
2924 } while (idx != last_idx);
89114afd 2925 if (skb_is_gso(skb)) {
78ca90ea 2926 netdev_err(mgp->dev, "TSO but wanted to linearize?!?!?\n");
0da34b6d
BG		 2927 goto drop;
2928 }
2929
bec0e859 2930 if (skb_linearize(skb))
0da34b6d
BG		 2931 goto drop;
2932
b53bef84 2933 tx->linearized++;
0da34b6d
BG		 2934 goto again;
2935
2936drop:
2937 dev_kfree_skb_any(skb);
b53bef84 2938 ss->stats.tx_dropped += 1;
6ed10654 2939 return NETDEV_TX_OK;
0da34b6d
BG		 2940
2941}
2942
61357325
SH		 2943static netdev_tx_t myri10ge_sw_tso(struct sk_buff *skb,
2944 struct net_device *dev)
4f93fde0
BG		 2945{
2946 struct sk_buff *segs, *curr;
b53bef84 2947 struct myri10ge_priv *mgp = netdev_priv(dev);
d6279c88 2948 struct myri10ge_slice_state *ss;
61357325 2949 netdev_tx_t status;
4f93fde0
BG		 2950
2951 segs = skb_gso_segment(skb, dev->features & ~NETIF_F_TSO6);
801678c5 2952 if (IS_ERR(segs))
4f93fde0
BG		 2953 goto drop;
2954
2955 while (segs) {
2956 curr = segs;
2957 segs = segs->next;
2958 curr->next = NULL;
2959 status = myri10ge_xmit(curr, dev);
2960 if (status != 0) {
2961 dev_kfree_skb_any(curr);
2962 if (segs != NULL) {
2963 curr = segs;
2964 segs = segs->next;
2965 curr->next = NULL;
2966 dev_kfree_skb_any(segs);
2967 }
2968 goto drop;
2969 }
2970 }
2971 dev_kfree_skb_any(skb);
ec634fe3 2972 return NETDEV_TX_OK;
4f93fde0
BG		 2973
2974drop:
d6279c88 2975 ss = &mgp->ss[skb_get_queue_mapping(skb)];
4f93fde0 2976 dev_kfree_skb_any(skb);
d6279c88 2977 ss->stats.tx_dropped += 1;
ec634fe3 2978 return NETDEV_TX_OK;
4f93fde0
BG		 2979}
2980
c5f7ef72 2981static struct rtnl_link_stats64 *myri10ge_get_stats(struct net_device *dev,
2982 struct rtnl_link_stats64 *stats)
0da34b6d 2983{
306ff6eb
ED		 2984 const struct myri10ge_priv *mgp = netdev_priv(dev);
2985 const struct myri10ge_slice_netstats *slice_stats;
0dcffac1
BG		 2986 int i;
2987
0dcffac1
BG		 2988 for (i = 0; i < mgp->num_slices; i++) {
2989 slice_stats = &mgp->ss[i].stats;
2990 stats->rx_packets += slice_stats->rx_packets;
2991 stats->tx_packets += slice_stats->tx_packets;
2992 stats->rx_bytes += slice_stats->rx_bytes;
2993 stats->tx_bytes += slice_stats->tx_bytes;
2994 stats->rx_dropped += slice_stats->rx_dropped;
2995 stats->tx_dropped += slice_stats->tx_dropped;
2996 }
2997 return stats;
0da34b6d
BG		 2998}
2999
3000static void myri10ge_set_multicast_list(struct net_device *dev)
3001{
b53bef84 3002 struct myri10ge_priv *mgp = netdev_priv(dev);
85a7ea1b 3003 struct myri10ge_cmd cmd;
22bedad3 3004 struct netdev_hw_addr *ha;
6250223e 3005 __be32 data[2] = { 0, 0 };
85a7ea1b
BG		 3006 int err;
3007
0da34b6d
BG		 3008 /* can be called from atomic contexts,
3009 * pass 1 to force atomicity in myri10ge_send_cmd() */
85a7ea1b
BG		 3010 myri10ge_change_promisc(mgp, dev->flags & IFF_PROMISC, 1);
3011
3012 /* This firmware is known to not support multicast */
2f76216f 3013 if (!mgp->fw_multicast_support)
85a7ea1b
BG		 3014 return;
3015
3016 /* Disable multicast filtering */
3017
3018 err = myri10ge_send_cmd(mgp, MXGEFW_ENABLE_ALLMULTI, &cmd, 1);
3019 if (err != 0) {
78ca90ea
JP		 3020 netdev_err(dev, "Failed MXGEFW_ENABLE_ALLMULTI, error status: %d\n",
3021 err);
85a7ea1b
BG		 3022 goto abort;
3023 }
3024
2f76216f 3025 if ((dev->flags & IFF_ALLMULTI) || mgp->adopted_rx_filter_bug) {
85a7ea1b
BG		 3026 /* request to disable multicast filtering, so quit here */
3027 return;
3028 }
3029
3030 /* Flush the filters */
3031
3032 err = myri10ge_send_cmd(mgp, MXGEFW_LEAVE_ALL_MULTICAST_GROUPS,
3033 &cmd, 1);
3034 if (err != 0) {
78ca90ea
JP		 3035 netdev_err(dev, "Failed MXGEFW_LEAVE_ALL_MULTICAST_GROUPS, error status: %d\n",
3036 err);
85a7ea1b
BG		 3037 goto abort;
3038 }
3039
3040 /* Walk the multicast list, and add each address */
22bedad3
JP		 3041 netdev_for_each_mc_addr(ha, dev) {
3042 memcpy(data, &ha->addr, 6);
40f6cff5
AV		 3043 cmd.data0 = ntohl(data[0]);
3044 cmd.data1 = ntohl(data[1]);
85a7ea1b
BG		 3045 err = myri10ge_send_cmd(mgp, MXGEFW_JOIN_MULTICAST_GROUP,
3046 &cmd, 1);
3047
3048 if (err != 0) {
78ca90ea 3049 netdev_err(dev, "Failed MXGEFW_JOIN_MULTICAST_GROUP, error status:%d %pM\n",
22bedad3 3050 err, ha->addr);
85a7ea1b
BG		 3051 goto abort;
3052 }
3053 }
3054 /* Enable multicast filtering */
3055 err = myri10ge_send_cmd(mgp, MXGEFW_DISABLE_ALLMULTI, &cmd, 1);
3056 if (err != 0) {
78ca90ea
JP		 3057 netdev_err(dev, "Failed MXGEFW_DISABLE_ALLMULTI, error status: %d\n",
3058 err);
85a7ea1b
BG		 3059 goto abort;
3060 }
3061
3062 return;
3063
3064abort:
3065 return;
0da34b6d
BG		 3066}
3067
3068static int myri10ge_set_mac_address(struct net_device *dev, void *addr)
3069{
3070 struct sockaddr *sa = addr;
3071 struct myri10ge_priv *mgp = netdev_priv(dev);
3072 int status;
3073
3074 if (!is_valid_ether_addr(sa->sa_data))
3075 return -EADDRNOTAVAIL;
3076
3077 status = myri10ge_update_mac_address(mgp, sa->sa_data);
3078 if (status != 0) {
78ca90ea
JP		 3079 netdev_err(dev, "changing mac address failed with %d\n",
3080 status);
0da34b6d
BG		 3081 return status;
3082 }
3083
3084 /* change the dev structure */
3085 memcpy(dev->dev_addr, sa->sa_data, 6);
3086 return 0;
3087}
3088
47c2cdf5
MM		 3089static u32 myri10ge_fix_features(struct net_device *dev, u32 features)
3090{
3091 if (!(features & NETIF_F_RXCSUM))
3092 features &= ~NETIF_F_LRO;
3093
3094 return features;
3095}
3096
0da34b6d
BG		 3097static int myri10ge_change_mtu(struct net_device *dev, int new_mtu)
3098{
3099 struct myri10ge_priv *mgp = netdev_priv(dev);
3100 int error = 0;
3101
3102 if ((new_mtu < 68) || (ETH_HLEN + new_mtu > MYRI10GE_MAX_ETHER_MTU)) {
78ca90ea 3103 netdev_err(dev, "new mtu (%d) is not valid\n", new_mtu);
0da34b6d
BG		 3104 return -EINVAL;
3105 }
78ca90ea 3106 netdev_info(dev, "changing mtu from %d to %d\n", dev->mtu, new_mtu);
0da34b6d
BG		 3107 if (mgp->running) {
3108 /* if we change the mtu on an active device, we must
3109 * reset the device so the firmware sees the change */
3110 myri10ge_close(dev);
3111 dev->mtu = new_mtu;
3112 myri10ge_open(dev);
3113 } else
3114 dev->mtu = new_mtu;
3115
3116 return error;
3117}
3118
3119/*
3120 * Enable ECRC to align PCI-E Completion packets on an 8-byte boundary.
3121 * Only do it if the bridge is a root port since we don't want to disturb
3122 * any other device, except if forced with myri10ge_ecrc_enable > 1.
3123 */
3124
0da34b6d
BG		 3125static void myri10ge_enable_ecrc(struct myri10ge_priv *mgp)
3126{
3127 struct pci_dev *bridge = mgp->pdev->bus->self;
3128 struct device *dev = &mgp->pdev->dev;
3129 unsigned cap;
3130 unsigned err_cap;
3131 u16 val;
3132 u8 ext_type;
3133 int ret;
3134
3135 if (!myri10ge_ecrc_enable || !bridge)
3136 return;
3137
3138 /* check that the bridge is a root port */
3139 cap = pci_find_capability(bridge, PCI_CAP_ID_EXP);
3140 pci_read_config_word(bridge, cap + PCI_CAP_FLAGS, &val);
3141 ext_type = (val & PCI_EXP_FLAGS_TYPE) >> 4;
3142 if (ext_type != PCI_EXP_TYPE_ROOT_PORT) {
3143 if (myri10ge_ecrc_enable > 1) {
eca3fd83 3144 struct pci_dev *prev_bridge, *old_bridge = bridge;
0da34b6d
BG		 3145
3146 /* Walk the hierarchy up to the root port
3147 * where ECRC has to be enabled */
3148 do {
eca3fd83 3149 prev_bridge = bridge;
0da34b6d 3150 bridge = bridge->bus->self;
eca3fd83 3151 if (!bridge || prev_bridge == bridge) {
0da34b6d
BG		 3152 dev_err(dev,
3153 "Failed to find root port"
3154 " to force ECRC\n");
3155 return;
3156 }
3157 cap =
3158 pci_find_capability(bridge, PCI_CAP_ID_EXP);
3159 pci_read_config_word(bridge,
3160 cap + PCI_CAP_FLAGS, &val);
3161 ext_type = (val & PCI_EXP_FLAGS_TYPE) >> 4;
3162 } while (ext_type != PCI_EXP_TYPE_ROOT_PORT);
3163
3164 dev_info(dev,
3165 "Forcing ECRC on non-root port %s"
3166 " (enabling on root port %s)\n",
3167 pci_name(old_bridge), pci_name(bridge));
3168 } else {
3169 dev_err(dev,
3170 "Not enabling ECRC on non-root port %s\n",
3171 pci_name(bridge));
3172 return;
3173 }
3174 }
3175
3176 cap = pci_find_ext_capability(bridge, PCI_EXT_CAP_ID_ERR);
0da34b6d
BG		 3177 if (!cap)
3178 return;
3179
3180 ret = pci_read_config_dword(bridge, cap + PCI_ERR_CAP, &err_cap);
3181 if (ret) {
3182 dev_err(dev, "failed reading ext-conf-space of %s\n",
3183 pci_name(bridge));
3184 dev_err(dev, "\t pci=nommconf in use? "
3185 "or buggy/incomplete/absent ACPI MCFG attr?\n");
3186 return;
3187 }
3188 if (!(err_cap & PCI_ERR_CAP_ECRC_GENC))
3189 return;
3190
3191 err_cap |= PCI_ERR_CAP_ECRC_GENE;
3192 pci_write_config_dword(bridge, cap + PCI_ERR_CAP, err_cap);
3193 dev_info(dev, "Enabled ECRC on upstream bridge %s\n", pci_name(bridge));
0da34b6d
BG		 3194}
3195
3196/*
3197 * The Lanai Z8E PCI-E interface achieves higher Read-DMA throughput
3198 * when the PCI-E Completion packets are aligned on an 8-byte
3199 * boundary. Some PCI-E chip sets always align Completion packets; on
3200 * the ones that do not, the alignment can be enforced by enabling
3201 * ECRC generation (if supported).
3202 *
3203 * When PCI-E Completion packets are not aligned, it is actually more
3204 * efficient to limit Read-DMA transactions to 2KB, rather than 4KB.
3205 *
3206 * If the driver can neither enable ECRC nor verify that it has
3207 * already been enabled, then it must use a firmware image which works
0dcffac1 3208 * around unaligned completion packets (myri10ge_rss_ethp_z8e.dat), and it
0da34b6d 3209 * should also ensure that it never gives the device a Read-DMA which is
b53bef84 3210 * larger than 2KB by setting the tx_boundary to 2KB. If ECRC is
0dcffac1 3211 * enabled, then the driver should use the aligned (myri10ge_rss_eth_z8e.dat)
b53bef84 3212 * firmware image, and set tx_boundary to 4KB.
0da34b6d
BG		 3213 */
3214
5443e9ea 3215static void myri10ge_firmware_probe(struct myri10ge_priv *mgp)
0da34b6d 3216{
5443e9ea
BG		 3217 struct pci_dev *pdev = mgp->pdev;
3218 struct device *dev = &pdev->dev;
302d242c 3219 int status;
0da34b6d 3220
b53bef84 3221 mgp->tx_boundary = 4096;
5443e9ea
BG		 3222 /*
3223 * Verify the max read request size was set to 4KB
3224 * before trying the test with 4KB.
3225 */
302d242c
BG		 3226 status = pcie_get_readrq(pdev);
3227 if (status < 0) {
5443e9ea
BG		 3228 dev_err(dev, "Couldn't read max read req size: %d\n", status);
3229 goto abort;
3230 }
302d242c
BG		 3231 if (status != 4096) {
3232 dev_warn(dev, "Max Read Request size != 4096 (%d)\n", status);
b53bef84 3233 mgp->tx_boundary = 2048;
5443e9ea
BG		 3234 }
3235 /*
3236 * load the optimized firmware (which assumes aligned PCIe
3237 * completions) in order to see if it works on this host.
3238 */
7d351035 3239 set_fw_name(mgp, myri10ge_fw_aligned, false);
0dcffac1 3240 status = myri10ge_load_firmware(mgp, 1);
5443e9ea
BG		 3241 if (status != 0) {
3242 goto abort;
3243 }
3244
3245 /*
3246 * Enable ECRC if possible
3247 */
3248 myri10ge_enable_ecrc(mgp);
3249
3250 /*
3251 * Run a DMA test which watches for unaligned completions and
3252 * aborts on the first one seen.
3253 */
3254
3255 status = myri10ge_dma_test(mgp, MXGEFW_CMD_UNALIGNED_TEST);
3256 if (status == 0)
3257 return; /* keep the aligned firmware */
3258
3259 if (status != -E2BIG)
3260 dev_warn(dev, "DMA test failed: %d\n", status);
3261 if (status == -ENOSYS)
3262 dev_warn(dev, "Falling back to ethp! "
3263 "Please install up to date fw\n");
3264abort:
3265 /* fall back to using the unaligned firmware */
b53bef84 3266 mgp->tx_boundary = 2048;
7d351035 3267 set_fw_name(mgp, myri10ge_fw_unaligned, false);
0da34b6d 3268
5443e9ea
BG		 3269}
3270
3271static void myri10ge_select_firmware(struct myri10ge_priv *mgp)
3272{
2d90b0aa
BG		 3273 int overridden = 0;
3274
0da34b6d 3275 if (myri10ge_force_firmware == 0) {
ce7f9368
BG		 3276 int link_width, exp_cap;
3277 u16 lnk;
3278
3279 exp_cap = pci_find_capability(mgp->pdev, PCI_CAP_ID_EXP);
3280 pci_read_config_word(mgp->pdev, exp_cap + PCI_EXP_LNKSTA, &lnk);
3281 link_width = (lnk >> 4) & 0x3f;
3282
ce7f9368
BG		 3283 /* Check to see if Link is less than 8 or if the
3284 * upstream bridge is known to provide aligned
3285 * completions */
3286 if (link_width < 8) {
3287 dev_info(&mgp->pdev->dev, "PCIE x%d Link\n",
3288 link_width);
b53bef84 3289 mgp->tx_boundary = 4096;
7d351035 3290 set_fw_name(mgp, myri10ge_fw_aligned, false);
5443e9ea
BG		 3291 } else {
3292 myri10ge_firmware_probe(mgp);
0da34b6d
BG		 3293 }
3294 } else {
3295 if (myri10ge_force_firmware == 1) {
3296 dev_info(&mgp->pdev->dev,
3297 "Assuming aligned completions (forced)\n");
b53bef84 3298 mgp->tx_boundary = 4096;
7d351035 3299 set_fw_name(mgp, myri10ge_fw_aligned, false);
0da34b6d
BG		 3300 } else {
3301 dev_info(&mgp->pdev->dev,
3302 "Assuming unaligned completions (forced)\n");
b53bef84 3303 mgp->tx_boundary = 2048;
7d351035 3304 set_fw_name(mgp, myri10ge_fw_unaligned, false);
0da34b6d
BG		 3305 }
3306 }
7d351035
RR		 3307
3308 kparam_block_sysfs_write(myri10ge_fw_name);
0da34b6d 3309 if (myri10ge_fw_name != NULL) {
7d351035
RR		 3310 char *fw_name = kstrdup(myri10ge_fw_name, GFP_KERNEL);
3311 if (fw_name) {
3312 overridden = 1;
3313 set_fw_name(mgp, fw_name, true);
3314 }
0da34b6d 3315 }
7d351035
RR		 3316 kparam_unblock_sysfs_write(myri10ge_fw_name);
3317
2d90b0aa
BG		 3318 if (mgp->board_number < MYRI10GE_MAX_BOARDS &&
3319 myri10ge_fw_names[mgp->board_number] != NULL &&
3320 strlen(myri10ge_fw_names[mgp->board_number])) {
7d351035 3321 set_fw_name(mgp, myri10ge_fw_names[mgp->board_number], false);
2d90b0aa
BG		 3322 overridden = 1;
3323 }
3324 if (overridden)
3325 dev_info(&mgp->pdev->dev, "overriding firmware to %s\n",
3326 mgp->fw_name);
0da34b6d
BG		 3327}
3328
0da34b6d 3329#ifdef CONFIG_PM
0da34b6d
BG		 3330static int myri10ge_suspend(struct pci_dev *pdev, pm_message_t state)
3331{
3332 struct myri10ge_priv *mgp;
3333 struct net_device *netdev;
3334
3335 mgp = pci_get_drvdata(pdev);
3336 if (mgp == NULL)
3337 return -EINVAL;
3338 netdev = mgp->dev;
3339
3340 netif_device_detach(netdev);
3341 if (netif_running(netdev)) {
78ca90ea 3342 netdev_info(netdev, "closing\n");
0da34b6d
BG		 3343 rtnl_lock();
3344 myri10ge_close(netdev);
3345 rtnl_unlock();
3346 }
3347 myri10ge_dummy_rdma(mgp, 0);
83f6e152 3348 pci_save_state(pdev);
0da34b6d 3349 pci_disable_device(pdev);
1a63e846
BG		 3350
3351 return pci_set_power_state(pdev, pci_choose_state(pdev, state));
0da34b6d
BG		 3352}
3353
3354static int myri10ge_resume(struct pci_dev *pdev)
3355{
3356 struct myri10ge_priv *mgp;
3357 struct net_device *netdev;
3358 int status;
3359 u16 vendor;
3360
3361 mgp = pci_get_drvdata(pdev);
3362 if (mgp == NULL)
3363 return -EINVAL;
3364 netdev = mgp->dev;
3365 pci_set_power_state(pdev, 0); /* zeros conf space as a side effect */
3366 msleep(5); /* give card time to respond */
3367 pci_read_config_word(mgp->pdev, PCI_VENDOR_ID, &vendor);
3368 if (vendor == 0xffff) {
78ca90ea 3369 netdev_err(mgp->dev, "device disappeared!\n");
0da34b6d
BG		 3370 return -EIO;
3371 }
83f6e152 3372
1d3c16a8 3373 pci_restore_state(pdev);
4c2248cc
BG		 3374
3375 status = pci_enable_device(pdev);
1a63e846 3376 if (status) {
4c2248cc 3377 dev_err(&pdev->dev, "failed to enable device\n");
1a63e846 3378 return status;
4c2248cc
BG		 3379 }
3380
0da34b6d
BG		 3381 pci_set_master(pdev);
3382
0da34b6d 3383 myri10ge_reset(mgp);
013b68bf 3384 myri10ge_dummy_rdma(mgp, 1);
0da34b6d
BG		 3385
3386 /* Save configuration space to be restored if the
3387 * nic resets due to a parity error */
83f6e152 3388 pci_save_state(pdev);
0da34b6d
BG		 3389
3390 if (netif_running(netdev)) {
3391 rtnl_lock();
df30a740 3392 status = myri10ge_open(netdev);
0da34b6d 3393 rtnl_unlock();
df30a740
BG		 3394 if (status != 0)
3395 goto abort_with_enabled;
3396
0da34b6d
BG		 3397 }
3398 netif_device_attach(netdev);
3399
3400 return 0;
3401
4c2248cc
BG		 3402abort_with_enabled:
3403 pci_disable_device(pdev);
0da34b6d
BG		 3404 return -EIO;
3405
3406}
0da34b6d
BG		 3407#endif /* CONFIG_PM */
3408
3409static u32 myri10ge_read_reboot(struct myri10ge_priv *mgp)
3410{
3411 struct pci_dev *pdev = mgp->pdev;
3412 int vs = mgp->vendor_specific_offset;
3413 u32 reboot;
3414
3415 /*enter read32 mode */
3416 pci_write_config_byte(pdev, vs + 0x10, 0x3);
3417
3418 /*read REBOOT_STATUS (0xfffffff0) */
3419 pci_write_config_dword(pdev, vs + 0x18, 0xfffffff0);
3420 pci_read_config_dword(pdev, vs + 0x14, &reboot);
3421 return reboot;
3422}
3423
3424/*
3425 * This watchdog is used to check whether the board has suffered
3426 * from a parity error and needs to be recovered.
3427 */
c4028958 3428static void myri10ge_watchdog(struct work_struct *work)
0da34b6d 3429{
c4028958 3430 struct myri10ge_priv *mgp =
6250223e 3431 container_of(work, struct myri10ge_priv, watchdog_work);
b53bef84 3432 struct myri10ge_tx_buf *tx;
0da34b6d 3433 u32 reboot;
d0234215 3434 int status, rebooted;
0dcffac1 3435 int i;
0da34b6d
BG		 3436 u16 cmd, vendor;
3437
3438 mgp->watchdog_resets++;
3439 pci_read_config_word(mgp->pdev, PCI_COMMAND, &cmd);
d0234215 3440 rebooted = 0;
0da34b6d
BG		 3441 if ((cmd & PCI_COMMAND_MASTER) == 0) {
3442 /* Bus master DMA disabled? Check to see
3443 * if the card rebooted due to a parity error
3444 * For now, just report it */
3445 reboot = myri10ge_read_reboot(mgp);
78ca90ea
JP		 3446 netdev_err(mgp->dev, "NIC rebooted (0x%x),%s resetting\n",
3447 reboot,
3448 myri10ge_reset_recover ? "" : " not");
f181137f
BG		 3449 if (myri10ge_reset_recover == 0)
3450 return;
d0234215
BG		 3451 rtnl_lock();
3452 mgp->rebooted = 1;
3453 rebooted = 1;
3454 myri10ge_close(mgp->dev);
f181137f 3455 myri10ge_reset_recover--;
d0234215 3456 mgp->rebooted = 0;
0da34b6d
BG		 3457 /*
3458 * A rebooted nic will come back with config space as
3459 * it was after power was applied to PCIe bus.
3460 * Attempt to restore config space which was saved
3461 * when the driver was loaded, or the last time the
3462 * nic was resumed from power saving mode.
3463 */
83f6e152 3464 pci_restore_state(mgp->pdev);
7adda30c
BG		 3465
3466 /* save state again for accounting reasons */
83f6e152 3467 pci_save_state(mgp->pdev);
7adda30c 3468
0da34b6d
BG		 3469 } else {
3470 /* if we get back -1's from our slot, perhaps somebody
3471 * powered off our card. Don't try to reset it in
3472 * this case */
3473 if (cmd == 0xffff) {
3474 pci_read_config_word(mgp->pdev, PCI_VENDOR_ID, &vendor);
3475 if (vendor == 0xffff) {
78ca90ea 3476 netdev_err(mgp->dev, "device disappeared!\n");
0da34b6d
BG		 3477 return;
3478 }
3479 }
3480 /* Perhaps it is a software error. Try to reset */
3481
78ca90ea 3482 netdev_err(mgp->dev, "device timeout, resetting\n");
0dcffac1
BG		 3483 for (i = 0; i < mgp->num_slices; i++) {
3484 tx = &mgp->ss[i].tx;
78ca90ea
JP		 3485 netdev_err(mgp->dev, "(%d): %d %d %d %d %d %d\n",
3486 i, tx->queue_active, tx->req,
3487 tx->done, tx->pkt_start, tx->pkt_done,
3488 (int)ntohl(mgp->ss[i].fw_stats->
3489 send_done_count));
0dcffac1 3490 msleep(2000);
78ca90ea
JP		 3491 netdev_info(mgp->dev, "(%d): %d %d %d %d %d %d\n",
3492 i, tx->queue_active, tx->req,
3493 tx->done, tx->pkt_start, tx->pkt_done,
3494 (int)ntohl(mgp->ss[i].fw_stats->
3495 send_done_count));
0dcffac1 3496 }
0da34b6d 3497 }
236bb5e6 3498
d0234215
BG		 3499 if (!rebooted) {
3500 rtnl_lock();
3501 myri10ge_close(mgp->dev);
3502 }
0dcffac1 3503 status = myri10ge_load_firmware(mgp, 1);
0da34b6d 3504 if (status != 0)
78ca90ea 3505 netdev_err(mgp->dev, "failed to load firmware\n");
0da34b6d
BG		 3506 else
3507 myri10ge_open(mgp->dev);
3508 rtnl_unlock();
3509}
3510
3511/*
3512 * We use our own timer routine rather than relying upon
3513 * netdev->tx_timeout because we have a very large hardware transmit
3514 * queue. Due to the large queue, the netdev->tx_timeout function
3515 * cannot detect a NIC with a parity error in a timely fashion if the
3516 * NIC is lightly loaded.
3517 */
3518static void myri10ge_watchdog_timer(unsigned long arg)
3519{
3520 struct myri10ge_priv *mgp;
b53bef84 3521 struct myri10ge_slice_state *ss;
d0234215 3522 int i, reset_needed, busy_slice_cnt;
626fda94 3523 u32 rx_pause_cnt;
d0234215 3524 u16 cmd;
0da34b6d
BG		 3525
3526 mgp = (struct myri10ge_priv *)arg;
c7dab99b 3527
0dcffac1 3528 rx_pause_cnt = ntohl(mgp->ss[0].fw_stats->dropped_pause);
d0234215 3529 busy_slice_cnt = 0;
0dcffac1
BG		 3530 for (i = 0, reset_needed = 0;
3531 i < mgp->num_slices && reset_needed == 0; ++i) {
b53bef84 3532
0dcffac1
BG		 3533 ss = &mgp->ss[i];
3534 if (ss->rx_small.watchdog_needed) {
3535 myri10ge_alloc_rx_pages(mgp, &ss->rx_small,
3536 mgp->small_bytes + MXGEFW_PAD,
3537 1);
3538 if (ss->rx_small.fill_cnt - ss->rx_small.cnt >=
3539 myri10ge_fill_thresh)
3540 ss->rx_small.watchdog_needed = 0;
3541 }
3542 if (ss->rx_big.watchdog_needed) {
3543 myri10ge_alloc_rx_pages(mgp, &ss->rx_big,
3544 mgp->big_bytes, 1);
3545 if (ss->rx_big.fill_cnt - ss->rx_big.cnt >=
3546 myri10ge_fill_thresh)
3547 ss->rx_big.watchdog_needed = 0;
3548 }
3549
3550 if (ss->tx.req != ss->tx.done &&
3551 ss->tx.done == ss->watchdog_tx_done &&
3552 ss->watchdog_tx_req != ss->watchdog_tx_done) {
3553 /* nic seems like it might be stuck.. */
3554 if (rx_pause_cnt != mgp->watchdog_pause) {
3555 if (net_ratelimit())
78ca90ea
JP		 3556 netdev_err(mgp->dev, "slice %d: TX paused, check link partner\n",
3557 i);
0dcffac1 3558 } else {
78ca90ea 3559 netdev_warn(mgp->dev, "slice %d stuck:", i);
0dcffac1
BG		 3560 reset_needed = 1;
3561 }
626fda94 3562 }
d0234215
BG		 3563 if (ss->watchdog_tx_done != ss->tx.done ||
3564 ss->watchdog_rx_done != ss->rx_done.cnt) {
3565 busy_slice_cnt++;
3566 }
0dcffac1
BG		 3567 ss->watchdog_tx_done = ss->tx.done;
3568 ss->watchdog_tx_req = ss->tx.req;
d0234215
BG		 3569 ss->watchdog_rx_done = ss->rx_done.cnt;
3570 }
3571 /* if we've sent or received no traffic, poll the NIC to
3572 * ensure it is still there. Otherwise, we risk not noticing
3573 * an error in a timely fashion */
3574 if (busy_slice_cnt == 0) {
3575 pci_read_config_word(mgp->pdev, PCI_COMMAND, &cmd);
3576 if ((cmd & PCI_COMMAND_MASTER) == 0) {
3577 reset_needed = 1;
3578 }
626fda94 3579 }
626fda94 3580 mgp->watchdog_pause = rx_pause_cnt;
0dcffac1
BG		 3581
3582 if (reset_needed) {
3583 schedule_work(&mgp->watchdog_work);
3584 } else {
3585 /* rearm timer */
3586 mod_timer(&mgp->watchdog_timer,
3587 jiffies + myri10ge_watchdog_timeout * HZ);
3588 }
0da34b6d
BG		 3589}
3590
77929732
BG		 3591static void myri10ge_free_slices(struct myri10ge_priv *mgp)
3592{
3593 struct myri10ge_slice_state *ss;
3594 struct pci_dev *pdev = mgp->pdev;
3595 size_t bytes;
3596 int i;
3597
3598 if (mgp->ss == NULL)
3599 return;
3600
3601 for (i = 0; i < mgp->num_slices; i++) {
3602 ss = &mgp->ss[i];
3603 if (ss->rx_done.entry != NULL) {
3604 bytes = mgp->max_intr_slots *
3605 sizeof(*ss->rx_done.entry);
3606 dma_free_coherent(&pdev->dev, bytes,
3607 ss->rx_done.entry, ss->rx_done.bus);
3608 ss->rx_done.entry = NULL;
3609 }
3610 if (ss->fw_stats != NULL) {
3611 bytes = sizeof(*ss->fw_stats);
3612 dma_free_coherent(&pdev->dev, bytes,
3613 ss->fw_stats, ss->fw_stats_bus);
3614 ss->fw_stats = NULL;
cda6587c 3615 netif_napi_del(&ss->napi);
77929732
BG		 3616 }
3617 }
3618 kfree(mgp->ss);
3619 mgp->ss = NULL;
3620}
3621
3622static int myri10ge_alloc_slices(struct myri10ge_priv *mgp)
3623{
3624 struct myri10ge_slice_state *ss;
3625 struct pci_dev *pdev = mgp->pdev;
3626 size_t bytes;
3627 int i;
3628
3629 bytes = sizeof(*mgp->ss) * mgp->num_slices;
3630 mgp->ss = kzalloc(bytes, GFP_KERNEL);
3631 if (mgp->ss == NULL) {
3632 return -ENOMEM;
3633 }
3634
3635 for (i = 0; i < mgp->num_slices; i++) {
3636 ss = &mgp->ss[i];
3637 bytes = mgp->max_intr_slots * sizeof(*ss->rx_done.entry);
3638 ss->rx_done.entry = dma_alloc_coherent(&pdev->dev, bytes,
3639 &ss->rx_done.bus,
3640 GFP_KERNEL);
3641 if (ss->rx_done.entry == NULL)
3642 goto abort;
3643 memset(ss->rx_done.entry, 0, bytes);
3644 bytes = sizeof(*ss->fw_stats);
3645 ss->fw_stats = dma_alloc_coherent(&pdev->dev, bytes,
3646 &ss->fw_stats_bus,
3647 GFP_KERNEL);
3648 if (ss->fw_stats == NULL)
3649 goto abort;
3650 ss->mgp = mgp;
3651 ss->dev = mgp->dev;
3652 netif_napi_add(ss->dev, &ss->napi, myri10ge_poll,
3653 myri10ge_napi_weight);
3654 }
3655 return 0;
3656abort:
3657 myri10ge_free_slices(mgp);
3658 return -ENOMEM;
3659}
3660
3661/*
3662 * This function determines the number of slices supported.
25985edc 3663 * The number slices is the minimum of the number of CPUS,
77929732
BG		 3664 * the number of MSI-X irqs supported, the number of slices
3665 * supported by the firmware
3666 */
3667static void myri10ge_probe_slices(struct myri10ge_priv *mgp)
3668{
3669 struct myri10ge_cmd cmd;
3670 struct pci_dev *pdev = mgp->pdev;
3671 char *old_fw;
7d351035 3672 bool old_allocated;
77929732
BG		 3673 int i, status, ncpus, msix_cap;
3674
3675 mgp->num_slices = 1;
3676 msix_cap = pci_find_capability(pdev, PCI_CAP_ID_MSIX);
3677 ncpus = num_online_cpus();
3678
3679 if (myri10ge_max_slices == 1 || msix_cap == 0 ||
3680 (myri10ge_max_slices == -1 && ncpus < 2))
3681 return;
3682
3683 /* try to load the slice aware rss firmware */
3684 old_fw = mgp->fw_name;
7d351035
RR		 3685 old_allocated = mgp->fw_name_allocated;
3686 /* don't free old_fw if we override it. */
3687 mgp->fw_name_allocated = false;
3688
13b2738c
BG		 3689 if (myri10ge_fw_name != NULL) {
3690 dev_info(&mgp->pdev->dev, "overriding rss firmware to %s\n",
3691 myri10ge_fw_name);
7d351035 3692 set_fw_name(mgp, myri10ge_fw_name, false);
13b2738c 3693 } else if (old_fw == myri10ge_fw_aligned)
7d351035 3694 set_fw_name(mgp, myri10ge_fw_rss_aligned, false);
77929732 3695 else
7d351035 3696 set_fw_name(mgp, myri10ge_fw_rss_unaligned, false);
77929732
BG		 3697 status = myri10ge_load_firmware(mgp, 0);
3698 if (status != 0) {
3699 dev_info(&pdev->dev, "Rss firmware not found\n");
7d351035
RR		 3700 if (old_allocated)
3701 kfree(old_fw);
77929732
BG		 3702 return;
3703 }
3704
3705 /* hit the board with a reset to ensure it is alive */
3706 memset(&cmd, 0, sizeof(cmd));
3707 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_RESET, &cmd, 0);
3708 if (status != 0) {
3709 dev_err(&mgp->pdev->dev, "failed reset\n");
3710 goto abort_with_fw;
77929732
BG		 3711 }
3712
3713 mgp->max_intr_slots = cmd.data0 / sizeof(struct mcp_slot);
3714
3715 /* tell it the size of the interrupt queues */
3716 cmd.data0 = mgp->max_intr_slots * sizeof(struct mcp_slot);
3717 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_SET_INTRQ_SIZE, &cmd, 0);
3718 if (status != 0) {
3719 dev_err(&mgp->pdev->dev, "failed MXGEFW_CMD_SET_INTRQ_SIZE\n");
3720 goto abort_with_fw;
3721 }
3722
3723 /* ask the maximum number of slices it supports */
3724 status = myri10ge_send_cmd(mgp, MXGEFW_CMD_GET_MAX_RSS_QUEUES, &cmd, 0);
3725 if (status != 0)
3726 goto abort_with_fw;
3727 else
3728 mgp->num_slices = cmd.data0;
3729
3730 /* Only allow multiple slices if MSI-X is usable */
3731 if (!myri10ge_msi) {
3732 goto abort_with_fw;
3733 }
3734
3735 /* if the admin did not specify a limit to how many
3736 * slices we should use, cap it automatically to the
3737 * number of CPUs currently online */
3738 if (myri10ge_max_slices == -1)
3739 myri10ge_max_slices = ncpus;
3740
3741 if (mgp->num_slices > myri10ge_max_slices)
3742 mgp->num_slices = myri10ge_max_slices;
3743
3744 /* Now try to allocate as many MSI-X vectors as we have
3745 * slices. We give up on MSI-X if we can only get a single
3746 * vector. */
3747
baeb2ffa
JP		 3748 mgp->msix_vectors = kcalloc(mgp->num_slices, sizeof(*mgp->msix_vectors),
3749 GFP_KERNEL);
77929732
BG		 3750 if (mgp->msix_vectors == NULL)
3751 goto disable_msix;
3752 for (i = 0; i < mgp->num_slices; i++) {
3753 mgp->msix_vectors[i].entry = i;
3754 }
3755
3756 while (mgp->num_slices > 1) {
3757 /* make sure it is a power of two */
3758 while (!is_power_of_2(mgp->num_slices))
3759 mgp->num_slices--;
3760 if (mgp->num_slices == 1)
3761 goto disable_msix;
3762 status = pci_enable_msix(pdev, mgp->msix_vectors,
3763 mgp->num_slices);
3764 if (status == 0) {
3765 pci_disable_msix(pdev);
7d351035
RR		 3766 if (old_allocated)
3767 kfree(old_fw);
77929732
BG		 3768 return;
3769 }
3770 if (status > 0)
3771 mgp->num_slices = status;
3772 else
3773 goto disable_msix;
3774 }
3775
3776disable_msix:
3777 if (mgp->msix_vectors != NULL) {
3778 kfree(mgp->msix_vectors);
3779 mgp->msix_vectors = NULL;
3780 }
3781
3782abort_with_fw:
3783 mgp->num_slices = 1;
7d351035 3784 set_fw_name(mgp, old_fw, old_allocated);
77929732
BG		 3785 myri10ge_load_firmware(mgp, 0);
3786}
77929732 3787
8126089f
SH		 3788static const struct net_device_ops myri10ge_netdev_ops = {
3789 .ndo_open = myri10ge_open,
3790 .ndo_stop = myri10ge_close,
3791 .ndo_start_xmit = myri10ge_xmit,
c5f7ef72 3792 .ndo_get_stats64 = myri10ge_get_stats,
8126089f
SH		 3793 .ndo_validate_addr = eth_validate_addr,
3794 .ndo_change_mtu = myri10ge_change_mtu,
47c2cdf5 3795 .ndo_fix_features = myri10ge_fix_features,
8126089f
SH		 3796 .ndo_set_multicast_list = myri10ge_set_multicast_list,
3797 .ndo_set_mac_address = myri10ge_set_mac_address,
3798};
3799
0da34b6d
BG		 3800static int myri10ge_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
3801{
3802 struct net_device *netdev;
3803 struct myri10ge_priv *mgp;
3804 struct device *dev = &pdev->dev;
0da34b6d
BG		 3805 int i;
3806 int status = -ENXIO;
0da34b6d 3807 int dac_enabled;
00b5e505 3808 unsigned hdr_offset, ss_offset;
2d90b0aa 3809 static int board_number;
0da34b6d 3810
236bb5e6 3811 netdev = alloc_etherdev_mq(sizeof(*mgp), MYRI10GE_MAX_SLICES);
0da34b6d
BG		 3812 if (netdev == NULL) {
3813 dev_err(dev, "Could not allocate ethernet device\n");
3814 return -ENOMEM;
3815 }
3816
b245fb67
MH		 3817 SET_NETDEV_DEV(netdev, &pdev->dev);
3818
0da34b6d 3819 mgp = netdev_priv(netdev);
0da34b6d
BG		 3820 mgp->dev = netdev;
3821 mgp->pdev = pdev;
0da34b6d
BG		 3822 mgp->pause = myri10ge_flow_control;
3823 mgp->intr_coal_delay = myri10ge_intr_coal_delay;
c58ac5ca 3824 mgp->msg_enable = netif_msg_init(myri10ge_debug, MYRI10GE_MSG_DEFAULT);
2d90b0aa 3825 mgp->board_number = board_number;
0da34b6d
BG		 3826 init_waitqueue_head(&mgp->down_wq);
3827
3828 if (pci_enable_device(pdev)) {
3829 dev_err(&pdev->dev, "pci_enable_device call failed\n");
3830 status = -ENODEV;
3831 goto abort_with_netdev;
3832 }
0da34b6d
BG		 3833
3834 /* Find the vendor-specific cap so we can check
3835 * the reboot register later on */
3836 mgp->vendor_specific_offset
3837 = pci_find_capability(pdev, PCI_CAP_ID_VNDR);
3838
3839 /* Set our max read request to 4KB */
302d242c 3840 status = pcie_set_readrq(pdev, 4096);
0da34b6d
BG		 3841 if (status != 0) {
3842 dev_err(&pdev->dev, "Error %d writing PCI_EXP_DEVCTL\n",
3843 status);
e3fd5534 3844 goto abort_with_enabled;
0da34b6d
BG		 3845 }
3846
3847 pci_set_master(pdev);
3848 dac_enabled = 1;
6a35528a 3849 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
0da34b6d
BG		 3850 if (status != 0) {
3851 dac_enabled = 0;
3852 dev_err(&pdev->dev,
898eb71c
JP		 3853 "64-bit pci address mask was refused, "
3854 "trying 32-bit\n");
284901a9 3855 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
0da34b6d
BG		 3856 }
3857 if (status != 0) {
3858 dev_err(&pdev->dev, "Error %d setting DMA mask\n", status);
e3fd5534 3859 goto abort_with_enabled;
0da34b6d 3860 }
6a35528a 3861 (void)pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
b10c0668
BG		 3862 mgp->cmd = dma_alloc_coherent(&pdev->dev, sizeof(*mgp->cmd),
3863 &mgp->cmd_bus, GFP_KERNEL);
0da34b6d 3864 if (mgp->cmd == NULL)
e3fd5534 3865 goto abort_with_enabled;
0da34b6d 3866
0da34b6d
BG		 3867 mgp->board_span = pci_resource_len(pdev, 0);
3868 mgp->iomem_base = pci_resource_start(pdev, 0);
3869 mgp->mtrr = -1;
276e26c3 3870 mgp->wc_enabled = 0;
0da34b6d
BG		 3871#ifdef CONFIG_MTRR
3872 mgp->mtrr = mtrr_add(mgp->iomem_base, mgp->board_span,
3873 MTRR_TYPE_WRCOMB, 1);
276e26c3
BG		 3874 if (mgp->mtrr >= 0)
3875 mgp->wc_enabled = 1;
0da34b6d 3876#endif
c7f80993 3877 mgp->sram = ioremap_wc(mgp->iomem_base, mgp->board_span);
0da34b6d
BG		 3878 if (mgp->sram == NULL) {
3879 dev_err(&pdev->dev, "ioremap failed for %ld bytes at 0x%lx\n",
3880 mgp->board_span, mgp->iomem_base);
3881 status = -ENXIO;
c7f80993 3882 goto abort_with_mtrr;
0da34b6d 3883 }
00b5e505
BG		 3884 hdr_offset =
3885 ntohl(__raw_readl(mgp->sram + MCP_HEADER_PTR_OFFSET)) & 0xffffc;
3886 ss_offset = hdr_offset + offsetof(struct mcp_gen_header, string_specs);
3887 mgp->sram_size = ntohl(__raw_readl(mgp->sram + ss_offset));
3888 if (mgp->sram_size > mgp->board_span ||
3889 mgp->sram_size <= MYRI10GE_FW_OFFSET) {
3890 dev_err(&pdev->dev,
3891 "invalid sram_size %dB or board span %ldB\n",
3892 mgp->sram_size, mgp->board_span);
3893 goto abort_with_ioremap;
3894 }
0da34b6d 3895 memcpy_fromio(mgp->eeprom_strings,
00b5e505 3896 mgp->sram + mgp->sram_size, MYRI10GE_EEPROM_STRINGS_SIZE);
0da34b6d
BG		 3897 memset(mgp->eeprom_strings + MYRI10GE_EEPROM_STRINGS_SIZE - 2, 0, 2);
3898 status = myri10ge_read_mac_addr(mgp);
3899 if (status)
3900 goto abort_with_ioremap;
3901
3902 for (i = 0; i < ETH_ALEN; i++)
3903 netdev->dev_addr[i] = mgp->mac_addr[i];
3904
5443e9ea
BG		 3905 myri10ge_select_firmware(mgp);
3906
0dcffac1 3907 status = myri10ge_load_firmware(mgp, 1);
0da34b6d
BG		 3908 if (status != 0) {
3909 dev_err(&pdev->dev, "failed to load firmware\n");
0dcffac1
BG		 3910 goto abort_with_ioremap;
3911 }
3912 myri10ge_probe_slices(mgp);
3913 status = myri10ge_alloc_slices(mgp);
3914 if (status != 0) {
3915 dev_err(&pdev->dev, "failed to alloc slice state\n");
3916 goto abort_with_firmware;
0da34b6d 3917 }
c9920268
BH		 3918 netif_set_real_num_tx_queues(netdev, mgp->num_slices);
3919 netif_set_real_num_rx_queues(netdev, mgp->num_slices);
0da34b6d
BG		 3920 status = myri10ge_reset(mgp);
3921 if (status != 0) {
3922 dev_err(&pdev->dev, "failed reset\n");
0dcffac1 3923 goto abort_with_slices;
0da34b6d 3924 }
5dd2d332 3925#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 3926 myri10ge_setup_dca(mgp);
3927#endif
0da34b6d
BG		 3928 pci_set_drvdata(pdev, mgp);
3929 if ((myri10ge_initial_mtu + ETH_HLEN) > MYRI10GE_MAX_ETHER_MTU)
3930 myri10ge_initial_mtu = MYRI10GE_MAX_ETHER_MTU - ETH_HLEN;
3931 if ((myri10ge_initial_mtu + ETH_HLEN) < 68)
3932 myri10ge_initial_mtu = 68;
8126089f
SH		 3933
3934 netdev->netdev_ops = &myri10ge_netdev_ops;
0da34b6d 3935 netdev->mtu = myri10ge_initial_mtu;
0da34b6d 3936 netdev->base_addr = mgp->iomem_base;
47c2cdf5
MM		 3937 netdev->hw_features = mgp->features | NETIF_F_LRO | NETIF_F_RXCSUM;
3938 netdev->features = netdev->hw_features;
236bb5e6 3939
0da34b6d
BG		 3940 if (dac_enabled)
3941 netdev->features |= NETIF_F_HIGHDMA;
0da34b6d 3942
dddc045e
BG		 3943 netdev->vlan_features |= mgp->features;
3944 if (mgp->fw_ver_tiny < 37)
3945 netdev->vlan_features &= ~NETIF_F_TSO6;
3946 if (mgp->fw_ver_tiny < 32)
3947 netdev->vlan_features &= ~NETIF_F_TSO;
3948
21d05db1
BG		 3949 /* make sure we can get an irq, and that MSI can be
3950 * setup (if available). Also ensure netdev->irq
3951 * is set to correct value if MSI is enabled */
3952 status = myri10ge_request_irq(mgp);
3953 if (status != 0)
3954 goto abort_with_firmware;
3955 netdev->irq = pdev->irq;
3956 myri10ge_free_irq(mgp);
3957
0da34b6d
BG		 3958 /* Save configuration space to be restored if the
3959 * nic resets due to a parity error */
83f6e152 3960 pci_save_state(pdev);
0da34b6d
BG		 3961
3962 /* Setup the watchdog timer */
3963 setup_timer(&mgp->watchdog_timer, myri10ge_watchdog_timer,
3964 (unsigned long)mgp);
3965
3966 SET_ETHTOOL_OPS(netdev, &myri10ge_ethtool_ops);
c4028958 3967 INIT_WORK(&mgp->watchdog_work, myri10ge_watchdog);
0da34b6d
BG		 3968 status = register_netdev(netdev);
3969 if (status != 0) {
3970 dev_err(&pdev->dev, "register_netdev failed: %d\n", status);
7adda30c 3971 goto abort_with_state;
0da34b6d 3972 }
0dcffac1
BG		 3973 if (mgp->msix_enabled)
3974 dev_info(dev, "%d MSI-X IRQs, tx bndry %d, fw %s, WC %s\n",
3975 mgp->num_slices, mgp->tx_boundary, mgp->fw_name,
3976 (mgp->wc_enabled ? "Enabled" : "Disabled"));
3977 else
3978 dev_info(dev, "%s IRQ %d, tx bndry %d, fw %s, WC %s\n",
3979 mgp->msi_enabled ? "MSI" : "xPIC",
3980 netdev->irq, mgp->tx_boundary, mgp->fw_name,
3981 (mgp->wc_enabled ? "Enabled" : "Disabled"));
0da34b6d 3982
2d90b0aa 3983 board_number++;
0da34b6d
BG		 3984 return 0;
3985
7adda30c 3986abort_with_state:
83f6e152 3987 pci_restore_state(pdev);
0da34b6d 3988
0dcffac1
BG		 3989abort_with_slices:
3990 myri10ge_free_slices(mgp);
3991
0da34b6d
BG		 3992abort_with_firmware:
3993 myri10ge_dummy_rdma(mgp, 0);
3994
0da34b6d 3995abort_with_ioremap:
0f840011
BG		 3996 if (mgp->mac_addr_string != NULL)
3997 dev_err(&pdev->dev,
3998 "myri10ge_probe() failed: MAC=%s, SN=%ld\n",
3999 mgp->mac_addr_string, mgp->serial_number);
0da34b6d
BG		 4000 iounmap(mgp->sram);
4001
c7f80993 4002abort_with_mtrr:
0da34b6d
BG		 4003#ifdef CONFIG_MTRR
4004 if (mgp->mtrr >= 0)
4005 mtrr_del(mgp->mtrr, mgp->iomem_base, mgp->board_span);
4006#endif
b10c0668
BG		 4007 dma_free_coherent(&pdev->dev, sizeof(*mgp->cmd),
4008 mgp->cmd, mgp->cmd_bus);
0da34b6d 4009
e3fd5534
BG		 4010abort_with_enabled:
4011 pci_disable_device(pdev);
0da34b6d 4012
e3fd5534 4013abort_with_netdev:
7d351035 4014 set_fw_name(mgp, NULL, false);
0da34b6d
BG		 4015 free_netdev(netdev);
4016 return status;
4017}
4018
4019/*
4020 * myri10ge_remove
4021 *
4022 * Does what is necessary to shutdown one Myrinet device. Called
4023 * once for each Myrinet card by the kernel when a module is
4024 * unloaded.
4025 */
4026static void myri10ge_remove(struct pci_dev *pdev)
4027{
4028 struct myri10ge_priv *mgp;
4029 struct net_device *netdev;
0da34b6d
BG		 4030
4031 mgp = pci_get_drvdata(pdev);
4032 if (mgp == NULL)
4033 return;
4034
23f333a2 4035 cancel_work_sync(&mgp->watchdog_work);
0da34b6d
BG		 4036 netdev = mgp->dev;
4037 unregister_netdev(netdev);
0da34b6d 4038
5dd2d332 4039#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 4040 myri10ge_teardown_dca(mgp);
4041#endif
0da34b6d
BG		 4042 myri10ge_dummy_rdma(mgp, 0);
4043
7adda30c 4044 /* avoid a memory leak */
83f6e152 4045 pci_restore_state(pdev);
7adda30c 4046
0da34b6d
BG		 4047 iounmap(mgp->sram);
4048
4049#ifdef CONFIG_MTRR
4050 if (mgp->mtrr >= 0)
4051 mtrr_del(mgp->mtrr, mgp->iomem_base, mgp->board_span);
4052#endif
0dcffac1
BG		 4053 myri10ge_free_slices(mgp);
4054 if (mgp->msix_vectors != NULL)
4055 kfree(mgp->msix_vectors);
b10c0668
BG		 4056 dma_free_coherent(&pdev->dev, sizeof(*mgp->cmd),
4057 mgp->cmd, mgp->cmd_bus);
0da34b6d 4058
7d351035 4059 set_fw_name(mgp, NULL, false);
0da34b6d 4060 free_netdev(netdev);
e3fd5534 4061 pci_disable_device(pdev);
0da34b6d
BG		 4062 pci_set_drvdata(pdev, NULL);
4063}
4064
b10c0668 4065#define PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E 0x0008
a07bc1ff 4066#define PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E_9 0x0009
0da34b6d 4067
a3aa1884 4068static DEFINE_PCI_DEVICE_TABLE(myri10ge_pci_tbl) = {
b10c0668 4069 {PCI_DEVICE(PCI_VENDOR_ID_MYRICOM, PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E)},
a07bc1ff
BG		 4070 {PCI_DEVICE
4071 (PCI_VENDOR_ID_MYRICOM, PCI_DEVICE_ID_MYRICOM_MYRI10GE_Z8E_9)},
0da34b6d
BG		 4072 {0},
4073};
4074
97131079
BG		 4075MODULE_DEVICE_TABLE(pci, myri10ge_pci_tbl);
4076
0da34b6d
BG		 4077static struct pci_driver myri10ge_driver = {
4078 .name = "myri10ge",
4079 .probe = myri10ge_probe,
4080 .remove = myri10ge_remove,
4081 .id_table = myri10ge_pci_tbl,
4082#ifdef CONFIG_PM
4083 .suspend = myri10ge_suspend,
4084 .resume = myri10ge_resume,
4085#endif
4086};
4087
5dd2d332 4088#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 4089static int
4090myri10ge_notify_dca(struct notifier_block *nb, unsigned long event, void *p)
4091{
4092 int err = driver_for_each_device(&myri10ge_driver.driver,
4093 NULL, &event,
4094 myri10ge_notify_dca_device);
4095
4096 if (err)
4097 return NOTIFY_BAD;
4098 return NOTIFY_DONE;
4099}
4100
4101static struct notifier_block myri10ge_dca_notifier = {
4102 .notifier_call = myri10ge_notify_dca,
4103 .next = NULL,
4104 .priority = 0,
4105};
4ee2ac51 4106#endif /* CONFIG_MYRI10GE_DCA */
981813d8 4107
0da34b6d
BG		 4108static __init int myri10ge_init_module(void)
4109{
78ca90ea 4110 pr_info("Version %s\n", MYRI10GE_VERSION_STR);
0dcffac1 4111
236bb5e6 4112 if (myri10ge_rss_hash > MXGEFW_RSS_HASH_TYPE_MAX) {
78ca90ea
JP		 4113 pr_err("Illegal rssh hash type %d, defaulting to source port\n",
4114 myri10ge_rss_hash);
0dcffac1
BG		 4115 myri10ge_rss_hash = MXGEFW_RSS_HASH_TYPE_SRC_PORT;
4116 }
5dd2d332 4117#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 4118 dca_register_notify(&myri10ge_dca_notifier);
4119#endif
236bb5e6
BG		 4120 if (myri10ge_max_slices > MYRI10GE_MAX_SLICES)
4121 myri10ge_max_slices = MYRI10GE_MAX_SLICES;
0dcffac1 4122
0da34b6d
BG		 4123 return pci_register_driver(&myri10ge_driver);
4124}
4125
4126module_init(myri10ge_init_module);
4127
4128static __exit void myri10ge_cleanup_module(void)
4129{
5dd2d332 4130#ifdef CONFIG_MYRI10GE_DCA
981813d8
BG		 4131 dca_unregister_notify(&myri10ge_dca_notifier);
4132#endif
0da34b6d
BG		 4133 pci_unregister_driver(&myri10ge_driver);
4134}
4135
4136module_exit(myri10ge_cleanup_module);
Ubuntu Jammy Linux kernel mirror