]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
07d3f51f FR |
2 | * r8169.c: RealTek 8169/8168/8101 ethernet driver. |
3 | * | |
4 | * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw> | |
5 | * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com> | |
6 | * Copyright (c) a lot of people too. Please respect their work. | |
7 | * | |
8 | * See MAINTAINERS file for support contact information. | |
1da177e4 LT |
9 | */ |
10 | ||
11 | #include <linux/module.h> | |
12 | #include <linux/moduleparam.h> | |
13 | #include <linux/pci.h> | |
14 | #include <linux/netdevice.h> | |
15 | #include <linux/etherdevice.h> | |
16 | #include <linux/delay.h> | |
17 | #include <linux/ethtool.h> | |
18 | #include <linux/mii.h> | |
19 | #include <linux/if_vlan.h> | |
20 | #include <linux/crc32.h> | |
21 | #include <linux/in.h> | |
22 | #include <linux/ip.h> | |
23 | #include <linux/tcp.h> | |
24 | #include <linux/init.h> | |
25 | #include <linux/dma-mapping.h> | |
e1759441 | 26 | #include <linux/pm_runtime.h> |
1da177e4 | 27 | |
99f252b0 | 28 | #include <asm/system.h> |
1da177e4 LT |
29 | #include <asm/io.h> |
30 | #include <asm/irq.h> | |
31 | ||
865c652d | 32 | #define RTL8169_VERSION "2.3LK-NAPI" |
1da177e4 LT |
33 | #define MODULENAME "r8169" |
34 | #define PFX MODULENAME ": " | |
35 | ||
36 | #ifdef RTL8169_DEBUG | |
37 | #define assert(expr) \ | |
5b0384f4 FR |
38 | if (!(expr)) { \ |
39 | printk( "Assertion failed! %s,%s,%s,line=%d\n", \ | |
b39d66a8 | 40 | #expr,__FILE__,__func__,__LINE__); \ |
5b0384f4 | 41 | } |
06fa7358 JP |
42 | #define dprintk(fmt, args...) \ |
43 | do { printk(KERN_DEBUG PFX fmt, ## args); } while (0) | |
1da177e4 LT |
44 | #else |
45 | #define assert(expr) do {} while (0) | |
46 | #define dprintk(fmt, args...) do {} while (0) | |
47 | #endif /* RTL8169_DEBUG */ | |
48 | ||
b57b7e5a | 49 | #define R8169_MSG_DEFAULT \ |
f0e837d9 | 50 | (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN) |
b57b7e5a | 51 | |
1da177e4 LT |
52 | #define TX_BUFFS_AVAIL(tp) \ |
53 | (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1) | |
54 | ||
1da177e4 LT |
55 | /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast). |
56 | The RTL chips use a 64 element hash table based on the Ethernet CRC. */ | |
f71e1309 | 57 | static const int multicast_filter_limit = 32; |
1da177e4 LT |
58 | |
59 | /* MAC address length */ | |
60 | #define MAC_ADDR_LEN 6 | |
61 | ||
9c14ceaf | 62 | #define MAX_READ_REQUEST_SHIFT 12 |
1da177e4 LT |
63 | #define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */ |
64 | #define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */ | |
65 | #define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */ | |
07d3f51f | 66 | #define EarlyTxThld 0x3F /* 0x3F means NO early transmit */ |
1da177e4 LT |
67 | #define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */ |
68 | #define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */ | |
69 | ||
70 | #define R8169_REGS_SIZE 256 | |
71 | #define R8169_NAPI_WEIGHT 64 | |
72 | #define NUM_TX_DESC 64 /* Number of Tx descriptor registers */ | |
73 | #define NUM_RX_DESC 256 /* Number of Rx descriptor registers */ | |
74 | #define RX_BUF_SIZE 1536 /* Rx Buffer size */ | |
75 | #define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc)) | |
76 | #define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc)) | |
77 | ||
78 | #define RTL8169_TX_TIMEOUT (6*HZ) | |
79 | #define RTL8169_PHY_TIMEOUT (10*HZ) | |
80 | ||
ea8dbdd1 | 81 | #define RTL_EEPROM_SIG cpu_to_le32(0x8129) |
82 | #define RTL_EEPROM_SIG_MASK cpu_to_le32(0xffff) | |
e1564ec9 FR |
83 | #define RTL_EEPROM_SIG_ADDR 0x0000 |
84 | ||
1da177e4 LT |
85 | /* write/read MMIO register */ |
86 | #define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg)) | |
87 | #define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg)) | |
88 | #define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg)) | |
89 | #define RTL_R8(reg) readb (ioaddr + (reg)) | |
90 | #define RTL_R16(reg) readw (ioaddr + (reg)) | |
06f555f3 | 91 | #define RTL_R32(reg) readl (ioaddr + (reg)) |
1da177e4 LT |
92 | |
93 | enum mac_version { | |
f21b75e9 | 94 | RTL_GIGA_MAC_NONE = 0x00, |
ba6eb6ee FR |
95 | RTL_GIGA_MAC_VER_01 = 0x01, // 8169 |
96 | RTL_GIGA_MAC_VER_02 = 0x02, // 8169S | |
97 | RTL_GIGA_MAC_VER_03 = 0x03, // 8110S | |
98 | RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB | |
99 | RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd | |
6dccd16b | 100 | RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe |
2857ffb7 FR |
101 | RTL_GIGA_MAC_VER_07 = 0x07, // 8102e |
102 | RTL_GIGA_MAC_VER_08 = 0x08, // 8102e | |
103 | RTL_GIGA_MAC_VER_09 = 0x09, // 8102e | |
104 | RTL_GIGA_MAC_VER_10 = 0x0a, // 8101e | |
2dd99530 | 105 | RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb |
e3cf0cc0 FR |
106 | RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be |
107 | RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb | |
108 | RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ? | |
109 | RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ? | |
110 | RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec | |
111 | RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf | |
112 | RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP | |
113 | RTL_GIGA_MAC_VER_19 = 0x13, // 8168C | |
197ff761 | 114 | RTL_GIGA_MAC_VER_20 = 0x14, // 8168C |
6fb07058 | 115 | RTL_GIGA_MAC_VER_21 = 0x15, // 8168C |
ef3386f0 | 116 | RTL_GIGA_MAC_VER_22 = 0x16, // 8168C |
7f3e3d3a | 117 | RTL_GIGA_MAC_VER_23 = 0x17, // 8168CP |
5b538df9 | 118 | RTL_GIGA_MAC_VER_24 = 0x18, // 8168CP |
daf9df6d | 119 | RTL_GIGA_MAC_VER_25 = 0x19, // 8168D |
120 | RTL_GIGA_MAC_VER_26 = 0x1a, // 8168D | |
121 | RTL_GIGA_MAC_VER_27 = 0x1b // 8168DP | |
1da177e4 LT |
122 | }; |
123 | ||
1da177e4 LT |
124 | #define _R(NAME,MAC,MASK) \ |
125 | { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK } | |
126 | ||
3c6bee1d | 127 | static const struct { |
1da177e4 LT |
128 | const char *name; |
129 | u8 mac_version; | |
130 | u32 RxConfigMask; /* Clears the bits supported by this chip */ | |
131 | } rtl_chip_info[] = { | |
ba6eb6ee FR |
132 | _R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169 |
133 | _R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S | |
134 | _R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S | |
135 | _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB | |
136 | _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd | |
6dccd16b | 137 | _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe |
2857ffb7 FR |
138 | _R("RTL8102e", RTL_GIGA_MAC_VER_07, 0xff7e1880), // PCI-E |
139 | _R("RTL8102e", RTL_GIGA_MAC_VER_08, 0xff7e1880), // PCI-E | |
140 | _R("RTL8102e", RTL_GIGA_MAC_VER_09, 0xff7e1880), // PCI-E | |
141 | _R("RTL8101e", RTL_GIGA_MAC_VER_10, 0xff7e1880), // PCI-E | |
bcf0bf90 FR |
142 | _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E |
143 | _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E | |
144 | _R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139 | |
145 | _R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139 | |
e3cf0cc0 FR |
146 | _R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139 |
147 | _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E | |
148 | _R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E | |
149 | _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E | |
150 | _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E | |
197ff761 | 151 | _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880), // PCI-E |
6fb07058 | 152 | _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_21, 0xff7e1880), // PCI-E |
ef3386f0 | 153 | _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_22, 0xff7e1880), // PCI-E |
7f3e3d3a | 154 | _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_23, 0xff7e1880), // PCI-E |
5b538df9 | 155 | _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_24, 0xff7e1880), // PCI-E |
daf9df6d | 156 | _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_25, 0xff7e1880), // PCI-E |
157 | _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_26, 0xff7e1880), // PCI-E | |
158 | _R("RTL8168dp/8111dp", RTL_GIGA_MAC_VER_27, 0xff7e1880) // PCI-E | |
1da177e4 LT |
159 | }; |
160 | #undef _R | |
161 | ||
bcf0bf90 FR |
162 | enum cfg_version { |
163 | RTL_CFG_0 = 0x00, | |
164 | RTL_CFG_1, | |
165 | RTL_CFG_2 | |
166 | }; | |
167 | ||
07ce4064 FR |
168 | static void rtl_hw_start_8169(struct net_device *); |
169 | static void rtl_hw_start_8168(struct net_device *); | |
170 | static void rtl_hw_start_8101(struct net_device *); | |
171 | ||
a3aa1884 | 172 | static DEFINE_PCI_DEVICE_TABLE(rtl8169_pci_tbl) = { |
bcf0bf90 | 173 | { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 }, |
d2eed8cf | 174 | { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 }, |
d81bf551 | 175 | { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 }, |
07ce4064 | 176 | { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 }, |
bcf0bf90 FR |
177 | { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 }, |
178 | { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 }, | |
bc1660b5 | 179 | { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 }, |
bcf0bf90 FR |
180 | { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 }, |
181 | { PCI_VENDOR_ID_LINKSYS, 0x1032, | |
182 | PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 }, | |
11d2e282 CM |
183 | { 0x0001, 0x8168, |
184 | PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 }, | |
1da177e4 LT |
185 | {0,}, |
186 | }; | |
187 | ||
188 | MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl); | |
189 | ||
c0cd884a NH |
190 | /* |
191 | * we set our copybreak very high so that we don't have | |
192 | * to allocate 16k frames all the time (see note in | |
193 | * rtl8169_open() | |
194 | */ | |
195 | static int rx_copybreak = 16383; | |
4300e8c7 | 196 | static int use_dac; |
b57b7e5a SH |
197 | static struct { |
198 | u32 msg_enable; | |
199 | } debug = { -1 }; | |
1da177e4 | 200 | |
07d3f51f FR |
201 | enum rtl_registers { |
202 | MAC0 = 0, /* Ethernet hardware address. */ | |
773d2021 | 203 | MAC4 = 4, |
07d3f51f FR |
204 | MAR0 = 8, /* Multicast filter. */ |
205 | CounterAddrLow = 0x10, | |
206 | CounterAddrHigh = 0x14, | |
207 | TxDescStartAddrLow = 0x20, | |
208 | TxDescStartAddrHigh = 0x24, | |
209 | TxHDescStartAddrLow = 0x28, | |
210 | TxHDescStartAddrHigh = 0x2c, | |
211 | FLASH = 0x30, | |
212 | ERSR = 0x36, | |
213 | ChipCmd = 0x37, | |
214 | TxPoll = 0x38, | |
215 | IntrMask = 0x3c, | |
216 | IntrStatus = 0x3e, | |
217 | TxConfig = 0x40, | |
218 | RxConfig = 0x44, | |
219 | RxMissed = 0x4c, | |
220 | Cfg9346 = 0x50, | |
221 | Config0 = 0x51, | |
222 | Config1 = 0x52, | |
223 | Config2 = 0x53, | |
224 | Config3 = 0x54, | |
225 | Config4 = 0x55, | |
226 | Config5 = 0x56, | |
227 | MultiIntr = 0x5c, | |
228 | PHYAR = 0x60, | |
07d3f51f FR |
229 | PHYstatus = 0x6c, |
230 | RxMaxSize = 0xda, | |
231 | CPlusCmd = 0xe0, | |
232 | IntrMitigate = 0xe2, | |
233 | RxDescAddrLow = 0xe4, | |
234 | RxDescAddrHigh = 0xe8, | |
235 | EarlyTxThres = 0xec, | |
236 | FuncEvent = 0xf0, | |
237 | FuncEventMask = 0xf4, | |
238 | FuncPresetState = 0xf8, | |
239 | FuncForceEvent = 0xfc, | |
1da177e4 LT |
240 | }; |
241 | ||
f162a5d1 FR |
242 | enum rtl8110_registers { |
243 | TBICSR = 0x64, | |
244 | TBI_ANAR = 0x68, | |
245 | TBI_LPAR = 0x6a, | |
246 | }; | |
247 | ||
248 | enum rtl8168_8101_registers { | |
249 | CSIDR = 0x64, | |
250 | CSIAR = 0x68, | |
251 | #define CSIAR_FLAG 0x80000000 | |
252 | #define CSIAR_WRITE_CMD 0x80000000 | |
253 | #define CSIAR_BYTE_ENABLE 0x0f | |
254 | #define CSIAR_BYTE_ENABLE_SHIFT 12 | |
255 | #define CSIAR_ADDR_MASK 0x0fff | |
256 | ||
257 | EPHYAR = 0x80, | |
258 | #define EPHYAR_FLAG 0x80000000 | |
259 | #define EPHYAR_WRITE_CMD 0x80000000 | |
260 | #define EPHYAR_REG_MASK 0x1f | |
261 | #define EPHYAR_REG_SHIFT 16 | |
262 | #define EPHYAR_DATA_MASK 0xffff | |
263 | DBG_REG = 0xd1, | |
264 | #define FIX_NAK_1 (1 << 4) | |
265 | #define FIX_NAK_2 (1 << 3) | |
daf9df6d | 266 | EFUSEAR = 0xdc, |
267 | #define EFUSEAR_FLAG 0x80000000 | |
268 | #define EFUSEAR_WRITE_CMD 0x80000000 | |
269 | #define EFUSEAR_READ_CMD 0x00000000 | |
270 | #define EFUSEAR_REG_MASK 0x03ff | |
271 | #define EFUSEAR_REG_SHIFT 8 | |
272 | #define EFUSEAR_DATA_MASK 0xff | |
f162a5d1 FR |
273 | }; |
274 | ||
07d3f51f | 275 | enum rtl_register_content { |
1da177e4 | 276 | /* InterruptStatusBits */ |
07d3f51f FR |
277 | SYSErr = 0x8000, |
278 | PCSTimeout = 0x4000, | |
279 | SWInt = 0x0100, | |
280 | TxDescUnavail = 0x0080, | |
281 | RxFIFOOver = 0x0040, | |
282 | LinkChg = 0x0020, | |
283 | RxOverflow = 0x0010, | |
284 | TxErr = 0x0008, | |
285 | TxOK = 0x0004, | |
286 | RxErr = 0x0002, | |
287 | RxOK = 0x0001, | |
1da177e4 LT |
288 | |
289 | /* RxStatusDesc */ | |
9dccf611 FR |
290 | RxFOVF = (1 << 23), |
291 | RxRWT = (1 << 22), | |
292 | RxRES = (1 << 21), | |
293 | RxRUNT = (1 << 20), | |
294 | RxCRC = (1 << 19), | |
1da177e4 LT |
295 | |
296 | /* ChipCmdBits */ | |
07d3f51f FR |
297 | CmdReset = 0x10, |
298 | CmdRxEnb = 0x08, | |
299 | CmdTxEnb = 0x04, | |
300 | RxBufEmpty = 0x01, | |
1da177e4 | 301 | |
275391a4 FR |
302 | /* TXPoll register p.5 */ |
303 | HPQ = 0x80, /* Poll cmd on the high prio queue */ | |
304 | NPQ = 0x40, /* Poll cmd on the low prio queue */ | |
305 | FSWInt = 0x01, /* Forced software interrupt */ | |
306 | ||
1da177e4 | 307 | /* Cfg9346Bits */ |
07d3f51f FR |
308 | Cfg9346_Lock = 0x00, |
309 | Cfg9346_Unlock = 0xc0, | |
1da177e4 LT |
310 | |
311 | /* rx_mode_bits */ | |
07d3f51f FR |
312 | AcceptErr = 0x20, |
313 | AcceptRunt = 0x10, | |
314 | AcceptBroadcast = 0x08, | |
315 | AcceptMulticast = 0x04, | |
316 | AcceptMyPhys = 0x02, | |
317 | AcceptAllPhys = 0x01, | |
1da177e4 LT |
318 | |
319 | /* RxConfigBits */ | |
07d3f51f FR |
320 | RxCfgFIFOShift = 13, |
321 | RxCfgDMAShift = 8, | |
1da177e4 LT |
322 | |
323 | /* TxConfigBits */ | |
324 | TxInterFrameGapShift = 24, | |
325 | TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */ | |
326 | ||
5d06a99f | 327 | /* Config1 register p.24 */ |
f162a5d1 FR |
328 | LEDS1 = (1 << 7), |
329 | LEDS0 = (1 << 6), | |
fbac58fc | 330 | MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */ |
f162a5d1 FR |
331 | Speed_down = (1 << 4), |
332 | MEMMAP = (1 << 3), | |
333 | IOMAP = (1 << 2), | |
334 | VPD = (1 << 1), | |
5d06a99f FR |
335 | PMEnable = (1 << 0), /* Power Management Enable */ |
336 | ||
6dccd16b FR |
337 | /* Config2 register p. 25 */ |
338 | PCI_Clock_66MHz = 0x01, | |
339 | PCI_Clock_33MHz = 0x00, | |
340 | ||
61a4dcc2 FR |
341 | /* Config3 register p.25 */ |
342 | MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */ | |
343 | LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */ | |
f162a5d1 | 344 | Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */ |
61a4dcc2 | 345 | |
5d06a99f | 346 | /* Config5 register p.27 */ |
61a4dcc2 FR |
347 | BWF = (1 << 6), /* Accept Broadcast wakeup frame */ |
348 | MWF = (1 << 5), /* Accept Multicast wakeup frame */ | |
349 | UWF = (1 << 4), /* Accept Unicast wakeup frame */ | |
350 | LanWake = (1 << 1), /* LanWake enable/disable */ | |
5d06a99f FR |
351 | PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */ |
352 | ||
1da177e4 LT |
353 | /* TBICSR p.28 */ |
354 | TBIReset = 0x80000000, | |
355 | TBILoopback = 0x40000000, | |
356 | TBINwEnable = 0x20000000, | |
357 | TBINwRestart = 0x10000000, | |
358 | TBILinkOk = 0x02000000, | |
359 | TBINwComplete = 0x01000000, | |
360 | ||
361 | /* CPlusCmd p.31 */ | |
f162a5d1 FR |
362 | EnableBist = (1 << 15), // 8168 8101 |
363 | Mac_dbgo_oe = (1 << 14), // 8168 8101 | |
364 | Normal_mode = (1 << 13), // unused | |
365 | Force_half_dup = (1 << 12), // 8168 8101 | |
366 | Force_rxflow_en = (1 << 11), // 8168 8101 | |
367 | Force_txflow_en = (1 << 10), // 8168 8101 | |
368 | Cxpl_dbg_sel = (1 << 9), // 8168 8101 | |
369 | ASF = (1 << 8), // 8168 8101 | |
370 | PktCntrDisable = (1 << 7), // 8168 8101 | |
371 | Mac_dbgo_sel = 0x001c, // 8168 | |
1da177e4 LT |
372 | RxVlan = (1 << 6), |
373 | RxChkSum = (1 << 5), | |
374 | PCIDAC = (1 << 4), | |
375 | PCIMulRW = (1 << 3), | |
0e485150 FR |
376 | INTT_0 = 0x0000, // 8168 |
377 | INTT_1 = 0x0001, // 8168 | |
378 | INTT_2 = 0x0002, // 8168 | |
379 | INTT_3 = 0x0003, // 8168 | |
1da177e4 LT |
380 | |
381 | /* rtl8169_PHYstatus */ | |
07d3f51f FR |
382 | TBI_Enable = 0x80, |
383 | TxFlowCtrl = 0x40, | |
384 | RxFlowCtrl = 0x20, | |
385 | _1000bpsF = 0x10, | |
386 | _100bps = 0x08, | |
387 | _10bps = 0x04, | |
388 | LinkStatus = 0x02, | |
389 | FullDup = 0x01, | |
1da177e4 | 390 | |
1da177e4 | 391 | /* _TBICSRBit */ |
07d3f51f | 392 | TBILinkOK = 0x02000000, |
d4a3a0fc SH |
393 | |
394 | /* DumpCounterCommand */ | |
07d3f51f | 395 | CounterDump = 0x8, |
1da177e4 LT |
396 | }; |
397 | ||
07d3f51f | 398 | enum desc_status_bit { |
1da177e4 LT |
399 | DescOwn = (1 << 31), /* Descriptor is owned by NIC */ |
400 | RingEnd = (1 << 30), /* End of descriptor ring */ | |
401 | FirstFrag = (1 << 29), /* First segment of a packet */ | |
402 | LastFrag = (1 << 28), /* Final segment of a packet */ | |
403 | ||
404 | /* Tx private */ | |
405 | LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */ | |
406 | MSSShift = 16, /* MSS value position */ | |
407 | MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */ | |
408 | IPCS = (1 << 18), /* Calculate IP checksum */ | |
409 | UDPCS = (1 << 17), /* Calculate UDP/IP checksum */ | |
410 | TCPCS = (1 << 16), /* Calculate TCP/IP checksum */ | |
411 | TxVlanTag = (1 << 17), /* Add VLAN tag */ | |
412 | ||
413 | /* Rx private */ | |
414 | PID1 = (1 << 18), /* Protocol ID bit 1/2 */ | |
415 | PID0 = (1 << 17), /* Protocol ID bit 2/2 */ | |
416 | ||
417 | #define RxProtoUDP (PID1) | |
418 | #define RxProtoTCP (PID0) | |
419 | #define RxProtoIP (PID1 | PID0) | |
420 | #define RxProtoMask RxProtoIP | |
421 | ||
422 | IPFail = (1 << 16), /* IP checksum failed */ | |
423 | UDPFail = (1 << 15), /* UDP/IP checksum failed */ | |
424 | TCPFail = (1 << 14), /* TCP/IP checksum failed */ | |
425 | RxVlanTag = (1 << 16), /* VLAN tag available */ | |
426 | }; | |
427 | ||
428 | #define RsvdMask 0x3fffc000 | |
429 | ||
430 | struct TxDesc { | |
6cccd6e7 REB |
431 | __le32 opts1; |
432 | __le32 opts2; | |
433 | __le64 addr; | |
1da177e4 LT |
434 | }; |
435 | ||
436 | struct RxDesc { | |
6cccd6e7 REB |
437 | __le32 opts1; |
438 | __le32 opts2; | |
439 | __le64 addr; | |
1da177e4 LT |
440 | }; |
441 | ||
442 | struct ring_info { | |
443 | struct sk_buff *skb; | |
444 | u32 len; | |
445 | u8 __pad[sizeof(void *) - sizeof(u32)]; | |
446 | }; | |
447 | ||
f23e7fda | 448 | enum features { |
ccdffb9a FR |
449 | RTL_FEATURE_WOL = (1 << 0), |
450 | RTL_FEATURE_MSI = (1 << 1), | |
451 | RTL_FEATURE_GMII = (1 << 2), | |
f23e7fda FR |
452 | }; |
453 | ||
355423d0 IV |
454 | struct rtl8169_counters { |
455 | __le64 tx_packets; | |
456 | __le64 rx_packets; | |
457 | __le64 tx_errors; | |
458 | __le32 rx_errors; | |
459 | __le16 rx_missed; | |
460 | __le16 align_errors; | |
461 | __le32 tx_one_collision; | |
462 | __le32 tx_multi_collision; | |
463 | __le64 rx_unicast; | |
464 | __le64 rx_broadcast; | |
465 | __le32 rx_multicast; | |
466 | __le16 tx_aborted; | |
467 | __le16 tx_underun; | |
468 | }; | |
469 | ||
1da177e4 LT |
470 | struct rtl8169_private { |
471 | void __iomem *mmio_addr; /* memory map physical address */ | |
472 | struct pci_dev *pci_dev; /* Index of PCI device */ | |
c4028958 | 473 | struct net_device *dev; |
bea3348e | 474 | struct napi_struct napi; |
1da177e4 | 475 | spinlock_t lock; /* spin lock flag */ |
b57b7e5a | 476 | u32 msg_enable; |
1da177e4 LT |
477 | int chipset; |
478 | int mac_version; | |
1da177e4 LT |
479 | u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */ |
480 | u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */ | |
481 | u32 dirty_rx; | |
482 | u32 dirty_tx; | |
483 | struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */ | |
484 | struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */ | |
485 | dma_addr_t TxPhyAddr; | |
486 | dma_addr_t RxPhyAddr; | |
487 | struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */ | |
488 | struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */ | |
bcf0bf90 | 489 | unsigned align; |
1da177e4 LT |
490 | unsigned rx_buf_sz; |
491 | struct timer_list timer; | |
492 | u16 cp_cmd; | |
0e485150 FR |
493 | u16 intr_event; |
494 | u16 napi_event; | |
1da177e4 | 495 | u16 intr_mask; |
1da177e4 LT |
496 | int phy_1000_ctrl_reg; |
497 | #ifdef CONFIG_R8169_VLAN | |
498 | struct vlan_group *vlgrp; | |
499 | #endif | |
500 | int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex); | |
ccdffb9a | 501 | int (*get_settings)(struct net_device *, struct ethtool_cmd *); |
1da177e4 | 502 | void (*phy_reset_enable)(void __iomem *); |
07ce4064 | 503 | void (*hw_start)(struct net_device *); |
1da177e4 LT |
504 | unsigned int (*phy_reset_pending)(void __iomem *); |
505 | unsigned int (*link_ok)(void __iomem *); | |
8b4ab28d | 506 | int (*do_ioctl)(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd); |
9c14ceaf | 507 | int pcie_cap; |
c4028958 | 508 | struct delayed_work task; |
f23e7fda | 509 | unsigned features; |
ccdffb9a FR |
510 | |
511 | struct mii_if_info mii; | |
355423d0 | 512 | struct rtl8169_counters counters; |
e1759441 | 513 | u32 saved_wolopts; |
1da177e4 LT |
514 | }; |
515 | ||
979b6c13 | 516 | MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>"); |
1da177e4 | 517 | MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver"); |
1da177e4 | 518 | module_param(rx_copybreak, int, 0); |
1b7efd58 | 519 | MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames"); |
1da177e4 | 520 | module_param(use_dac, int, 0); |
4300e8c7 | 521 | MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot."); |
b57b7e5a SH |
522 | module_param_named(debug, debug.msg_enable, int, 0); |
523 | MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)"); | |
1da177e4 LT |
524 | MODULE_LICENSE("GPL"); |
525 | MODULE_VERSION(RTL8169_VERSION); | |
526 | ||
527 | static int rtl8169_open(struct net_device *dev); | |
61357325 SH |
528 | static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb, |
529 | struct net_device *dev); | |
7d12e780 | 530 | static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance); |
1da177e4 | 531 | static int rtl8169_init_ring(struct net_device *dev); |
07ce4064 | 532 | static void rtl_hw_start(struct net_device *dev); |
1da177e4 | 533 | static int rtl8169_close(struct net_device *dev); |
07ce4064 | 534 | static void rtl_set_rx_mode(struct net_device *dev); |
1da177e4 | 535 | static void rtl8169_tx_timeout(struct net_device *dev); |
4dcb7d33 | 536 | static struct net_device_stats *rtl8169_get_stats(struct net_device *dev); |
1da177e4 | 537 | static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *, |
bea3348e | 538 | void __iomem *, u32 budget); |
4dcb7d33 | 539 | static int rtl8169_change_mtu(struct net_device *dev, int new_mtu); |
1da177e4 | 540 | static void rtl8169_down(struct net_device *dev); |
99f252b0 | 541 | static void rtl8169_rx_clear(struct rtl8169_private *tp); |
bea3348e | 542 | static int rtl8169_poll(struct napi_struct *napi, int budget); |
1da177e4 | 543 | |
1da177e4 | 544 | static const unsigned int rtl8169_rx_config = |
5b0384f4 | 545 | (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift); |
1da177e4 | 546 | |
07d3f51f | 547 | static void mdio_write(void __iomem *ioaddr, int reg_addr, int value) |
1da177e4 LT |
548 | { |
549 | int i; | |
550 | ||
a6baf3af | 551 | RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff)); |
1da177e4 | 552 | |
2371408c | 553 | for (i = 20; i > 0; i--) { |
07d3f51f FR |
554 | /* |
555 | * Check if the RTL8169 has completed writing to the specified | |
556 | * MII register. | |
557 | */ | |
5b0384f4 | 558 | if (!(RTL_R32(PHYAR) & 0x80000000)) |
1da177e4 | 559 | break; |
2371408c | 560 | udelay(25); |
1da177e4 | 561 | } |
024a07ba | 562 | /* |
81a95f04 TT |
563 | * According to hardware specs a 20us delay is required after write |
564 | * complete indication, but before sending next command. | |
024a07ba | 565 | */ |
81a95f04 | 566 | udelay(20); |
1da177e4 LT |
567 | } |
568 | ||
07d3f51f | 569 | static int mdio_read(void __iomem *ioaddr, int reg_addr) |
1da177e4 LT |
570 | { |
571 | int i, value = -1; | |
572 | ||
a6baf3af | 573 | RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16); |
1da177e4 | 574 | |
2371408c | 575 | for (i = 20; i > 0; i--) { |
07d3f51f FR |
576 | /* |
577 | * Check if the RTL8169 has completed retrieving data from | |
578 | * the specified MII register. | |
579 | */ | |
1da177e4 | 580 | if (RTL_R32(PHYAR) & 0x80000000) { |
a6baf3af | 581 | value = RTL_R32(PHYAR) & 0xffff; |
1da177e4 LT |
582 | break; |
583 | } | |
2371408c | 584 | udelay(25); |
1da177e4 | 585 | } |
81a95f04 TT |
586 | /* |
587 | * According to hardware specs a 20us delay is required after read | |
588 | * complete indication, but before sending next command. | |
589 | */ | |
590 | udelay(20); | |
591 | ||
1da177e4 LT |
592 | return value; |
593 | } | |
594 | ||
dacf8154 FR |
595 | static void mdio_patch(void __iomem *ioaddr, int reg_addr, int value) |
596 | { | |
597 | mdio_write(ioaddr, reg_addr, mdio_read(ioaddr, reg_addr) | value); | |
598 | } | |
599 | ||
daf9df6d | 600 | static void mdio_plus_minus(void __iomem *ioaddr, int reg_addr, int p, int m) |
601 | { | |
602 | int val; | |
603 | ||
604 | val = mdio_read(ioaddr, reg_addr); | |
605 | mdio_write(ioaddr, reg_addr, (val | p) & ~m); | |
606 | } | |
607 | ||
ccdffb9a FR |
608 | static void rtl_mdio_write(struct net_device *dev, int phy_id, int location, |
609 | int val) | |
610 | { | |
611 | struct rtl8169_private *tp = netdev_priv(dev); | |
612 | void __iomem *ioaddr = tp->mmio_addr; | |
613 | ||
614 | mdio_write(ioaddr, location, val); | |
615 | } | |
616 | ||
617 | static int rtl_mdio_read(struct net_device *dev, int phy_id, int location) | |
618 | { | |
619 | struct rtl8169_private *tp = netdev_priv(dev); | |
620 | void __iomem *ioaddr = tp->mmio_addr; | |
621 | ||
622 | return mdio_read(ioaddr, location); | |
623 | } | |
624 | ||
dacf8154 FR |
625 | static void rtl_ephy_write(void __iomem *ioaddr, int reg_addr, int value) |
626 | { | |
627 | unsigned int i; | |
628 | ||
629 | RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) | | |
630 | (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT); | |
631 | ||
632 | for (i = 0; i < 100; i++) { | |
633 | if (!(RTL_R32(EPHYAR) & EPHYAR_FLAG)) | |
634 | break; | |
635 | udelay(10); | |
636 | } | |
637 | } | |
638 | ||
639 | static u16 rtl_ephy_read(void __iomem *ioaddr, int reg_addr) | |
640 | { | |
641 | u16 value = 0xffff; | |
642 | unsigned int i; | |
643 | ||
644 | RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT); | |
645 | ||
646 | for (i = 0; i < 100; i++) { | |
647 | if (RTL_R32(EPHYAR) & EPHYAR_FLAG) { | |
648 | value = RTL_R32(EPHYAR) & EPHYAR_DATA_MASK; | |
649 | break; | |
650 | } | |
651 | udelay(10); | |
652 | } | |
653 | ||
654 | return value; | |
655 | } | |
656 | ||
657 | static void rtl_csi_write(void __iomem *ioaddr, int addr, int value) | |
658 | { | |
659 | unsigned int i; | |
660 | ||
661 | RTL_W32(CSIDR, value); | |
662 | RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) | | |
663 | CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT); | |
664 | ||
665 | for (i = 0; i < 100; i++) { | |
666 | if (!(RTL_R32(CSIAR) & CSIAR_FLAG)) | |
667 | break; | |
668 | udelay(10); | |
669 | } | |
670 | } | |
671 | ||
672 | static u32 rtl_csi_read(void __iomem *ioaddr, int addr) | |
673 | { | |
674 | u32 value = ~0x00; | |
675 | unsigned int i; | |
676 | ||
677 | RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) | | |
678 | CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT); | |
679 | ||
680 | for (i = 0; i < 100; i++) { | |
681 | if (RTL_R32(CSIAR) & CSIAR_FLAG) { | |
682 | value = RTL_R32(CSIDR); | |
683 | break; | |
684 | } | |
685 | udelay(10); | |
686 | } | |
687 | ||
688 | return value; | |
689 | } | |
690 | ||
daf9df6d | 691 | static u8 rtl8168d_efuse_read(void __iomem *ioaddr, int reg_addr) |
692 | { | |
693 | u8 value = 0xff; | |
694 | unsigned int i; | |
695 | ||
696 | RTL_W32(EFUSEAR, (reg_addr & EFUSEAR_REG_MASK) << EFUSEAR_REG_SHIFT); | |
697 | ||
698 | for (i = 0; i < 300; i++) { | |
699 | if (RTL_R32(EFUSEAR) & EFUSEAR_FLAG) { | |
700 | value = RTL_R32(EFUSEAR) & EFUSEAR_DATA_MASK; | |
701 | break; | |
702 | } | |
703 | udelay(100); | |
704 | } | |
705 | ||
706 | return value; | |
707 | } | |
708 | ||
1da177e4 LT |
709 | static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr) |
710 | { | |
711 | RTL_W16(IntrMask, 0x0000); | |
712 | ||
713 | RTL_W16(IntrStatus, 0xffff); | |
714 | } | |
715 | ||
716 | static void rtl8169_asic_down(void __iomem *ioaddr) | |
717 | { | |
718 | RTL_W8(ChipCmd, 0x00); | |
719 | rtl8169_irq_mask_and_ack(ioaddr); | |
720 | RTL_R16(CPlusCmd); | |
721 | } | |
722 | ||
723 | static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr) | |
724 | { | |
725 | return RTL_R32(TBICSR) & TBIReset; | |
726 | } | |
727 | ||
728 | static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr) | |
729 | { | |
64e4bfb4 | 730 | return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET; |
1da177e4 LT |
731 | } |
732 | ||
733 | static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr) | |
734 | { | |
735 | return RTL_R32(TBICSR) & TBILinkOk; | |
736 | } | |
737 | ||
738 | static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr) | |
739 | { | |
740 | return RTL_R8(PHYstatus) & LinkStatus; | |
741 | } | |
742 | ||
743 | static void rtl8169_tbi_reset_enable(void __iomem *ioaddr) | |
744 | { | |
745 | RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset); | |
746 | } | |
747 | ||
748 | static void rtl8169_xmii_reset_enable(void __iomem *ioaddr) | |
749 | { | |
750 | unsigned int val; | |
751 | ||
9e0db8ef FR |
752 | val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET; |
753 | mdio_write(ioaddr, MII_BMCR, val & 0xffff); | |
1da177e4 LT |
754 | } |
755 | ||
756 | static void rtl8169_check_link_status(struct net_device *dev, | |
07d3f51f FR |
757 | struct rtl8169_private *tp, |
758 | void __iomem *ioaddr) | |
1da177e4 LT |
759 | { |
760 | unsigned long flags; | |
761 | ||
762 | spin_lock_irqsave(&tp->lock, flags); | |
763 | if (tp->link_ok(ioaddr)) { | |
e1759441 RW |
764 | /* This is to cancel a scheduled suspend if there's one. */ |
765 | pm_request_resume(&tp->pci_dev->dev); | |
1da177e4 | 766 | netif_carrier_on(dev); |
bf82c189 | 767 | netif_info(tp, ifup, dev, "link up\n"); |
b57b7e5a | 768 | } else { |
1da177e4 | 769 | netif_carrier_off(dev); |
bf82c189 | 770 | netif_info(tp, ifdown, dev, "link down\n"); |
e1759441 | 771 | pm_schedule_suspend(&tp->pci_dev->dev, 100); |
b57b7e5a | 772 | } |
1da177e4 LT |
773 | spin_unlock_irqrestore(&tp->lock, flags); |
774 | } | |
775 | ||
e1759441 RW |
776 | #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST) |
777 | ||
778 | static u32 __rtl8169_get_wol(struct rtl8169_private *tp) | |
61a4dcc2 | 779 | { |
61a4dcc2 FR |
780 | void __iomem *ioaddr = tp->mmio_addr; |
781 | u8 options; | |
e1759441 | 782 | u32 wolopts = 0; |
61a4dcc2 FR |
783 | |
784 | options = RTL_R8(Config1); | |
785 | if (!(options & PMEnable)) | |
e1759441 | 786 | return 0; |
61a4dcc2 FR |
787 | |
788 | options = RTL_R8(Config3); | |
789 | if (options & LinkUp) | |
e1759441 | 790 | wolopts |= WAKE_PHY; |
61a4dcc2 | 791 | if (options & MagicPacket) |
e1759441 | 792 | wolopts |= WAKE_MAGIC; |
61a4dcc2 FR |
793 | |
794 | options = RTL_R8(Config5); | |
795 | if (options & UWF) | |
e1759441 | 796 | wolopts |= WAKE_UCAST; |
61a4dcc2 | 797 | if (options & BWF) |
e1759441 | 798 | wolopts |= WAKE_BCAST; |
61a4dcc2 | 799 | if (options & MWF) |
e1759441 | 800 | wolopts |= WAKE_MCAST; |
61a4dcc2 | 801 | |
e1759441 | 802 | return wolopts; |
61a4dcc2 FR |
803 | } |
804 | ||
e1759441 | 805 | static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) |
61a4dcc2 FR |
806 | { |
807 | struct rtl8169_private *tp = netdev_priv(dev); | |
e1759441 RW |
808 | |
809 | spin_lock_irq(&tp->lock); | |
810 | ||
811 | wol->supported = WAKE_ANY; | |
812 | wol->wolopts = __rtl8169_get_wol(tp); | |
813 | ||
814 | spin_unlock_irq(&tp->lock); | |
815 | } | |
816 | ||
817 | static void __rtl8169_set_wol(struct rtl8169_private *tp, u32 wolopts) | |
818 | { | |
61a4dcc2 | 819 | void __iomem *ioaddr = tp->mmio_addr; |
07d3f51f | 820 | unsigned int i; |
350f7596 | 821 | static const struct { |
61a4dcc2 FR |
822 | u32 opt; |
823 | u16 reg; | |
824 | u8 mask; | |
825 | } cfg[] = { | |
826 | { WAKE_ANY, Config1, PMEnable }, | |
827 | { WAKE_PHY, Config3, LinkUp }, | |
828 | { WAKE_MAGIC, Config3, MagicPacket }, | |
829 | { WAKE_UCAST, Config5, UWF }, | |
830 | { WAKE_BCAST, Config5, BWF }, | |
831 | { WAKE_MCAST, Config5, MWF }, | |
832 | { WAKE_ANY, Config5, LanWake } | |
833 | }; | |
834 | ||
61a4dcc2 FR |
835 | RTL_W8(Cfg9346, Cfg9346_Unlock); |
836 | ||
837 | for (i = 0; i < ARRAY_SIZE(cfg); i++) { | |
838 | u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask; | |
e1759441 | 839 | if (wolopts & cfg[i].opt) |
61a4dcc2 FR |
840 | options |= cfg[i].mask; |
841 | RTL_W8(cfg[i].reg, options); | |
842 | } | |
843 | ||
844 | RTL_W8(Cfg9346, Cfg9346_Lock); | |
e1759441 RW |
845 | } |
846 | ||
847 | static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
848 | { | |
849 | struct rtl8169_private *tp = netdev_priv(dev); | |
850 | ||
851 | spin_lock_irq(&tp->lock); | |
61a4dcc2 | 852 | |
f23e7fda FR |
853 | if (wol->wolopts) |
854 | tp->features |= RTL_FEATURE_WOL; | |
855 | else | |
856 | tp->features &= ~RTL_FEATURE_WOL; | |
e1759441 | 857 | __rtl8169_set_wol(tp, wol->wolopts); |
8b76ab39 | 858 | device_set_wakeup_enable(&tp->pci_dev->dev, wol->wolopts); |
61a4dcc2 FR |
859 | |
860 | spin_unlock_irq(&tp->lock); | |
861 | ||
862 | return 0; | |
863 | } | |
864 | ||
1da177e4 LT |
865 | static void rtl8169_get_drvinfo(struct net_device *dev, |
866 | struct ethtool_drvinfo *info) | |
867 | { | |
868 | struct rtl8169_private *tp = netdev_priv(dev); | |
869 | ||
870 | strcpy(info->driver, MODULENAME); | |
871 | strcpy(info->version, RTL8169_VERSION); | |
872 | strcpy(info->bus_info, pci_name(tp->pci_dev)); | |
873 | } | |
874 | ||
875 | static int rtl8169_get_regs_len(struct net_device *dev) | |
876 | { | |
877 | return R8169_REGS_SIZE; | |
878 | } | |
879 | ||
880 | static int rtl8169_set_speed_tbi(struct net_device *dev, | |
881 | u8 autoneg, u16 speed, u8 duplex) | |
882 | { | |
883 | struct rtl8169_private *tp = netdev_priv(dev); | |
884 | void __iomem *ioaddr = tp->mmio_addr; | |
885 | int ret = 0; | |
886 | u32 reg; | |
887 | ||
888 | reg = RTL_R32(TBICSR); | |
889 | if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) && | |
890 | (duplex == DUPLEX_FULL)) { | |
891 | RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart)); | |
892 | } else if (autoneg == AUTONEG_ENABLE) | |
893 | RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart); | |
894 | else { | |
bf82c189 JP |
895 | netif_warn(tp, link, dev, |
896 | "incorrect speed setting refused in TBI mode\n"); | |
1da177e4 LT |
897 | ret = -EOPNOTSUPP; |
898 | } | |
899 | ||
900 | return ret; | |
901 | } | |
902 | ||
903 | static int rtl8169_set_speed_xmii(struct net_device *dev, | |
904 | u8 autoneg, u16 speed, u8 duplex) | |
905 | { | |
906 | struct rtl8169_private *tp = netdev_priv(dev); | |
907 | void __iomem *ioaddr = tp->mmio_addr; | |
3577aa1b | 908 | int giga_ctrl, bmcr; |
1da177e4 LT |
909 | |
910 | if (autoneg == AUTONEG_ENABLE) { | |
3577aa1b | 911 | int auto_nego; |
912 | ||
913 | auto_nego = mdio_read(ioaddr, MII_ADVERTISE); | |
64e4bfb4 FR |
914 | auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL | |
915 | ADVERTISE_100HALF | ADVERTISE_100FULL); | |
3577aa1b | 916 | auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; |
1da177e4 | 917 | |
3577aa1b | 918 | giga_ctrl = mdio_read(ioaddr, MII_CTRL1000); |
919 | giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); | |
bcf0bf90 | 920 | |
3577aa1b | 921 | /* The 8100e/8101e/8102e do Fast Ethernet only. */ |
922 | if ((tp->mac_version != RTL_GIGA_MAC_VER_07) && | |
923 | (tp->mac_version != RTL_GIGA_MAC_VER_08) && | |
924 | (tp->mac_version != RTL_GIGA_MAC_VER_09) && | |
925 | (tp->mac_version != RTL_GIGA_MAC_VER_10) && | |
926 | (tp->mac_version != RTL_GIGA_MAC_VER_13) && | |
927 | (tp->mac_version != RTL_GIGA_MAC_VER_14) && | |
928 | (tp->mac_version != RTL_GIGA_MAC_VER_15) && | |
929 | (tp->mac_version != RTL_GIGA_MAC_VER_16)) { | |
930 | giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; | |
bf82c189 JP |
931 | } else { |
932 | netif_info(tp, link, dev, | |
933 | "PHY does not support 1000Mbps\n"); | |
bcf0bf90 | 934 | } |
1da177e4 | 935 | |
3577aa1b | 936 | bmcr = BMCR_ANENABLE | BMCR_ANRESTART; |
937 | ||
938 | if ((tp->mac_version == RTL_GIGA_MAC_VER_11) || | |
939 | (tp->mac_version == RTL_GIGA_MAC_VER_12) || | |
940 | (tp->mac_version >= RTL_GIGA_MAC_VER_17)) { | |
941 | /* | |
942 | * Wake up the PHY. | |
943 | * Vendor specific (0x1f) and reserved (0x0e) MII | |
944 | * registers. | |
945 | */ | |
946 | mdio_write(ioaddr, 0x1f, 0x0000); | |
947 | mdio_write(ioaddr, 0x0e, 0x0000); | |
948 | } | |
949 | ||
950 | mdio_write(ioaddr, MII_ADVERTISE, auto_nego); | |
951 | mdio_write(ioaddr, MII_CTRL1000, giga_ctrl); | |
952 | } else { | |
953 | giga_ctrl = 0; | |
954 | ||
955 | if (speed == SPEED_10) | |
956 | bmcr = 0; | |
957 | else if (speed == SPEED_100) | |
958 | bmcr = BMCR_SPEED100; | |
959 | else | |
960 | return -EINVAL; | |
961 | ||
962 | if (duplex == DUPLEX_FULL) | |
963 | bmcr |= BMCR_FULLDPLX; | |
623a1593 | 964 | |
2584fbc3 | 965 | mdio_write(ioaddr, 0x1f, 0x0000); |
2584fbc3 RS |
966 | } |
967 | ||
1da177e4 LT |
968 | tp->phy_1000_ctrl_reg = giga_ctrl; |
969 | ||
3577aa1b | 970 | mdio_write(ioaddr, MII_BMCR, bmcr); |
971 | ||
972 | if ((tp->mac_version == RTL_GIGA_MAC_VER_02) || | |
973 | (tp->mac_version == RTL_GIGA_MAC_VER_03)) { | |
974 | if ((speed == SPEED_100) && (autoneg != AUTONEG_ENABLE)) { | |
975 | mdio_write(ioaddr, 0x17, 0x2138); | |
976 | mdio_write(ioaddr, 0x0e, 0x0260); | |
977 | } else { | |
978 | mdio_write(ioaddr, 0x17, 0x2108); | |
979 | mdio_write(ioaddr, 0x0e, 0x0000); | |
980 | } | |
981 | } | |
982 | ||
1da177e4 LT |
983 | return 0; |
984 | } | |
985 | ||
986 | static int rtl8169_set_speed(struct net_device *dev, | |
987 | u8 autoneg, u16 speed, u8 duplex) | |
988 | { | |
989 | struct rtl8169_private *tp = netdev_priv(dev); | |
990 | int ret; | |
991 | ||
992 | ret = tp->set_speed(dev, autoneg, speed, duplex); | |
993 | ||
64e4bfb4 | 994 | if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)) |
1da177e4 LT |
995 | mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT); |
996 | ||
997 | return ret; | |
998 | } | |
999 | ||
1000 | static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
1001 | { | |
1002 | struct rtl8169_private *tp = netdev_priv(dev); | |
1003 | unsigned long flags; | |
1004 | int ret; | |
1005 | ||
1006 | spin_lock_irqsave(&tp->lock, flags); | |
1007 | ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex); | |
1008 | spin_unlock_irqrestore(&tp->lock, flags); | |
5b0384f4 | 1009 | |
1da177e4 LT |
1010 | return ret; |
1011 | } | |
1012 | ||
1013 | static u32 rtl8169_get_rx_csum(struct net_device *dev) | |
1014 | { | |
1015 | struct rtl8169_private *tp = netdev_priv(dev); | |
1016 | ||
1017 | return tp->cp_cmd & RxChkSum; | |
1018 | } | |
1019 | ||
1020 | static int rtl8169_set_rx_csum(struct net_device *dev, u32 data) | |
1021 | { | |
1022 | struct rtl8169_private *tp = netdev_priv(dev); | |
1023 | void __iomem *ioaddr = tp->mmio_addr; | |
1024 | unsigned long flags; | |
1025 | ||
1026 | spin_lock_irqsave(&tp->lock, flags); | |
1027 | ||
1028 | if (data) | |
1029 | tp->cp_cmd |= RxChkSum; | |
1030 | else | |
1031 | tp->cp_cmd &= ~RxChkSum; | |
1032 | ||
1033 | RTL_W16(CPlusCmd, tp->cp_cmd); | |
1034 | RTL_R16(CPlusCmd); | |
1035 | ||
1036 | spin_unlock_irqrestore(&tp->lock, flags); | |
1037 | ||
1038 | return 0; | |
1039 | } | |
1040 | ||
1041 | #ifdef CONFIG_R8169_VLAN | |
1042 | ||
1043 | static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp, | |
1044 | struct sk_buff *skb) | |
1045 | { | |
1046 | return (tp->vlgrp && vlan_tx_tag_present(skb)) ? | |
1047 | TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00; | |
1048 | } | |
1049 | ||
1050 | static void rtl8169_vlan_rx_register(struct net_device *dev, | |
1051 | struct vlan_group *grp) | |
1052 | { | |
1053 | struct rtl8169_private *tp = netdev_priv(dev); | |
1054 | void __iomem *ioaddr = tp->mmio_addr; | |
1055 | unsigned long flags; | |
1056 | ||
1057 | spin_lock_irqsave(&tp->lock, flags); | |
1058 | tp->vlgrp = grp; | |
05af2142 SW |
1059 | /* |
1060 | * Do not disable RxVlan on 8110SCd. | |
1061 | */ | |
1062 | if (tp->vlgrp || (tp->mac_version == RTL_GIGA_MAC_VER_05)) | |
1da177e4 LT |
1063 | tp->cp_cmd |= RxVlan; |
1064 | else | |
1065 | tp->cp_cmd &= ~RxVlan; | |
1066 | RTL_W16(CPlusCmd, tp->cp_cmd); | |
1067 | RTL_R16(CPlusCmd); | |
1068 | spin_unlock_irqrestore(&tp->lock, flags); | |
1069 | } | |
1070 | ||
1da177e4 | 1071 | static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc, |
630b943c | 1072 | struct sk_buff *skb, int polling) |
1da177e4 LT |
1073 | { |
1074 | u32 opts2 = le32_to_cpu(desc->opts2); | |
865c652d | 1075 | struct vlan_group *vlgrp = tp->vlgrp; |
1da177e4 LT |
1076 | int ret; |
1077 | ||
865c652d | 1078 | if (vlgrp && (opts2 & RxVlanTag)) { |
630b943c | 1079 | __vlan_hwaccel_rx(skb, vlgrp, swab16(opts2 & 0xffff), polling); |
1da177e4 LT |
1080 | ret = 0; |
1081 | } else | |
1082 | ret = -1; | |
1083 | desc->opts2 = 0; | |
1084 | return ret; | |
1085 | } | |
1086 | ||
1087 | #else /* !CONFIG_R8169_VLAN */ | |
1088 | ||
1089 | static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp, | |
1090 | struct sk_buff *skb) | |
1091 | { | |
1092 | return 0; | |
1093 | } | |
1094 | ||
1095 | static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc, | |
630b943c | 1096 | struct sk_buff *skb, int polling) |
1da177e4 LT |
1097 | { |
1098 | return -1; | |
1099 | } | |
1100 | ||
1101 | #endif | |
1102 | ||
ccdffb9a | 1103 | static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd) |
1da177e4 LT |
1104 | { |
1105 | struct rtl8169_private *tp = netdev_priv(dev); | |
1106 | void __iomem *ioaddr = tp->mmio_addr; | |
1107 | u32 status; | |
1108 | ||
1109 | cmd->supported = | |
1110 | SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE; | |
1111 | cmd->port = PORT_FIBRE; | |
1112 | cmd->transceiver = XCVR_INTERNAL; | |
1113 | ||
1114 | status = RTL_R32(TBICSR); | |
1115 | cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0; | |
1116 | cmd->autoneg = !!(status & TBINwEnable); | |
1117 | ||
1118 | cmd->speed = SPEED_1000; | |
1119 | cmd->duplex = DUPLEX_FULL; /* Always set */ | |
ccdffb9a FR |
1120 | |
1121 | return 0; | |
1da177e4 LT |
1122 | } |
1123 | ||
ccdffb9a | 1124 | static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd) |
1da177e4 LT |
1125 | { |
1126 | struct rtl8169_private *tp = netdev_priv(dev); | |
ccdffb9a FR |
1127 | |
1128 | return mii_ethtool_gset(&tp->mii, cmd); | |
1da177e4 LT |
1129 | } |
1130 | ||
1131 | static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
1132 | { | |
1133 | struct rtl8169_private *tp = netdev_priv(dev); | |
1134 | unsigned long flags; | |
ccdffb9a | 1135 | int rc; |
1da177e4 LT |
1136 | |
1137 | spin_lock_irqsave(&tp->lock, flags); | |
1138 | ||
ccdffb9a | 1139 | rc = tp->get_settings(dev, cmd); |
1da177e4 LT |
1140 | |
1141 | spin_unlock_irqrestore(&tp->lock, flags); | |
ccdffb9a | 1142 | return rc; |
1da177e4 LT |
1143 | } |
1144 | ||
1145 | static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs, | |
1146 | void *p) | |
1147 | { | |
5b0384f4 FR |
1148 | struct rtl8169_private *tp = netdev_priv(dev); |
1149 | unsigned long flags; | |
1da177e4 | 1150 | |
5b0384f4 FR |
1151 | if (regs->len > R8169_REGS_SIZE) |
1152 | regs->len = R8169_REGS_SIZE; | |
1da177e4 | 1153 | |
5b0384f4 FR |
1154 | spin_lock_irqsave(&tp->lock, flags); |
1155 | memcpy_fromio(p, tp->mmio_addr, regs->len); | |
1156 | spin_unlock_irqrestore(&tp->lock, flags); | |
1da177e4 LT |
1157 | } |
1158 | ||
b57b7e5a SH |
1159 | static u32 rtl8169_get_msglevel(struct net_device *dev) |
1160 | { | |
1161 | struct rtl8169_private *tp = netdev_priv(dev); | |
1162 | ||
1163 | return tp->msg_enable; | |
1164 | } | |
1165 | ||
1166 | static void rtl8169_set_msglevel(struct net_device *dev, u32 value) | |
1167 | { | |
1168 | struct rtl8169_private *tp = netdev_priv(dev); | |
1169 | ||
1170 | tp->msg_enable = value; | |
1171 | } | |
1172 | ||
d4a3a0fc SH |
1173 | static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = { |
1174 | "tx_packets", | |
1175 | "rx_packets", | |
1176 | "tx_errors", | |
1177 | "rx_errors", | |
1178 | "rx_missed", | |
1179 | "align_errors", | |
1180 | "tx_single_collisions", | |
1181 | "tx_multi_collisions", | |
1182 | "unicast", | |
1183 | "broadcast", | |
1184 | "multicast", | |
1185 | "tx_aborted", | |
1186 | "tx_underrun", | |
1187 | }; | |
1188 | ||
b9f2c044 | 1189 | static int rtl8169_get_sset_count(struct net_device *dev, int sset) |
d4a3a0fc | 1190 | { |
b9f2c044 JG |
1191 | switch (sset) { |
1192 | case ETH_SS_STATS: | |
1193 | return ARRAY_SIZE(rtl8169_gstrings); | |
1194 | default: | |
1195 | return -EOPNOTSUPP; | |
1196 | } | |
d4a3a0fc SH |
1197 | } |
1198 | ||
355423d0 | 1199 | static void rtl8169_update_counters(struct net_device *dev) |
d4a3a0fc SH |
1200 | { |
1201 | struct rtl8169_private *tp = netdev_priv(dev); | |
1202 | void __iomem *ioaddr = tp->mmio_addr; | |
1203 | struct rtl8169_counters *counters; | |
1204 | dma_addr_t paddr; | |
1205 | u32 cmd; | |
355423d0 | 1206 | int wait = 1000; |
d4a3a0fc | 1207 | |
355423d0 IV |
1208 | /* |
1209 | * Some chips are unable to dump tally counters when the receiver | |
1210 | * is disabled. | |
1211 | */ | |
1212 | if ((RTL_R8(ChipCmd) & CmdRxEnb) == 0) | |
1213 | return; | |
d4a3a0fc SH |
1214 | |
1215 | counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr); | |
1216 | if (!counters) | |
1217 | return; | |
1218 | ||
1219 | RTL_W32(CounterAddrHigh, (u64)paddr >> 32); | |
284901a9 | 1220 | cmd = (u64)paddr & DMA_BIT_MASK(32); |
d4a3a0fc SH |
1221 | RTL_W32(CounterAddrLow, cmd); |
1222 | RTL_W32(CounterAddrLow, cmd | CounterDump); | |
1223 | ||
355423d0 IV |
1224 | while (wait--) { |
1225 | if ((RTL_R32(CounterAddrLow) & CounterDump) == 0) { | |
1226 | /* copy updated counters */ | |
1227 | memcpy(&tp->counters, counters, sizeof(*counters)); | |
d4a3a0fc | 1228 | break; |
355423d0 IV |
1229 | } |
1230 | udelay(10); | |
d4a3a0fc SH |
1231 | } |
1232 | ||
1233 | RTL_W32(CounterAddrLow, 0); | |
1234 | RTL_W32(CounterAddrHigh, 0); | |
1235 | ||
d4a3a0fc SH |
1236 | pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr); |
1237 | } | |
1238 | ||
355423d0 IV |
1239 | static void rtl8169_get_ethtool_stats(struct net_device *dev, |
1240 | struct ethtool_stats *stats, u64 *data) | |
1241 | { | |
1242 | struct rtl8169_private *tp = netdev_priv(dev); | |
1243 | ||
1244 | ASSERT_RTNL(); | |
1245 | ||
1246 | rtl8169_update_counters(dev); | |
1247 | ||
1248 | data[0] = le64_to_cpu(tp->counters.tx_packets); | |
1249 | data[1] = le64_to_cpu(tp->counters.rx_packets); | |
1250 | data[2] = le64_to_cpu(tp->counters.tx_errors); | |
1251 | data[3] = le32_to_cpu(tp->counters.rx_errors); | |
1252 | data[4] = le16_to_cpu(tp->counters.rx_missed); | |
1253 | data[5] = le16_to_cpu(tp->counters.align_errors); | |
1254 | data[6] = le32_to_cpu(tp->counters.tx_one_collision); | |
1255 | data[7] = le32_to_cpu(tp->counters.tx_multi_collision); | |
1256 | data[8] = le64_to_cpu(tp->counters.rx_unicast); | |
1257 | data[9] = le64_to_cpu(tp->counters.rx_broadcast); | |
1258 | data[10] = le32_to_cpu(tp->counters.rx_multicast); | |
1259 | data[11] = le16_to_cpu(tp->counters.tx_aborted); | |
1260 | data[12] = le16_to_cpu(tp->counters.tx_underun); | |
1261 | } | |
1262 | ||
d4a3a0fc SH |
1263 | static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data) |
1264 | { | |
1265 | switch(stringset) { | |
1266 | case ETH_SS_STATS: | |
1267 | memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings)); | |
1268 | break; | |
1269 | } | |
1270 | } | |
1271 | ||
7282d491 | 1272 | static const struct ethtool_ops rtl8169_ethtool_ops = { |
1da177e4 LT |
1273 | .get_drvinfo = rtl8169_get_drvinfo, |
1274 | .get_regs_len = rtl8169_get_regs_len, | |
1275 | .get_link = ethtool_op_get_link, | |
1276 | .get_settings = rtl8169_get_settings, | |
1277 | .set_settings = rtl8169_set_settings, | |
b57b7e5a SH |
1278 | .get_msglevel = rtl8169_get_msglevel, |
1279 | .set_msglevel = rtl8169_set_msglevel, | |
1da177e4 LT |
1280 | .get_rx_csum = rtl8169_get_rx_csum, |
1281 | .set_rx_csum = rtl8169_set_rx_csum, | |
1da177e4 | 1282 | .set_tx_csum = ethtool_op_set_tx_csum, |
1da177e4 | 1283 | .set_sg = ethtool_op_set_sg, |
1da177e4 LT |
1284 | .set_tso = ethtool_op_set_tso, |
1285 | .get_regs = rtl8169_get_regs, | |
61a4dcc2 FR |
1286 | .get_wol = rtl8169_get_wol, |
1287 | .set_wol = rtl8169_set_wol, | |
d4a3a0fc | 1288 | .get_strings = rtl8169_get_strings, |
b9f2c044 | 1289 | .get_sset_count = rtl8169_get_sset_count, |
d4a3a0fc | 1290 | .get_ethtool_stats = rtl8169_get_ethtool_stats, |
1da177e4 LT |
1291 | }; |
1292 | ||
07d3f51f FR |
1293 | static void rtl8169_get_mac_version(struct rtl8169_private *tp, |
1294 | void __iomem *ioaddr) | |
1da177e4 | 1295 | { |
0e485150 FR |
1296 | /* |
1297 | * The driver currently handles the 8168Bf and the 8168Be identically | |
1298 | * but they can be identified more specifically through the test below | |
1299 | * if needed: | |
1300 | * | |
1301 | * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be | |
0127215c FR |
1302 | * |
1303 | * Same thing for the 8101Eb and the 8101Ec: | |
1304 | * | |
1305 | * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec | |
0e485150 | 1306 | */ |
350f7596 | 1307 | static const struct { |
1da177e4 | 1308 | u32 mask; |
e3cf0cc0 | 1309 | u32 val; |
1da177e4 LT |
1310 | int mac_version; |
1311 | } mac_info[] = { | |
5b538df9 | 1312 | /* 8168D family. */ |
daf9df6d | 1313 | { 0x7cf00000, 0x28300000, RTL_GIGA_MAC_VER_26 }, |
1314 | { 0x7cf00000, 0x28100000, RTL_GIGA_MAC_VER_25 }, | |
1315 | { 0x7c800000, 0x28800000, RTL_GIGA_MAC_VER_27 }, | |
1316 | { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_26 }, | |
5b538df9 | 1317 | |
ef808d50 | 1318 | /* 8168C family. */ |
17c99297 | 1319 | { 0x7cf00000, 0x3cb00000, RTL_GIGA_MAC_VER_24 }, |
ef3386f0 | 1320 | { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23 }, |
ef808d50 | 1321 | { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18 }, |
7f3e3d3a | 1322 | { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24 }, |
e3cf0cc0 FR |
1323 | { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 }, |
1324 | { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 }, | |
197ff761 | 1325 | { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21 }, |
6fb07058 | 1326 | { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22 }, |
ef808d50 | 1327 | { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22 }, |
e3cf0cc0 FR |
1328 | |
1329 | /* 8168B family. */ | |
1330 | { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 }, | |
1331 | { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 }, | |
1332 | { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 }, | |
1333 | { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 }, | |
1334 | ||
1335 | /* 8101 family. */ | |
2857ffb7 FR |
1336 | { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 }, |
1337 | { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 }, | |
1338 | { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 }, | |
1339 | { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 }, | |
1340 | { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 }, | |
1341 | { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 }, | |
e3cf0cc0 | 1342 | { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 }, |
2857ffb7 | 1343 | { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 }, |
e3cf0cc0 | 1344 | { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 }, |
2857ffb7 FR |
1345 | { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 }, |
1346 | { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 }, | |
e3cf0cc0 FR |
1347 | { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 }, |
1348 | /* FIXME: where did these entries come from ? -- FR */ | |
1349 | { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 }, | |
1350 | { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 }, | |
1351 | ||
1352 | /* 8110 family. */ | |
1353 | { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 }, | |
1354 | { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 }, | |
1355 | { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 }, | |
1356 | { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 }, | |
1357 | { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 }, | |
1358 | { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 }, | |
1359 | ||
f21b75e9 JD |
1360 | /* Catch-all */ |
1361 | { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE } | |
1da177e4 LT |
1362 | }, *p = mac_info; |
1363 | u32 reg; | |
1364 | ||
e3cf0cc0 FR |
1365 | reg = RTL_R32(TxConfig); |
1366 | while ((reg & p->mask) != p->val) | |
1da177e4 LT |
1367 | p++; |
1368 | tp->mac_version = p->mac_version; | |
1369 | } | |
1370 | ||
1371 | static void rtl8169_print_mac_version(struct rtl8169_private *tp) | |
1372 | { | |
bcf0bf90 | 1373 | dprintk("mac_version = 0x%02x\n", tp->mac_version); |
1da177e4 LT |
1374 | } |
1375 | ||
867763c1 FR |
1376 | struct phy_reg { |
1377 | u16 reg; | |
1378 | u16 val; | |
1379 | }; | |
1380 | ||
350f7596 | 1381 | static void rtl_phy_write(void __iomem *ioaddr, const struct phy_reg *regs, int len) |
867763c1 FR |
1382 | { |
1383 | while (len-- > 0) { | |
1384 | mdio_write(ioaddr, regs->reg, regs->val); | |
1385 | regs++; | |
1386 | } | |
1387 | } | |
1388 | ||
5615d9f1 | 1389 | static void rtl8169s_hw_phy_config(void __iomem *ioaddr) |
1da177e4 | 1390 | { |
350f7596 | 1391 | static const struct phy_reg phy_reg_init[] = { |
0b9b571d | 1392 | { 0x1f, 0x0001 }, |
1393 | { 0x06, 0x006e }, | |
1394 | { 0x08, 0x0708 }, | |
1395 | { 0x15, 0x4000 }, | |
1396 | { 0x18, 0x65c7 }, | |
1da177e4 | 1397 | |
0b9b571d | 1398 | { 0x1f, 0x0001 }, |
1399 | { 0x03, 0x00a1 }, | |
1400 | { 0x02, 0x0008 }, | |
1401 | { 0x01, 0x0120 }, | |
1402 | { 0x00, 0x1000 }, | |
1403 | { 0x04, 0x0800 }, | |
1404 | { 0x04, 0x0000 }, | |
1da177e4 | 1405 | |
0b9b571d | 1406 | { 0x03, 0xff41 }, |
1407 | { 0x02, 0xdf60 }, | |
1408 | { 0x01, 0x0140 }, | |
1409 | { 0x00, 0x0077 }, | |
1410 | { 0x04, 0x7800 }, | |
1411 | { 0x04, 0x7000 }, | |
1412 | ||
1413 | { 0x03, 0x802f }, | |
1414 | { 0x02, 0x4f02 }, | |
1415 | { 0x01, 0x0409 }, | |
1416 | { 0x00, 0xf0f9 }, | |
1417 | { 0x04, 0x9800 }, | |
1418 | { 0x04, 0x9000 }, | |
1419 | ||
1420 | { 0x03, 0xdf01 }, | |
1421 | { 0x02, 0xdf20 }, | |
1422 | { 0x01, 0xff95 }, | |
1423 | { 0x00, 0xba00 }, | |
1424 | { 0x04, 0xa800 }, | |
1425 | { 0x04, 0xa000 }, | |
1426 | ||
1427 | { 0x03, 0xff41 }, | |
1428 | { 0x02, 0xdf20 }, | |
1429 | { 0x01, 0x0140 }, | |
1430 | { 0x00, 0x00bb }, | |
1431 | { 0x04, 0xb800 }, | |
1432 | { 0x04, 0xb000 }, | |
1433 | ||
1434 | { 0x03, 0xdf41 }, | |
1435 | { 0x02, 0xdc60 }, | |
1436 | { 0x01, 0x6340 }, | |
1437 | { 0x00, 0x007d }, | |
1438 | { 0x04, 0xd800 }, | |
1439 | { 0x04, 0xd000 }, | |
1440 | ||
1441 | { 0x03, 0xdf01 }, | |
1442 | { 0x02, 0xdf20 }, | |
1443 | { 0x01, 0x100a }, | |
1444 | { 0x00, 0xa0ff }, | |
1445 | { 0x04, 0xf800 }, | |
1446 | { 0x04, 0xf000 }, | |
1447 | ||
1448 | { 0x1f, 0x0000 }, | |
1449 | { 0x0b, 0x0000 }, | |
1450 | { 0x00, 0x9200 } | |
1451 | }; | |
1da177e4 | 1452 | |
0b9b571d | 1453 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
1da177e4 LT |
1454 | } |
1455 | ||
5615d9f1 FR |
1456 | static void rtl8169sb_hw_phy_config(void __iomem *ioaddr) |
1457 | { | |
350f7596 | 1458 | static const struct phy_reg phy_reg_init[] = { |
a441d7b6 FR |
1459 | { 0x1f, 0x0002 }, |
1460 | { 0x01, 0x90d0 }, | |
1461 | { 0x1f, 0x0000 } | |
1462 | }; | |
1463 | ||
1464 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
5615d9f1 FR |
1465 | } |
1466 | ||
2e955856 | 1467 | static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private *tp, |
1468 | void __iomem *ioaddr) | |
1469 | { | |
1470 | struct pci_dev *pdev = tp->pci_dev; | |
1471 | u16 vendor_id, device_id; | |
1472 | ||
1473 | pci_read_config_word(pdev, PCI_SUBSYSTEM_VENDOR_ID, &vendor_id); | |
1474 | pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &device_id); | |
1475 | ||
1476 | if ((vendor_id != PCI_VENDOR_ID_GIGABYTE) || (device_id != 0xe000)) | |
1477 | return; | |
1478 | ||
1479 | mdio_write(ioaddr, 0x1f, 0x0001); | |
1480 | mdio_write(ioaddr, 0x10, 0xf01b); | |
1481 | mdio_write(ioaddr, 0x1f, 0x0000); | |
1482 | } | |
1483 | ||
1484 | static void rtl8169scd_hw_phy_config(struct rtl8169_private *tp, | |
1485 | void __iomem *ioaddr) | |
1486 | { | |
350f7596 | 1487 | static const struct phy_reg phy_reg_init[] = { |
2e955856 | 1488 | { 0x1f, 0x0001 }, |
1489 | { 0x04, 0x0000 }, | |
1490 | { 0x03, 0x00a1 }, | |
1491 | { 0x02, 0x0008 }, | |
1492 | { 0x01, 0x0120 }, | |
1493 | { 0x00, 0x1000 }, | |
1494 | { 0x04, 0x0800 }, | |
1495 | { 0x04, 0x9000 }, | |
1496 | { 0x03, 0x802f }, | |
1497 | { 0x02, 0x4f02 }, | |
1498 | { 0x01, 0x0409 }, | |
1499 | { 0x00, 0xf099 }, | |
1500 | { 0x04, 0x9800 }, | |
1501 | { 0x04, 0xa000 }, | |
1502 | { 0x03, 0xdf01 }, | |
1503 | { 0x02, 0xdf20 }, | |
1504 | { 0x01, 0xff95 }, | |
1505 | { 0x00, 0xba00 }, | |
1506 | { 0x04, 0xa800 }, | |
1507 | { 0x04, 0xf000 }, | |
1508 | { 0x03, 0xdf01 }, | |
1509 | { 0x02, 0xdf20 }, | |
1510 | { 0x01, 0x101a }, | |
1511 | { 0x00, 0xa0ff }, | |
1512 | { 0x04, 0xf800 }, | |
1513 | { 0x04, 0x0000 }, | |
1514 | { 0x1f, 0x0000 }, | |
1515 | ||
1516 | { 0x1f, 0x0001 }, | |
1517 | { 0x10, 0xf41b }, | |
1518 | { 0x14, 0xfb54 }, | |
1519 | { 0x18, 0xf5c7 }, | |
1520 | { 0x1f, 0x0000 }, | |
1521 | ||
1522 | { 0x1f, 0x0001 }, | |
1523 | { 0x17, 0x0cc0 }, | |
1524 | { 0x1f, 0x0000 } | |
1525 | }; | |
1526 | ||
1527 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1528 | ||
1529 | rtl8169scd_hw_phy_config_quirk(tp, ioaddr); | |
1530 | } | |
1531 | ||
8c7006aa | 1532 | static void rtl8169sce_hw_phy_config(void __iomem *ioaddr) |
1533 | { | |
350f7596 | 1534 | static const struct phy_reg phy_reg_init[] = { |
8c7006aa | 1535 | { 0x1f, 0x0001 }, |
1536 | { 0x04, 0x0000 }, | |
1537 | { 0x03, 0x00a1 }, | |
1538 | { 0x02, 0x0008 }, | |
1539 | { 0x01, 0x0120 }, | |
1540 | { 0x00, 0x1000 }, | |
1541 | { 0x04, 0x0800 }, | |
1542 | { 0x04, 0x9000 }, | |
1543 | { 0x03, 0x802f }, | |
1544 | { 0x02, 0x4f02 }, | |
1545 | { 0x01, 0x0409 }, | |
1546 | { 0x00, 0xf099 }, | |
1547 | { 0x04, 0x9800 }, | |
1548 | { 0x04, 0xa000 }, | |
1549 | { 0x03, 0xdf01 }, | |
1550 | { 0x02, 0xdf20 }, | |
1551 | { 0x01, 0xff95 }, | |
1552 | { 0x00, 0xba00 }, | |
1553 | { 0x04, 0xa800 }, | |
1554 | { 0x04, 0xf000 }, | |
1555 | { 0x03, 0xdf01 }, | |
1556 | { 0x02, 0xdf20 }, | |
1557 | { 0x01, 0x101a }, | |
1558 | { 0x00, 0xa0ff }, | |
1559 | { 0x04, 0xf800 }, | |
1560 | { 0x04, 0x0000 }, | |
1561 | { 0x1f, 0x0000 }, | |
1562 | ||
1563 | { 0x1f, 0x0001 }, | |
1564 | { 0x0b, 0x8480 }, | |
1565 | { 0x1f, 0x0000 }, | |
1566 | ||
1567 | { 0x1f, 0x0001 }, | |
1568 | { 0x18, 0x67c7 }, | |
1569 | { 0x04, 0x2000 }, | |
1570 | { 0x03, 0x002f }, | |
1571 | { 0x02, 0x4360 }, | |
1572 | { 0x01, 0x0109 }, | |
1573 | { 0x00, 0x3022 }, | |
1574 | { 0x04, 0x2800 }, | |
1575 | { 0x1f, 0x0000 }, | |
1576 | ||
1577 | { 0x1f, 0x0001 }, | |
1578 | { 0x17, 0x0cc0 }, | |
1579 | { 0x1f, 0x0000 } | |
1580 | }; | |
1581 | ||
1582 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1583 | } | |
1584 | ||
236b8082 FR |
1585 | static void rtl8168bb_hw_phy_config(void __iomem *ioaddr) |
1586 | { | |
350f7596 | 1587 | static const struct phy_reg phy_reg_init[] = { |
236b8082 FR |
1588 | { 0x10, 0xf41b }, |
1589 | { 0x1f, 0x0000 } | |
1590 | }; | |
1591 | ||
1592 | mdio_write(ioaddr, 0x1f, 0x0001); | |
1593 | mdio_patch(ioaddr, 0x16, 1 << 0); | |
1594 | ||
1595 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1596 | } | |
1597 | ||
1598 | static void rtl8168bef_hw_phy_config(void __iomem *ioaddr) | |
1599 | { | |
350f7596 | 1600 | static const struct phy_reg phy_reg_init[] = { |
236b8082 FR |
1601 | { 0x1f, 0x0001 }, |
1602 | { 0x10, 0xf41b }, | |
1603 | { 0x1f, 0x0000 } | |
1604 | }; | |
1605 | ||
1606 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1607 | } | |
1608 | ||
ef3386f0 | 1609 | static void rtl8168cp_1_hw_phy_config(void __iomem *ioaddr) |
867763c1 | 1610 | { |
350f7596 | 1611 | static const struct phy_reg phy_reg_init[] = { |
867763c1 FR |
1612 | { 0x1f, 0x0000 }, |
1613 | { 0x1d, 0x0f00 }, | |
1614 | { 0x1f, 0x0002 }, | |
1615 | { 0x0c, 0x1ec8 }, | |
1616 | { 0x1f, 0x0000 } | |
1617 | }; | |
1618 | ||
1619 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1620 | } | |
1621 | ||
ef3386f0 FR |
1622 | static void rtl8168cp_2_hw_phy_config(void __iomem *ioaddr) |
1623 | { | |
350f7596 | 1624 | static const struct phy_reg phy_reg_init[] = { |
ef3386f0 FR |
1625 | { 0x1f, 0x0001 }, |
1626 | { 0x1d, 0x3d98 }, | |
1627 | { 0x1f, 0x0000 } | |
1628 | }; | |
1629 | ||
1630 | mdio_write(ioaddr, 0x1f, 0x0000); | |
1631 | mdio_patch(ioaddr, 0x14, 1 << 5); | |
1632 | mdio_patch(ioaddr, 0x0d, 1 << 5); | |
1633 | ||
1634 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1635 | } | |
1636 | ||
219a1e9d | 1637 | static void rtl8168c_1_hw_phy_config(void __iomem *ioaddr) |
867763c1 | 1638 | { |
350f7596 | 1639 | static const struct phy_reg phy_reg_init[] = { |
a3f80671 FR |
1640 | { 0x1f, 0x0001 }, |
1641 | { 0x12, 0x2300 }, | |
867763c1 FR |
1642 | { 0x1f, 0x0002 }, |
1643 | { 0x00, 0x88d4 }, | |
1644 | { 0x01, 0x82b1 }, | |
1645 | { 0x03, 0x7002 }, | |
1646 | { 0x08, 0x9e30 }, | |
1647 | { 0x09, 0x01f0 }, | |
1648 | { 0x0a, 0x5500 }, | |
1649 | { 0x0c, 0x00c8 }, | |
1650 | { 0x1f, 0x0003 }, | |
1651 | { 0x12, 0xc096 }, | |
1652 | { 0x16, 0x000a }, | |
f50d4275 FR |
1653 | { 0x1f, 0x0000 }, |
1654 | { 0x1f, 0x0000 }, | |
1655 | { 0x09, 0x2000 }, | |
1656 | { 0x09, 0x0000 } | |
867763c1 FR |
1657 | }; |
1658 | ||
1659 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
f50d4275 FR |
1660 | |
1661 | mdio_patch(ioaddr, 0x14, 1 << 5); | |
1662 | mdio_patch(ioaddr, 0x0d, 1 << 5); | |
1663 | mdio_write(ioaddr, 0x1f, 0x0000); | |
867763c1 FR |
1664 | } |
1665 | ||
219a1e9d | 1666 | static void rtl8168c_2_hw_phy_config(void __iomem *ioaddr) |
7da97ec9 | 1667 | { |
350f7596 | 1668 | static const struct phy_reg phy_reg_init[] = { |
f50d4275 | 1669 | { 0x1f, 0x0001 }, |
7da97ec9 | 1670 | { 0x12, 0x2300 }, |
f50d4275 FR |
1671 | { 0x03, 0x802f }, |
1672 | { 0x02, 0x4f02 }, | |
1673 | { 0x01, 0x0409 }, | |
1674 | { 0x00, 0xf099 }, | |
1675 | { 0x04, 0x9800 }, | |
1676 | { 0x04, 0x9000 }, | |
1677 | { 0x1d, 0x3d98 }, | |
7da97ec9 FR |
1678 | { 0x1f, 0x0002 }, |
1679 | { 0x0c, 0x7eb8 }, | |
f50d4275 FR |
1680 | { 0x06, 0x0761 }, |
1681 | { 0x1f, 0x0003 }, | |
1682 | { 0x16, 0x0f0a }, | |
7da97ec9 FR |
1683 | { 0x1f, 0x0000 } |
1684 | }; | |
1685 | ||
1686 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
f50d4275 FR |
1687 | |
1688 | mdio_patch(ioaddr, 0x16, 1 << 0); | |
1689 | mdio_patch(ioaddr, 0x14, 1 << 5); | |
1690 | mdio_patch(ioaddr, 0x0d, 1 << 5); | |
1691 | mdio_write(ioaddr, 0x1f, 0x0000); | |
7da97ec9 FR |
1692 | } |
1693 | ||
197ff761 FR |
1694 | static void rtl8168c_3_hw_phy_config(void __iomem *ioaddr) |
1695 | { | |
350f7596 | 1696 | static const struct phy_reg phy_reg_init[] = { |
197ff761 FR |
1697 | { 0x1f, 0x0001 }, |
1698 | { 0x12, 0x2300 }, | |
1699 | { 0x1d, 0x3d98 }, | |
1700 | { 0x1f, 0x0002 }, | |
1701 | { 0x0c, 0x7eb8 }, | |
1702 | { 0x06, 0x5461 }, | |
1703 | { 0x1f, 0x0003 }, | |
1704 | { 0x16, 0x0f0a }, | |
1705 | { 0x1f, 0x0000 } | |
1706 | }; | |
1707 | ||
1708 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
1709 | ||
1710 | mdio_patch(ioaddr, 0x16, 1 << 0); | |
1711 | mdio_patch(ioaddr, 0x14, 1 << 5); | |
1712 | mdio_patch(ioaddr, 0x0d, 1 << 5); | |
1713 | mdio_write(ioaddr, 0x1f, 0x0000); | |
1714 | } | |
1715 | ||
6fb07058 FR |
1716 | static void rtl8168c_4_hw_phy_config(void __iomem *ioaddr) |
1717 | { | |
1718 | rtl8168c_3_hw_phy_config(ioaddr); | |
1719 | } | |
1720 | ||
daf9df6d | 1721 | static void rtl8168d_1_hw_phy_config(void __iomem *ioaddr) |
5b538df9 | 1722 | { |
350f7596 | 1723 | static const struct phy_reg phy_reg_init_0[] = { |
5b538df9 | 1724 | { 0x1f, 0x0001 }, |
daf9df6d | 1725 | { 0x06, 0x4064 }, |
1726 | { 0x07, 0x2863 }, | |
1727 | { 0x08, 0x059c }, | |
1728 | { 0x09, 0x26b4 }, | |
1729 | { 0x0a, 0x6a19 }, | |
1730 | { 0x0b, 0xdcc8 }, | |
1731 | { 0x10, 0xf06d }, | |
1732 | { 0x14, 0x7f68 }, | |
1733 | { 0x18, 0x7fd9 }, | |
1734 | { 0x1c, 0xf0ff }, | |
1735 | { 0x1d, 0x3d9c }, | |
5b538df9 | 1736 | { 0x1f, 0x0003 }, |
daf9df6d | 1737 | { 0x12, 0xf49f }, |
1738 | { 0x13, 0x070b }, | |
1739 | { 0x1a, 0x05ad }, | |
1740 | { 0x14, 0x94c0 } | |
1741 | }; | |
350f7596 | 1742 | static const struct phy_reg phy_reg_init_1[] = { |
5b538df9 | 1743 | { 0x1f, 0x0002 }, |
daf9df6d | 1744 | { 0x06, 0x5561 }, |
1745 | { 0x1f, 0x0005 }, | |
1746 | { 0x05, 0x8332 }, | |
1747 | { 0x06, 0x5561 } | |
1748 | }; | |
350f7596 | 1749 | static const struct phy_reg phy_reg_init_2[] = { |
daf9df6d | 1750 | { 0x1f, 0x0005 }, |
1751 | { 0x05, 0xffc2 }, | |
1752 | { 0x1f, 0x0005 }, | |
1753 | { 0x05, 0x8000 }, | |
1754 | { 0x06, 0xf8f9 }, | |
1755 | { 0x06, 0xfaef }, | |
1756 | { 0x06, 0x59ee }, | |
1757 | { 0x06, 0xf8ea }, | |
1758 | { 0x06, 0x00ee }, | |
1759 | { 0x06, 0xf8eb }, | |
1760 | { 0x06, 0x00e0 }, | |
1761 | { 0x06, 0xf87c }, | |
1762 | { 0x06, 0xe1f8 }, | |
1763 | { 0x06, 0x7d59 }, | |
1764 | { 0x06, 0x0fef }, | |
1765 | { 0x06, 0x0139 }, | |
1766 | { 0x06, 0x029e }, | |
1767 | { 0x06, 0x06ef }, | |
1768 | { 0x06, 0x1039 }, | |
1769 | { 0x06, 0x089f }, | |
1770 | { 0x06, 0x2aee }, | |
1771 | { 0x06, 0xf8ea }, | |
1772 | { 0x06, 0x00ee }, | |
1773 | { 0x06, 0xf8eb }, | |
1774 | { 0x06, 0x01e0 }, | |
1775 | { 0x06, 0xf87c }, | |
1776 | { 0x06, 0xe1f8 }, | |
1777 | { 0x06, 0x7d58 }, | |
1778 | { 0x06, 0x409e }, | |
1779 | { 0x06, 0x0f39 }, | |
1780 | { 0x06, 0x46aa }, | |
1781 | { 0x06, 0x0bbf }, | |
1782 | { 0x06, 0x8290 }, | |
1783 | { 0x06, 0xd682 }, | |
1784 | { 0x06, 0x9802 }, | |
1785 | { 0x06, 0x014f }, | |
1786 | { 0x06, 0xae09 }, | |
1787 | { 0x06, 0xbf82 }, | |
1788 | { 0x06, 0x98d6 }, | |
1789 | { 0x06, 0x82a0 }, | |
1790 | { 0x06, 0x0201 }, | |
1791 | { 0x06, 0x4fef }, | |
1792 | { 0x06, 0x95fe }, | |
1793 | { 0x06, 0xfdfc }, | |
1794 | { 0x06, 0x05f8 }, | |
1795 | { 0x06, 0xf9fa }, | |
1796 | { 0x06, 0xeef8 }, | |
1797 | { 0x06, 0xea00 }, | |
1798 | { 0x06, 0xeef8 }, | |
1799 | { 0x06, 0xeb00 }, | |
1800 | { 0x06, 0xe2f8 }, | |
1801 | { 0x06, 0x7ce3 }, | |
1802 | { 0x06, 0xf87d }, | |
1803 | { 0x06, 0xa511 }, | |
1804 | { 0x06, 0x1112 }, | |
1805 | { 0x06, 0xd240 }, | |
1806 | { 0x06, 0xd644 }, | |
1807 | { 0x06, 0x4402 }, | |
1808 | { 0x06, 0x8217 }, | |
1809 | { 0x06, 0xd2a0 }, | |
1810 | { 0x06, 0xd6aa }, | |
1811 | { 0x06, 0xaa02 }, | |
1812 | { 0x06, 0x8217 }, | |
1813 | { 0x06, 0xae0f }, | |
1814 | { 0x06, 0xa544 }, | |
1815 | { 0x06, 0x4402 }, | |
1816 | { 0x06, 0xae4d }, | |
1817 | { 0x06, 0xa5aa }, | |
1818 | { 0x06, 0xaa02 }, | |
1819 | { 0x06, 0xae47 }, | |
1820 | { 0x06, 0xaf82 }, | |
1821 | { 0x06, 0x13ee }, | |
1822 | { 0x06, 0x834e }, | |
1823 | { 0x06, 0x00ee }, | |
1824 | { 0x06, 0x834d }, | |
1825 | { 0x06, 0x0fee }, | |
1826 | { 0x06, 0x834c }, | |
1827 | { 0x06, 0x0fee }, | |
1828 | { 0x06, 0x834f }, | |
1829 | { 0x06, 0x00ee }, | |
1830 | { 0x06, 0x8351 }, | |
1831 | { 0x06, 0x00ee }, | |
1832 | { 0x06, 0x834a }, | |
1833 | { 0x06, 0xffee }, | |
1834 | { 0x06, 0x834b }, | |
1835 | { 0x06, 0xffe0 }, | |
1836 | { 0x06, 0x8330 }, | |
1837 | { 0x06, 0xe183 }, | |
1838 | { 0x06, 0x3158 }, | |
1839 | { 0x06, 0xfee4 }, | |
1840 | { 0x06, 0xf88a }, | |
1841 | { 0x06, 0xe5f8 }, | |
1842 | { 0x06, 0x8be0 }, | |
1843 | { 0x06, 0x8332 }, | |
1844 | { 0x06, 0xe183 }, | |
1845 | { 0x06, 0x3359 }, | |
1846 | { 0x06, 0x0fe2 }, | |
1847 | { 0x06, 0x834d }, | |
1848 | { 0x06, 0x0c24 }, | |
1849 | { 0x06, 0x5af0 }, | |
1850 | { 0x06, 0x1e12 }, | |
1851 | { 0x06, 0xe4f8 }, | |
1852 | { 0x06, 0x8ce5 }, | |
1853 | { 0x06, 0xf88d }, | |
1854 | { 0x06, 0xaf82 }, | |
1855 | { 0x06, 0x13e0 }, | |
1856 | { 0x06, 0x834f }, | |
1857 | { 0x06, 0x10e4 }, | |
1858 | { 0x06, 0x834f }, | |
1859 | { 0x06, 0xe083 }, | |
1860 | { 0x06, 0x4e78 }, | |
1861 | { 0x06, 0x009f }, | |
1862 | { 0x06, 0x0ae0 }, | |
1863 | { 0x06, 0x834f }, | |
1864 | { 0x06, 0xa010 }, | |
1865 | { 0x06, 0xa5ee }, | |
1866 | { 0x06, 0x834e }, | |
1867 | { 0x06, 0x01e0 }, | |
1868 | { 0x06, 0x834e }, | |
1869 | { 0x06, 0x7805 }, | |
1870 | { 0x06, 0x9e9a }, | |
1871 | { 0x06, 0xe083 }, | |
1872 | { 0x06, 0x4e78 }, | |
1873 | { 0x06, 0x049e }, | |
1874 | { 0x06, 0x10e0 }, | |
1875 | { 0x06, 0x834e }, | |
1876 | { 0x06, 0x7803 }, | |
1877 | { 0x06, 0x9e0f }, | |
1878 | { 0x06, 0xe083 }, | |
1879 | { 0x06, 0x4e78 }, | |
1880 | { 0x06, 0x019e }, | |
1881 | { 0x06, 0x05ae }, | |
1882 | { 0x06, 0x0caf }, | |
1883 | { 0x06, 0x81f8 }, | |
1884 | { 0x06, 0xaf81 }, | |
1885 | { 0x06, 0xa3af }, | |
1886 | { 0x06, 0x81dc }, | |
1887 | { 0x06, 0xaf82 }, | |
1888 | { 0x06, 0x13ee }, | |
1889 | { 0x06, 0x8348 }, | |
1890 | { 0x06, 0x00ee }, | |
1891 | { 0x06, 0x8349 }, | |
1892 | { 0x06, 0x00e0 }, | |
1893 | { 0x06, 0x8351 }, | |
1894 | { 0x06, 0x10e4 }, | |
1895 | { 0x06, 0x8351 }, | |
1896 | { 0x06, 0x5801 }, | |
1897 | { 0x06, 0x9fea }, | |
1898 | { 0x06, 0xd000 }, | |
1899 | { 0x06, 0xd180 }, | |
1900 | { 0x06, 0x1f66 }, | |
1901 | { 0x06, 0xe2f8 }, | |
1902 | { 0x06, 0xeae3 }, | |
1903 | { 0x06, 0xf8eb }, | |
1904 | { 0x06, 0x5af8 }, | |
1905 | { 0x06, 0x1e20 }, | |
1906 | { 0x06, 0xe6f8 }, | |
1907 | { 0x06, 0xeae5 }, | |
1908 | { 0x06, 0xf8eb }, | |
1909 | { 0x06, 0xd302 }, | |
1910 | { 0x06, 0xb3fe }, | |
1911 | { 0x06, 0xe2f8 }, | |
1912 | { 0x06, 0x7cef }, | |
1913 | { 0x06, 0x325b }, | |
1914 | { 0x06, 0x80e3 }, | |
1915 | { 0x06, 0xf87d }, | |
1916 | { 0x06, 0x9e03 }, | |
1917 | { 0x06, 0x7dff }, | |
1918 | { 0x06, 0xff0d }, | |
1919 | { 0x06, 0x581c }, | |
1920 | { 0x06, 0x551a }, | |
1921 | { 0x06, 0x6511 }, | |
1922 | { 0x06, 0xa190 }, | |
1923 | { 0x06, 0xd3e2 }, | |
1924 | { 0x06, 0x8348 }, | |
1925 | { 0x06, 0xe383 }, | |
1926 | { 0x06, 0x491b }, | |
1927 | { 0x06, 0x56ab }, | |
1928 | { 0x06, 0x08ef }, | |
1929 | { 0x06, 0x56e6 }, | |
1930 | { 0x06, 0x8348 }, | |
1931 | { 0x06, 0xe783 }, | |
1932 | { 0x06, 0x4910 }, | |
1933 | { 0x06, 0xd180 }, | |
1934 | { 0x06, 0x1f66 }, | |
1935 | { 0x06, 0xa004 }, | |
1936 | { 0x06, 0xb9e2 }, | |
1937 | { 0x06, 0x8348 }, | |
1938 | { 0x06, 0xe383 }, | |
1939 | { 0x06, 0x49ef }, | |
1940 | { 0x06, 0x65e2 }, | |
1941 | { 0x06, 0x834a }, | |
1942 | { 0x06, 0xe383 }, | |
1943 | { 0x06, 0x4b1b }, | |
1944 | { 0x06, 0x56aa }, | |
1945 | { 0x06, 0x0eef }, | |
1946 | { 0x06, 0x56e6 }, | |
1947 | { 0x06, 0x834a }, | |
1948 | { 0x06, 0xe783 }, | |
1949 | { 0x06, 0x4be2 }, | |
1950 | { 0x06, 0x834d }, | |
1951 | { 0x06, 0xe683 }, | |
1952 | { 0x06, 0x4ce0 }, | |
1953 | { 0x06, 0x834d }, | |
1954 | { 0x06, 0xa000 }, | |
1955 | { 0x06, 0x0caf }, | |
1956 | { 0x06, 0x81dc }, | |
1957 | { 0x06, 0xe083 }, | |
1958 | { 0x06, 0x4d10 }, | |
1959 | { 0x06, 0xe483 }, | |
1960 | { 0x06, 0x4dae }, | |
1961 | { 0x06, 0x0480 }, | |
1962 | { 0x06, 0xe483 }, | |
1963 | { 0x06, 0x4de0 }, | |
1964 | { 0x06, 0x834e }, | |
1965 | { 0x06, 0x7803 }, | |
1966 | { 0x06, 0x9e0b }, | |
1967 | { 0x06, 0xe083 }, | |
1968 | { 0x06, 0x4e78 }, | |
1969 | { 0x06, 0x049e }, | |
1970 | { 0x06, 0x04ee }, | |
1971 | { 0x06, 0x834e }, | |
1972 | { 0x06, 0x02e0 }, | |
1973 | { 0x06, 0x8332 }, | |
1974 | { 0x06, 0xe183 }, | |
1975 | { 0x06, 0x3359 }, | |
1976 | { 0x06, 0x0fe2 }, | |
1977 | { 0x06, 0x834d }, | |
1978 | { 0x06, 0x0c24 }, | |
1979 | { 0x06, 0x5af0 }, | |
1980 | { 0x06, 0x1e12 }, | |
1981 | { 0x06, 0xe4f8 }, | |
1982 | { 0x06, 0x8ce5 }, | |
1983 | { 0x06, 0xf88d }, | |
1984 | { 0x06, 0xe083 }, | |
1985 | { 0x06, 0x30e1 }, | |
1986 | { 0x06, 0x8331 }, | |
1987 | { 0x06, 0x6801 }, | |
1988 | { 0x06, 0xe4f8 }, | |
1989 | { 0x06, 0x8ae5 }, | |
1990 | { 0x06, 0xf88b }, | |
1991 | { 0x06, 0xae37 }, | |
1992 | { 0x06, 0xee83 }, | |
1993 | { 0x06, 0x4e03 }, | |
1994 | { 0x06, 0xe083 }, | |
1995 | { 0x06, 0x4ce1 }, | |
1996 | { 0x06, 0x834d }, | |
1997 | { 0x06, 0x1b01 }, | |
1998 | { 0x06, 0x9e04 }, | |
1999 | { 0x06, 0xaaa1 }, | |
2000 | { 0x06, 0xaea8 }, | |
2001 | { 0x06, 0xee83 }, | |
2002 | { 0x06, 0x4e04 }, | |
2003 | { 0x06, 0xee83 }, | |
2004 | { 0x06, 0x4f00 }, | |
2005 | { 0x06, 0xaeab }, | |
2006 | { 0x06, 0xe083 }, | |
2007 | { 0x06, 0x4f78 }, | |
2008 | { 0x06, 0x039f }, | |
2009 | { 0x06, 0x14ee }, | |
2010 | { 0x06, 0x834e }, | |
2011 | { 0x06, 0x05d2 }, | |
2012 | { 0x06, 0x40d6 }, | |
2013 | { 0x06, 0x5554 }, | |
2014 | { 0x06, 0x0282 }, | |
2015 | { 0x06, 0x17d2 }, | |
2016 | { 0x06, 0xa0d6 }, | |
2017 | { 0x06, 0xba00 }, | |
2018 | { 0x06, 0x0282 }, | |
2019 | { 0x06, 0x17fe }, | |
2020 | { 0x06, 0xfdfc }, | |
2021 | { 0x06, 0x05f8 }, | |
2022 | { 0x06, 0xe0f8 }, | |
2023 | { 0x06, 0x60e1 }, | |
2024 | { 0x06, 0xf861 }, | |
2025 | { 0x06, 0x6802 }, | |
2026 | { 0x06, 0xe4f8 }, | |
2027 | { 0x06, 0x60e5 }, | |
2028 | { 0x06, 0xf861 }, | |
2029 | { 0x06, 0xe0f8 }, | |
2030 | { 0x06, 0x48e1 }, | |
2031 | { 0x06, 0xf849 }, | |
2032 | { 0x06, 0x580f }, | |
2033 | { 0x06, 0x1e02 }, | |
2034 | { 0x06, 0xe4f8 }, | |
2035 | { 0x06, 0x48e5 }, | |
2036 | { 0x06, 0xf849 }, | |
2037 | { 0x06, 0xd000 }, | |
2038 | { 0x06, 0x0282 }, | |
2039 | { 0x06, 0x5bbf }, | |
2040 | { 0x06, 0x8350 }, | |
2041 | { 0x06, 0xef46 }, | |
2042 | { 0x06, 0xdc19 }, | |
2043 | { 0x06, 0xddd0 }, | |
2044 | { 0x06, 0x0102 }, | |
2045 | { 0x06, 0x825b }, | |
2046 | { 0x06, 0x0282 }, | |
2047 | { 0x06, 0x77e0 }, | |
2048 | { 0x06, 0xf860 }, | |
2049 | { 0x06, 0xe1f8 }, | |
2050 | { 0x06, 0x6158 }, | |
2051 | { 0x06, 0xfde4 }, | |
2052 | { 0x06, 0xf860 }, | |
2053 | { 0x06, 0xe5f8 }, | |
2054 | { 0x06, 0x61fc }, | |
2055 | { 0x06, 0x04f9 }, | |
2056 | { 0x06, 0xfafb }, | |
2057 | { 0x06, 0xc6bf }, | |
2058 | { 0x06, 0xf840 }, | |
2059 | { 0x06, 0xbe83 }, | |
2060 | { 0x06, 0x50a0 }, | |
2061 | { 0x06, 0x0101 }, | |
2062 | { 0x06, 0x071b }, | |
2063 | { 0x06, 0x89cf }, | |
2064 | { 0x06, 0xd208 }, | |
2065 | { 0x06, 0xebdb }, | |
2066 | { 0x06, 0x19b2 }, | |
2067 | { 0x06, 0xfbff }, | |
2068 | { 0x06, 0xfefd }, | |
2069 | { 0x06, 0x04f8 }, | |
2070 | { 0x06, 0xe0f8 }, | |
2071 | { 0x06, 0x48e1 }, | |
2072 | { 0x06, 0xf849 }, | |
2073 | { 0x06, 0x6808 }, | |
2074 | { 0x06, 0xe4f8 }, | |
2075 | { 0x06, 0x48e5 }, | |
2076 | { 0x06, 0xf849 }, | |
2077 | { 0x06, 0x58f7 }, | |
2078 | { 0x06, 0xe4f8 }, | |
2079 | { 0x06, 0x48e5 }, | |
2080 | { 0x06, 0xf849 }, | |
2081 | { 0x06, 0xfc04 }, | |
2082 | { 0x06, 0x4d20 }, | |
2083 | { 0x06, 0x0002 }, | |
2084 | { 0x06, 0x4e22 }, | |
2085 | { 0x06, 0x0002 }, | |
2086 | { 0x06, 0x4ddf }, | |
2087 | { 0x06, 0xff01 }, | |
2088 | { 0x06, 0x4edd }, | |
2089 | { 0x06, 0xff01 }, | |
2090 | { 0x05, 0x83d4 }, | |
2091 | { 0x06, 0x8000 }, | |
2092 | { 0x05, 0x83d8 }, | |
2093 | { 0x06, 0x8051 }, | |
2094 | { 0x02, 0x6010 }, | |
2095 | { 0x03, 0xdc00 }, | |
2096 | { 0x05, 0xfff6 }, | |
2097 | { 0x06, 0x00fc }, | |
5b538df9 | 2098 | { 0x1f, 0x0000 }, |
daf9df6d | 2099 | |
5b538df9 | 2100 | { 0x1f, 0x0000 }, |
daf9df6d | 2101 | { 0x0d, 0xf880 }, |
2102 | { 0x1f, 0x0000 } | |
2103 | }; | |
2104 | ||
2105 | rtl_phy_write(ioaddr, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0)); | |
2106 | ||
2107 | mdio_write(ioaddr, 0x1f, 0x0002); | |
2108 | mdio_plus_minus(ioaddr, 0x0b, 0x0010, 0x00ef); | |
2109 | mdio_plus_minus(ioaddr, 0x0c, 0xa200, 0x5d00); | |
2110 | ||
2111 | rtl_phy_write(ioaddr, phy_reg_init_1, ARRAY_SIZE(phy_reg_init_1)); | |
2112 | ||
2113 | if (rtl8168d_efuse_read(ioaddr, 0x01) == 0xb1) { | |
350f7596 | 2114 | static const struct phy_reg phy_reg_init[] = { |
daf9df6d | 2115 | { 0x1f, 0x0002 }, |
2116 | { 0x05, 0x669a }, | |
2117 | { 0x1f, 0x0005 }, | |
2118 | { 0x05, 0x8330 }, | |
2119 | { 0x06, 0x669a }, | |
2120 | { 0x1f, 0x0002 } | |
2121 | }; | |
2122 | int val; | |
2123 | ||
2124 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
2125 | ||
2126 | val = mdio_read(ioaddr, 0x0d); | |
2127 | ||
2128 | if ((val & 0x00ff) != 0x006c) { | |
350f7596 | 2129 | static const u32 set[] = { |
daf9df6d | 2130 | 0x0065, 0x0066, 0x0067, 0x0068, |
2131 | 0x0069, 0x006a, 0x006b, 0x006c | |
2132 | }; | |
2133 | int i; | |
2134 | ||
2135 | mdio_write(ioaddr, 0x1f, 0x0002); | |
2136 | ||
2137 | val &= 0xff00; | |
2138 | for (i = 0; i < ARRAY_SIZE(set); i++) | |
2139 | mdio_write(ioaddr, 0x0d, val | set[i]); | |
2140 | } | |
2141 | } else { | |
350f7596 | 2142 | static const struct phy_reg phy_reg_init[] = { |
daf9df6d | 2143 | { 0x1f, 0x0002 }, |
2144 | { 0x05, 0x6662 }, | |
2145 | { 0x1f, 0x0005 }, | |
2146 | { 0x05, 0x8330 }, | |
2147 | { 0x06, 0x6662 } | |
2148 | }; | |
2149 | ||
2150 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
2151 | } | |
2152 | ||
2153 | mdio_write(ioaddr, 0x1f, 0x0002); | |
2154 | mdio_patch(ioaddr, 0x0d, 0x0300); | |
2155 | mdio_patch(ioaddr, 0x0f, 0x0010); | |
2156 | ||
2157 | mdio_write(ioaddr, 0x1f, 0x0002); | |
2158 | mdio_plus_minus(ioaddr, 0x02, 0x0100, 0x0600); | |
2159 | mdio_plus_minus(ioaddr, 0x03, 0x0000, 0xe000); | |
2160 | ||
2161 | rtl_phy_write(ioaddr, phy_reg_init_2, ARRAY_SIZE(phy_reg_init_2)); | |
2162 | } | |
2163 | ||
2164 | static void rtl8168d_2_hw_phy_config(void __iomem *ioaddr) | |
2165 | { | |
350f7596 | 2166 | static const struct phy_reg phy_reg_init_0[] = { |
daf9df6d | 2167 | { 0x1f, 0x0001 }, |
2168 | { 0x06, 0x4064 }, | |
2169 | { 0x07, 0x2863 }, | |
2170 | { 0x08, 0x059c }, | |
2171 | { 0x09, 0x26b4 }, | |
2172 | { 0x0a, 0x6a19 }, | |
2173 | { 0x0b, 0xdcc8 }, | |
2174 | { 0x10, 0xf06d }, | |
2175 | { 0x14, 0x7f68 }, | |
2176 | { 0x18, 0x7fd9 }, | |
2177 | { 0x1c, 0xf0ff }, | |
2178 | { 0x1d, 0x3d9c }, | |
2179 | { 0x1f, 0x0003 }, | |
2180 | { 0x12, 0xf49f }, | |
2181 | { 0x13, 0x070b }, | |
2182 | { 0x1a, 0x05ad }, | |
2183 | { 0x14, 0x94c0 }, | |
2184 | ||
2185 | { 0x1f, 0x0002 }, | |
2186 | { 0x06, 0x5561 }, | |
2187 | { 0x1f, 0x0005 }, | |
2188 | { 0x05, 0x8332 }, | |
2189 | { 0x06, 0x5561 } | |
2190 | }; | |
350f7596 | 2191 | static const struct phy_reg phy_reg_init_1[] = { |
daf9df6d | 2192 | { 0x1f, 0x0005 }, |
2193 | { 0x05, 0xffc2 }, | |
5b538df9 | 2194 | { 0x1f, 0x0005 }, |
daf9df6d | 2195 | { 0x05, 0x8000 }, |
2196 | { 0x06, 0xf8f9 }, | |
2197 | { 0x06, 0xfaee }, | |
2198 | { 0x06, 0xf8ea }, | |
2199 | { 0x06, 0x00ee }, | |
2200 | { 0x06, 0xf8eb }, | |
2201 | { 0x06, 0x00e2 }, | |
2202 | { 0x06, 0xf87c }, | |
2203 | { 0x06, 0xe3f8 }, | |
2204 | { 0x06, 0x7da5 }, | |
2205 | { 0x06, 0x1111 }, | |
2206 | { 0x06, 0x12d2 }, | |
2207 | { 0x06, 0x40d6 }, | |
2208 | { 0x06, 0x4444 }, | |
2209 | { 0x06, 0x0281 }, | |
2210 | { 0x06, 0xc6d2 }, | |
2211 | { 0x06, 0xa0d6 }, | |
2212 | { 0x06, 0xaaaa }, | |
2213 | { 0x06, 0x0281 }, | |
2214 | { 0x06, 0xc6ae }, | |
2215 | { 0x06, 0x0fa5 }, | |
2216 | { 0x06, 0x4444 }, | |
2217 | { 0x06, 0x02ae }, | |
2218 | { 0x06, 0x4da5 }, | |
2219 | { 0x06, 0xaaaa }, | |
2220 | { 0x06, 0x02ae }, | |
2221 | { 0x06, 0x47af }, | |
2222 | { 0x06, 0x81c2 }, | |
2223 | { 0x06, 0xee83 }, | |
2224 | { 0x06, 0x4e00 }, | |
2225 | { 0x06, 0xee83 }, | |
2226 | { 0x06, 0x4d0f }, | |
2227 | { 0x06, 0xee83 }, | |
2228 | { 0x06, 0x4c0f }, | |
2229 | { 0x06, 0xee83 }, | |
2230 | { 0x06, 0x4f00 }, | |
2231 | { 0x06, 0xee83 }, | |
2232 | { 0x06, 0x5100 }, | |
2233 | { 0x06, 0xee83 }, | |
2234 | { 0x06, 0x4aff }, | |
2235 | { 0x06, 0xee83 }, | |
2236 | { 0x06, 0x4bff }, | |
2237 | { 0x06, 0xe083 }, | |
2238 | { 0x06, 0x30e1 }, | |
2239 | { 0x06, 0x8331 }, | |
2240 | { 0x06, 0x58fe }, | |
2241 | { 0x06, 0xe4f8 }, | |
2242 | { 0x06, 0x8ae5 }, | |
2243 | { 0x06, 0xf88b }, | |
2244 | { 0x06, 0xe083 }, | |
2245 | { 0x06, 0x32e1 }, | |
2246 | { 0x06, 0x8333 }, | |
2247 | { 0x06, 0x590f }, | |
2248 | { 0x06, 0xe283 }, | |
2249 | { 0x06, 0x4d0c }, | |
2250 | { 0x06, 0x245a }, | |
2251 | { 0x06, 0xf01e }, | |
2252 | { 0x06, 0x12e4 }, | |
2253 | { 0x06, 0xf88c }, | |
2254 | { 0x06, 0xe5f8 }, | |
2255 | { 0x06, 0x8daf }, | |
2256 | { 0x06, 0x81c2 }, | |
2257 | { 0x06, 0xe083 }, | |
2258 | { 0x06, 0x4f10 }, | |
2259 | { 0x06, 0xe483 }, | |
2260 | { 0x06, 0x4fe0 }, | |
2261 | { 0x06, 0x834e }, | |
2262 | { 0x06, 0x7800 }, | |
2263 | { 0x06, 0x9f0a }, | |
2264 | { 0x06, 0xe083 }, | |
2265 | { 0x06, 0x4fa0 }, | |
2266 | { 0x06, 0x10a5 }, | |
2267 | { 0x06, 0xee83 }, | |
2268 | { 0x06, 0x4e01 }, | |
2269 | { 0x06, 0xe083 }, | |
2270 | { 0x06, 0x4e78 }, | |
2271 | { 0x06, 0x059e }, | |
2272 | { 0x06, 0x9ae0 }, | |
2273 | { 0x06, 0x834e }, | |
2274 | { 0x06, 0x7804 }, | |
2275 | { 0x06, 0x9e10 }, | |
2276 | { 0x06, 0xe083 }, | |
2277 | { 0x06, 0x4e78 }, | |
2278 | { 0x06, 0x039e }, | |
2279 | { 0x06, 0x0fe0 }, | |
2280 | { 0x06, 0x834e }, | |
2281 | { 0x06, 0x7801 }, | |
2282 | { 0x06, 0x9e05 }, | |
2283 | { 0x06, 0xae0c }, | |
2284 | { 0x06, 0xaf81 }, | |
2285 | { 0x06, 0xa7af }, | |
2286 | { 0x06, 0x8152 }, | |
2287 | { 0x06, 0xaf81 }, | |
2288 | { 0x06, 0x8baf }, | |
2289 | { 0x06, 0x81c2 }, | |
2290 | { 0x06, 0xee83 }, | |
2291 | { 0x06, 0x4800 }, | |
2292 | { 0x06, 0xee83 }, | |
2293 | { 0x06, 0x4900 }, | |
2294 | { 0x06, 0xe083 }, | |
2295 | { 0x06, 0x5110 }, | |
2296 | { 0x06, 0xe483 }, | |
2297 | { 0x06, 0x5158 }, | |
2298 | { 0x06, 0x019f }, | |
2299 | { 0x06, 0xead0 }, | |
2300 | { 0x06, 0x00d1 }, | |
2301 | { 0x06, 0x801f }, | |
2302 | { 0x06, 0x66e2 }, | |
2303 | { 0x06, 0xf8ea }, | |
2304 | { 0x06, 0xe3f8 }, | |
2305 | { 0x06, 0xeb5a }, | |
2306 | { 0x06, 0xf81e }, | |
2307 | { 0x06, 0x20e6 }, | |
2308 | { 0x06, 0xf8ea }, | |
2309 | { 0x06, 0xe5f8 }, | |
2310 | { 0x06, 0xebd3 }, | |
2311 | { 0x06, 0x02b3 }, | |
2312 | { 0x06, 0xfee2 }, | |
2313 | { 0x06, 0xf87c }, | |
2314 | { 0x06, 0xef32 }, | |
2315 | { 0x06, 0x5b80 }, | |
2316 | { 0x06, 0xe3f8 }, | |
2317 | { 0x06, 0x7d9e }, | |
2318 | { 0x06, 0x037d }, | |
2319 | { 0x06, 0xffff }, | |
2320 | { 0x06, 0x0d58 }, | |
2321 | { 0x06, 0x1c55 }, | |
2322 | { 0x06, 0x1a65 }, | |
2323 | { 0x06, 0x11a1 }, | |
2324 | { 0x06, 0x90d3 }, | |
2325 | { 0x06, 0xe283 }, | |
2326 | { 0x06, 0x48e3 }, | |
2327 | { 0x06, 0x8349 }, | |
2328 | { 0x06, 0x1b56 }, | |
2329 | { 0x06, 0xab08 }, | |
2330 | { 0x06, 0xef56 }, | |
2331 | { 0x06, 0xe683 }, | |
2332 | { 0x06, 0x48e7 }, | |
2333 | { 0x06, 0x8349 }, | |
2334 | { 0x06, 0x10d1 }, | |
2335 | { 0x06, 0x801f }, | |
2336 | { 0x06, 0x66a0 }, | |
2337 | { 0x06, 0x04b9 }, | |
2338 | { 0x06, 0xe283 }, | |
2339 | { 0x06, 0x48e3 }, | |
2340 | { 0x06, 0x8349 }, | |
2341 | { 0x06, 0xef65 }, | |
2342 | { 0x06, 0xe283 }, | |
2343 | { 0x06, 0x4ae3 }, | |
2344 | { 0x06, 0x834b }, | |
2345 | { 0x06, 0x1b56 }, | |
2346 | { 0x06, 0xaa0e }, | |
2347 | { 0x06, 0xef56 }, | |
2348 | { 0x06, 0xe683 }, | |
2349 | { 0x06, 0x4ae7 }, | |
2350 | { 0x06, 0x834b }, | |
2351 | { 0x06, 0xe283 }, | |
2352 | { 0x06, 0x4de6 }, | |
2353 | { 0x06, 0x834c }, | |
2354 | { 0x06, 0xe083 }, | |
2355 | { 0x06, 0x4da0 }, | |
2356 | { 0x06, 0x000c }, | |
2357 | { 0x06, 0xaf81 }, | |
2358 | { 0x06, 0x8be0 }, | |
2359 | { 0x06, 0x834d }, | |
2360 | { 0x06, 0x10e4 }, | |
2361 | { 0x06, 0x834d }, | |
2362 | { 0x06, 0xae04 }, | |
2363 | { 0x06, 0x80e4 }, | |
2364 | { 0x06, 0x834d }, | |
2365 | { 0x06, 0xe083 }, | |
2366 | { 0x06, 0x4e78 }, | |
2367 | { 0x06, 0x039e }, | |
2368 | { 0x06, 0x0be0 }, | |
2369 | { 0x06, 0x834e }, | |
2370 | { 0x06, 0x7804 }, | |
2371 | { 0x06, 0x9e04 }, | |
2372 | { 0x06, 0xee83 }, | |
2373 | { 0x06, 0x4e02 }, | |
2374 | { 0x06, 0xe083 }, | |
2375 | { 0x06, 0x32e1 }, | |
2376 | { 0x06, 0x8333 }, | |
2377 | { 0x06, 0x590f }, | |
2378 | { 0x06, 0xe283 }, | |
2379 | { 0x06, 0x4d0c }, | |
2380 | { 0x06, 0x245a }, | |
2381 | { 0x06, 0xf01e }, | |
2382 | { 0x06, 0x12e4 }, | |
2383 | { 0x06, 0xf88c }, | |
2384 | { 0x06, 0xe5f8 }, | |
2385 | { 0x06, 0x8de0 }, | |
2386 | { 0x06, 0x8330 }, | |
2387 | { 0x06, 0xe183 }, | |
2388 | { 0x06, 0x3168 }, | |
2389 | { 0x06, 0x01e4 }, | |
2390 | { 0x06, 0xf88a }, | |
2391 | { 0x06, 0xe5f8 }, | |
2392 | { 0x06, 0x8bae }, | |
2393 | { 0x06, 0x37ee }, | |
2394 | { 0x06, 0x834e }, | |
2395 | { 0x06, 0x03e0 }, | |
2396 | { 0x06, 0x834c }, | |
2397 | { 0x06, 0xe183 }, | |
2398 | { 0x06, 0x4d1b }, | |
2399 | { 0x06, 0x019e }, | |
2400 | { 0x06, 0x04aa }, | |
2401 | { 0x06, 0xa1ae }, | |
2402 | { 0x06, 0xa8ee }, | |
2403 | { 0x06, 0x834e }, | |
2404 | { 0x06, 0x04ee }, | |
2405 | { 0x06, 0x834f }, | |
2406 | { 0x06, 0x00ae }, | |
2407 | { 0x06, 0xabe0 }, | |
2408 | { 0x06, 0x834f }, | |
2409 | { 0x06, 0x7803 }, | |
2410 | { 0x06, 0x9f14 }, | |
2411 | { 0x06, 0xee83 }, | |
2412 | { 0x06, 0x4e05 }, | |
2413 | { 0x06, 0xd240 }, | |
2414 | { 0x06, 0xd655 }, | |
2415 | { 0x06, 0x5402 }, | |
2416 | { 0x06, 0x81c6 }, | |
2417 | { 0x06, 0xd2a0 }, | |
2418 | { 0x06, 0xd6ba }, | |
2419 | { 0x06, 0x0002 }, | |
2420 | { 0x06, 0x81c6 }, | |
2421 | { 0x06, 0xfefd }, | |
2422 | { 0x06, 0xfc05 }, | |
2423 | { 0x06, 0xf8e0 }, | |
2424 | { 0x06, 0xf860 }, | |
2425 | { 0x06, 0xe1f8 }, | |
2426 | { 0x06, 0x6168 }, | |
2427 | { 0x06, 0x02e4 }, | |
2428 | { 0x06, 0xf860 }, | |
2429 | { 0x06, 0xe5f8 }, | |
2430 | { 0x06, 0x61e0 }, | |
2431 | { 0x06, 0xf848 }, | |
2432 | { 0x06, 0xe1f8 }, | |
2433 | { 0x06, 0x4958 }, | |
2434 | { 0x06, 0x0f1e }, | |
2435 | { 0x06, 0x02e4 }, | |
2436 | { 0x06, 0xf848 }, | |
2437 | { 0x06, 0xe5f8 }, | |
2438 | { 0x06, 0x49d0 }, | |
2439 | { 0x06, 0x0002 }, | |
2440 | { 0x06, 0x820a }, | |
2441 | { 0x06, 0xbf83 }, | |
2442 | { 0x06, 0x50ef }, | |
2443 | { 0x06, 0x46dc }, | |
2444 | { 0x06, 0x19dd }, | |
2445 | { 0x06, 0xd001 }, | |
2446 | { 0x06, 0x0282 }, | |
2447 | { 0x06, 0x0a02 }, | |
2448 | { 0x06, 0x8226 }, | |
2449 | { 0x06, 0xe0f8 }, | |
2450 | { 0x06, 0x60e1 }, | |
2451 | { 0x06, 0xf861 }, | |
2452 | { 0x06, 0x58fd }, | |
2453 | { 0x06, 0xe4f8 }, | |
2454 | { 0x06, 0x60e5 }, | |
2455 | { 0x06, 0xf861 }, | |
2456 | { 0x06, 0xfc04 }, | |
2457 | { 0x06, 0xf9fa }, | |
2458 | { 0x06, 0xfbc6 }, | |
2459 | { 0x06, 0xbff8 }, | |
2460 | { 0x06, 0x40be }, | |
2461 | { 0x06, 0x8350 }, | |
2462 | { 0x06, 0xa001 }, | |
2463 | { 0x06, 0x0107 }, | |
2464 | { 0x06, 0x1b89 }, | |
2465 | { 0x06, 0xcfd2 }, | |
2466 | { 0x06, 0x08eb }, | |
2467 | { 0x06, 0xdb19 }, | |
2468 | { 0x06, 0xb2fb }, | |
2469 | { 0x06, 0xfffe }, | |
2470 | { 0x06, 0xfd04 }, | |
2471 | { 0x06, 0xf8e0 }, | |
2472 | { 0x06, 0xf848 }, | |
2473 | { 0x06, 0xe1f8 }, | |
2474 | { 0x06, 0x4968 }, | |
2475 | { 0x06, 0x08e4 }, | |
2476 | { 0x06, 0xf848 }, | |
2477 | { 0x06, 0xe5f8 }, | |
2478 | { 0x06, 0x4958 }, | |
2479 | { 0x06, 0xf7e4 }, | |
2480 | { 0x06, 0xf848 }, | |
2481 | { 0x06, 0xe5f8 }, | |
2482 | { 0x06, 0x49fc }, | |
2483 | { 0x06, 0x044d }, | |
2484 | { 0x06, 0x2000 }, | |
2485 | { 0x06, 0x024e }, | |
2486 | { 0x06, 0x2200 }, | |
2487 | { 0x06, 0x024d }, | |
2488 | { 0x06, 0xdfff }, | |
2489 | { 0x06, 0x014e }, | |
2490 | { 0x06, 0xddff }, | |
2491 | { 0x06, 0x0100 }, | |
2492 | { 0x05, 0x83d8 }, | |
2493 | { 0x06, 0x8000 }, | |
2494 | { 0x03, 0xdc00 }, | |
2495 | { 0x05, 0xfff6 }, | |
2496 | { 0x06, 0x00fc }, | |
2497 | { 0x1f, 0x0000 }, | |
2498 | ||
2499 | { 0x1f, 0x0000 }, | |
2500 | { 0x0d, 0xf880 }, | |
2501 | { 0x1f, 0x0000 } | |
5b538df9 FR |
2502 | }; |
2503 | ||
2504 | rtl_phy_write(ioaddr, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0)); | |
2505 | ||
daf9df6d | 2506 | if (rtl8168d_efuse_read(ioaddr, 0x01) == 0xb1) { |
350f7596 | 2507 | static const struct phy_reg phy_reg_init[] = { |
daf9df6d | 2508 | { 0x1f, 0x0002 }, |
2509 | { 0x05, 0x669a }, | |
5b538df9 | 2510 | { 0x1f, 0x0005 }, |
daf9df6d | 2511 | { 0x05, 0x8330 }, |
2512 | { 0x06, 0x669a }, | |
2513 | ||
2514 | { 0x1f, 0x0002 } | |
2515 | }; | |
2516 | int val; | |
2517 | ||
2518 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
2519 | ||
2520 | val = mdio_read(ioaddr, 0x0d); | |
2521 | if ((val & 0x00ff) != 0x006c) { | |
2522 | u32 set[] = { | |
2523 | 0x0065, 0x0066, 0x0067, 0x0068, | |
2524 | 0x0069, 0x006a, 0x006b, 0x006c | |
2525 | }; | |
2526 | int i; | |
2527 | ||
2528 | mdio_write(ioaddr, 0x1f, 0x0002); | |
2529 | ||
2530 | val &= 0xff00; | |
2531 | for (i = 0; i < ARRAY_SIZE(set); i++) | |
2532 | mdio_write(ioaddr, 0x0d, val | set[i]); | |
2533 | } | |
2534 | } else { | |
350f7596 | 2535 | static const struct phy_reg phy_reg_init[] = { |
daf9df6d | 2536 | { 0x1f, 0x0002 }, |
2537 | { 0x05, 0x2642 }, | |
5b538df9 | 2538 | { 0x1f, 0x0005 }, |
daf9df6d | 2539 | { 0x05, 0x8330 }, |
2540 | { 0x06, 0x2642 } | |
5b538df9 FR |
2541 | }; |
2542 | ||
daf9df6d | 2543 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
5b538df9 FR |
2544 | } |
2545 | ||
daf9df6d | 2546 | mdio_write(ioaddr, 0x1f, 0x0002); |
2547 | mdio_plus_minus(ioaddr, 0x02, 0x0100, 0x0600); | |
2548 | mdio_plus_minus(ioaddr, 0x03, 0x0000, 0xe000); | |
2549 | ||
2550 | mdio_write(ioaddr, 0x1f, 0x0001); | |
2551 | mdio_write(ioaddr, 0x17, 0x0cc0); | |
2552 | ||
2553 | mdio_write(ioaddr, 0x1f, 0x0002); | |
2554 | mdio_patch(ioaddr, 0x0f, 0x0017); | |
2555 | ||
2556 | rtl_phy_write(ioaddr, phy_reg_init_1, ARRAY_SIZE(phy_reg_init_1)); | |
2557 | } | |
2558 | ||
2559 | static void rtl8168d_3_hw_phy_config(void __iomem *ioaddr) | |
2560 | { | |
350f7596 | 2561 | static const struct phy_reg phy_reg_init[] = { |
daf9df6d | 2562 | { 0x1f, 0x0002 }, |
2563 | { 0x10, 0x0008 }, | |
2564 | { 0x0d, 0x006c }, | |
2565 | ||
2566 | { 0x1f, 0x0000 }, | |
2567 | { 0x0d, 0xf880 }, | |
2568 | ||
2569 | { 0x1f, 0x0001 }, | |
2570 | { 0x17, 0x0cc0 }, | |
2571 | ||
2572 | { 0x1f, 0x0001 }, | |
2573 | { 0x0b, 0xa4d8 }, | |
2574 | { 0x09, 0x281c }, | |
2575 | { 0x07, 0x2883 }, | |
2576 | { 0x0a, 0x6b35 }, | |
2577 | { 0x1d, 0x3da4 }, | |
2578 | { 0x1c, 0xeffd }, | |
2579 | { 0x14, 0x7f52 }, | |
2580 | { 0x18, 0x7fc6 }, | |
2581 | { 0x08, 0x0601 }, | |
2582 | { 0x06, 0x4063 }, | |
2583 | { 0x10, 0xf074 }, | |
2584 | { 0x1f, 0x0003 }, | |
2585 | { 0x13, 0x0789 }, | |
2586 | { 0x12, 0xf4bd }, | |
2587 | { 0x1a, 0x04fd }, | |
2588 | { 0x14, 0x84b0 }, | |
2589 | { 0x1f, 0x0000 }, | |
2590 | { 0x00, 0x9200 }, | |
2591 | ||
2592 | { 0x1f, 0x0005 }, | |
2593 | { 0x01, 0x0340 }, | |
2594 | { 0x1f, 0x0001 }, | |
2595 | { 0x04, 0x4000 }, | |
2596 | { 0x03, 0x1d21 }, | |
2597 | { 0x02, 0x0c32 }, | |
2598 | { 0x01, 0x0200 }, | |
2599 | { 0x00, 0x5554 }, | |
2600 | { 0x04, 0x4800 }, | |
2601 | { 0x04, 0x4000 }, | |
2602 | { 0x04, 0xf000 }, | |
2603 | { 0x03, 0xdf01 }, | |
2604 | { 0x02, 0xdf20 }, | |
2605 | { 0x01, 0x101a }, | |
2606 | { 0x00, 0xa0ff }, | |
2607 | { 0x04, 0xf800 }, | |
2608 | { 0x04, 0xf000 }, | |
2609 | { 0x1f, 0x0000 }, | |
2610 | ||
2611 | { 0x1f, 0x0007 }, | |
2612 | { 0x1e, 0x0023 }, | |
2613 | { 0x16, 0x0000 }, | |
2614 | { 0x1f, 0x0000 } | |
2615 | }; | |
2616 | ||
2617 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
5b538df9 FR |
2618 | } |
2619 | ||
2857ffb7 FR |
2620 | static void rtl8102e_hw_phy_config(void __iomem *ioaddr) |
2621 | { | |
350f7596 | 2622 | static const struct phy_reg phy_reg_init[] = { |
2857ffb7 FR |
2623 | { 0x1f, 0x0003 }, |
2624 | { 0x08, 0x441d }, | |
2625 | { 0x01, 0x9100 }, | |
2626 | { 0x1f, 0x0000 } | |
2627 | }; | |
2628 | ||
2629 | mdio_write(ioaddr, 0x1f, 0x0000); | |
2630 | mdio_patch(ioaddr, 0x11, 1 << 12); | |
2631 | mdio_patch(ioaddr, 0x19, 1 << 13); | |
85910a8e | 2632 | mdio_patch(ioaddr, 0x10, 1 << 15); |
2857ffb7 FR |
2633 | |
2634 | rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); | |
2635 | } | |
2636 | ||
5615d9f1 FR |
2637 | static void rtl_hw_phy_config(struct net_device *dev) |
2638 | { | |
2639 | struct rtl8169_private *tp = netdev_priv(dev); | |
2640 | void __iomem *ioaddr = tp->mmio_addr; | |
2641 | ||
2642 | rtl8169_print_mac_version(tp); | |
2643 | ||
2644 | switch (tp->mac_version) { | |
2645 | case RTL_GIGA_MAC_VER_01: | |
2646 | break; | |
2647 | case RTL_GIGA_MAC_VER_02: | |
2648 | case RTL_GIGA_MAC_VER_03: | |
2649 | rtl8169s_hw_phy_config(ioaddr); | |
2650 | break; | |
2651 | case RTL_GIGA_MAC_VER_04: | |
2652 | rtl8169sb_hw_phy_config(ioaddr); | |
2653 | break; | |
2e955856 | 2654 | case RTL_GIGA_MAC_VER_05: |
2655 | rtl8169scd_hw_phy_config(tp, ioaddr); | |
2656 | break; | |
8c7006aa | 2657 | case RTL_GIGA_MAC_VER_06: |
2658 | rtl8169sce_hw_phy_config(ioaddr); | |
2659 | break; | |
2857ffb7 FR |
2660 | case RTL_GIGA_MAC_VER_07: |
2661 | case RTL_GIGA_MAC_VER_08: | |
2662 | case RTL_GIGA_MAC_VER_09: | |
2663 | rtl8102e_hw_phy_config(ioaddr); | |
2664 | break; | |
236b8082 FR |
2665 | case RTL_GIGA_MAC_VER_11: |
2666 | rtl8168bb_hw_phy_config(ioaddr); | |
2667 | break; | |
2668 | case RTL_GIGA_MAC_VER_12: | |
2669 | rtl8168bef_hw_phy_config(ioaddr); | |
2670 | break; | |
2671 | case RTL_GIGA_MAC_VER_17: | |
2672 | rtl8168bef_hw_phy_config(ioaddr); | |
2673 | break; | |
867763c1 | 2674 | case RTL_GIGA_MAC_VER_18: |
ef3386f0 | 2675 | rtl8168cp_1_hw_phy_config(ioaddr); |
867763c1 FR |
2676 | break; |
2677 | case RTL_GIGA_MAC_VER_19: | |
219a1e9d | 2678 | rtl8168c_1_hw_phy_config(ioaddr); |
867763c1 | 2679 | break; |
7da97ec9 | 2680 | case RTL_GIGA_MAC_VER_20: |
219a1e9d | 2681 | rtl8168c_2_hw_phy_config(ioaddr); |
7da97ec9 | 2682 | break; |
197ff761 FR |
2683 | case RTL_GIGA_MAC_VER_21: |
2684 | rtl8168c_3_hw_phy_config(ioaddr); | |
2685 | break; | |
6fb07058 FR |
2686 | case RTL_GIGA_MAC_VER_22: |
2687 | rtl8168c_4_hw_phy_config(ioaddr); | |
2688 | break; | |
ef3386f0 | 2689 | case RTL_GIGA_MAC_VER_23: |
7f3e3d3a | 2690 | case RTL_GIGA_MAC_VER_24: |
ef3386f0 FR |
2691 | rtl8168cp_2_hw_phy_config(ioaddr); |
2692 | break; | |
5b538df9 | 2693 | case RTL_GIGA_MAC_VER_25: |
daf9df6d | 2694 | rtl8168d_1_hw_phy_config(ioaddr); |
2695 | break; | |
2696 | case RTL_GIGA_MAC_VER_26: | |
2697 | rtl8168d_2_hw_phy_config(ioaddr); | |
2698 | break; | |
2699 | case RTL_GIGA_MAC_VER_27: | |
2700 | rtl8168d_3_hw_phy_config(ioaddr); | |
5b538df9 | 2701 | break; |
ef3386f0 | 2702 | |
5615d9f1 FR |
2703 | default: |
2704 | break; | |
2705 | } | |
2706 | } | |
2707 | ||
1da177e4 LT |
2708 | static void rtl8169_phy_timer(unsigned long __opaque) |
2709 | { | |
2710 | struct net_device *dev = (struct net_device *)__opaque; | |
2711 | struct rtl8169_private *tp = netdev_priv(dev); | |
2712 | struct timer_list *timer = &tp->timer; | |
2713 | void __iomem *ioaddr = tp->mmio_addr; | |
2714 | unsigned long timeout = RTL8169_PHY_TIMEOUT; | |
2715 | ||
bcf0bf90 | 2716 | assert(tp->mac_version > RTL_GIGA_MAC_VER_01); |
1da177e4 | 2717 | |
64e4bfb4 | 2718 | if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)) |
1da177e4 LT |
2719 | return; |
2720 | ||
2721 | spin_lock_irq(&tp->lock); | |
2722 | ||
2723 | if (tp->phy_reset_pending(ioaddr)) { | |
5b0384f4 | 2724 | /* |
1da177e4 LT |
2725 | * A busy loop could burn quite a few cycles on nowadays CPU. |
2726 | * Let's delay the execution of the timer for a few ticks. | |
2727 | */ | |
2728 | timeout = HZ/10; | |
2729 | goto out_mod_timer; | |
2730 | } | |
2731 | ||
2732 | if (tp->link_ok(ioaddr)) | |
2733 | goto out_unlock; | |
2734 | ||
bf82c189 | 2735 | netif_warn(tp, link, dev, "PHY reset until link up\n"); |
1da177e4 LT |
2736 | |
2737 | tp->phy_reset_enable(ioaddr); | |
2738 | ||
2739 | out_mod_timer: | |
2740 | mod_timer(timer, jiffies + timeout); | |
2741 | out_unlock: | |
2742 | spin_unlock_irq(&tp->lock); | |
2743 | } | |
2744 | ||
2745 | static inline void rtl8169_delete_timer(struct net_device *dev) | |
2746 | { | |
2747 | struct rtl8169_private *tp = netdev_priv(dev); | |
2748 | struct timer_list *timer = &tp->timer; | |
2749 | ||
e179bb7b | 2750 | if (tp->mac_version <= RTL_GIGA_MAC_VER_01) |
1da177e4 LT |
2751 | return; |
2752 | ||
2753 | del_timer_sync(timer); | |
2754 | } | |
2755 | ||
2756 | static inline void rtl8169_request_timer(struct net_device *dev) | |
2757 | { | |
2758 | struct rtl8169_private *tp = netdev_priv(dev); | |
2759 | struct timer_list *timer = &tp->timer; | |
2760 | ||
e179bb7b | 2761 | if (tp->mac_version <= RTL_GIGA_MAC_VER_01) |
1da177e4 LT |
2762 | return; |
2763 | ||
2efa53f3 | 2764 | mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT); |
1da177e4 LT |
2765 | } |
2766 | ||
2767 | #ifdef CONFIG_NET_POLL_CONTROLLER | |
2768 | /* | |
2769 | * Polling 'interrupt' - used by things like netconsole to send skbs | |
2770 | * without having to re-enable interrupts. It's not called while | |
2771 | * the interrupt routine is executing. | |
2772 | */ | |
2773 | static void rtl8169_netpoll(struct net_device *dev) | |
2774 | { | |
2775 | struct rtl8169_private *tp = netdev_priv(dev); | |
2776 | struct pci_dev *pdev = tp->pci_dev; | |
2777 | ||
2778 | disable_irq(pdev->irq); | |
7d12e780 | 2779 | rtl8169_interrupt(pdev->irq, dev); |
1da177e4 LT |
2780 | enable_irq(pdev->irq); |
2781 | } | |
2782 | #endif | |
2783 | ||
2784 | static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev, | |
2785 | void __iomem *ioaddr) | |
2786 | { | |
2787 | iounmap(ioaddr); | |
2788 | pci_release_regions(pdev); | |
87aeec76 | 2789 | pci_clear_mwi(pdev); |
1da177e4 LT |
2790 | pci_disable_device(pdev); |
2791 | free_netdev(dev); | |
2792 | } | |
2793 | ||
bf793295 FR |
2794 | static void rtl8169_phy_reset(struct net_device *dev, |
2795 | struct rtl8169_private *tp) | |
2796 | { | |
2797 | void __iomem *ioaddr = tp->mmio_addr; | |
07d3f51f | 2798 | unsigned int i; |
bf793295 FR |
2799 | |
2800 | tp->phy_reset_enable(ioaddr); | |
2801 | for (i = 0; i < 100; i++) { | |
2802 | if (!tp->phy_reset_pending(ioaddr)) | |
2803 | return; | |
2804 | msleep(1); | |
2805 | } | |
bf82c189 | 2806 | netif_err(tp, link, dev, "PHY reset failed\n"); |
bf793295 FR |
2807 | } |
2808 | ||
4ff96fa6 FR |
2809 | static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp) |
2810 | { | |
2811 | void __iomem *ioaddr = tp->mmio_addr; | |
4ff96fa6 | 2812 | |
5615d9f1 | 2813 | rtl_hw_phy_config(dev); |
4ff96fa6 | 2814 | |
77332894 MS |
2815 | if (tp->mac_version <= RTL_GIGA_MAC_VER_06) { |
2816 | dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n"); | |
2817 | RTL_W8(0x82, 0x01); | |
2818 | } | |
4ff96fa6 | 2819 | |
6dccd16b FR |
2820 | pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40); |
2821 | ||
2822 | if (tp->mac_version <= RTL_GIGA_MAC_VER_06) | |
2823 | pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08); | |
4ff96fa6 | 2824 | |
bcf0bf90 | 2825 | if (tp->mac_version == RTL_GIGA_MAC_VER_02) { |
4ff96fa6 FR |
2826 | dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n"); |
2827 | RTL_W8(0x82, 0x01); | |
2828 | dprintk("Set PHY Reg 0x0bh = 0x00h\n"); | |
2829 | mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0 | |
2830 | } | |
2831 | ||
bf793295 FR |
2832 | rtl8169_phy_reset(dev, tp); |
2833 | ||
901dda2b FR |
2834 | /* |
2835 | * rtl8169_set_speed_xmii takes good care of the Fast Ethernet | |
2836 | * only 8101. Don't panic. | |
2837 | */ | |
2838 | rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL); | |
4ff96fa6 | 2839 | |
bf82c189 JP |
2840 | if (RTL_R8(PHYstatus) & TBI_Enable) |
2841 | netif_info(tp, link, dev, "TBI auto-negotiating\n"); | |
4ff96fa6 FR |
2842 | } |
2843 | ||
773d2021 FR |
2844 | static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr) |
2845 | { | |
2846 | void __iomem *ioaddr = tp->mmio_addr; | |
2847 | u32 high; | |
2848 | u32 low; | |
2849 | ||
2850 | low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24); | |
2851 | high = addr[4] | (addr[5] << 8); | |
2852 | ||
2853 | spin_lock_irq(&tp->lock); | |
2854 | ||
2855 | RTL_W8(Cfg9346, Cfg9346_Unlock); | |
908ba2bf | 2856 | |
773d2021 | 2857 | RTL_W32(MAC4, high); |
908ba2bf | 2858 | RTL_R32(MAC4); |
2859 | ||
78f1cd02 | 2860 | RTL_W32(MAC0, low); |
908ba2bf | 2861 | RTL_R32(MAC0); |
2862 | ||
773d2021 FR |
2863 | RTL_W8(Cfg9346, Cfg9346_Lock); |
2864 | ||
2865 | spin_unlock_irq(&tp->lock); | |
2866 | } | |
2867 | ||
2868 | static int rtl_set_mac_address(struct net_device *dev, void *p) | |
2869 | { | |
2870 | struct rtl8169_private *tp = netdev_priv(dev); | |
2871 | struct sockaddr *addr = p; | |
2872 | ||
2873 | if (!is_valid_ether_addr(addr->sa_data)) | |
2874 | return -EADDRNOTAVAIL; | |
2875 | ||
2876 | memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); | |
2877 | ||
2878 | rtl_rar_set(tp, dev->dev_addr); | |
2879 | ||
2880 | return 0; | |
2881 | } | |
2882 | ||
5f787a1a FR |
2883 | static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) |
2884 | { | |
2885 | struct rtl8169_private *tp = netdev_priv(dev); | |
2886 | struct mii_ioctl_data *data = if_mii(ifr); | |
2887 | ||
8b4ab28d FR |
2888 | return netif_running(dev) ? tp->do_ioctl(tp, data, cmd) : -ENODEV; |
2889 | } | |
5f787a1a | 2890 | |
8b4ab28d FR |
2891 | static int rtl_xmii_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd) |
2892 | { | |
5f787a1a FR |
2893 | switch (cmd) { |
2894 | case SIOCGMIIPHY: | |
2895 | data->phy_id = 32; /* Internal PHY */ | |
2896 | return 0; | |
2897 | ||
2898 | case SIOCGMIIREG: | |
2899 | data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f); | |
2900 | return 0; | |
2901 | ||
2902 | case SIOCSMIIREG: | |
5f787a1a FR |
2903 | mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in); |
2904 | return 0; | |
2905 | } | |
2906 | return -EOPNOTSUPP; | |
2907 | } | |
2908 | ||
8b4ab28d FR |
2909 | static int rtl_tbi_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd) |
2910 | { | |
2911 | return -EOPNOTSUPP; | |
2912 | } | |
2913 | ||
0e485150 FR |
2914 | static const struct rtl_cfg_info { |
2915 | void (*hw_start)(struct net_device *); | |
2916 | unsigned int region; | |
2917 | unsigned int align; | |
2918 | u16 intr_event; | |
2919 | u16 napi_event; | |
ccdffb9a | 2920 | unsigned features; |
f21b75e9 | 2921 | u8 default_ver; |
0e485150 FR |
2922 | } rtl_cfg_infos [] = { |
2923 | [RTL_CFG_0] = { | |
2924 | .hw_start = rtl_hw_start_8169, | |
2925 | .region = 1, | |
e9f63f30 | 2926 | .align = 0, |
0e485150 FR |
2927 | .intr_event = SYSErr | LinkChg | RxOverflow | |
2928 | RxFIFOOver | TxErr | TxOK | RxOK | RxErr, | |
fbac58fc | 2929 | .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow, |
f21b75e9 JD |
2930 | .features = RTL_FEATURE_GMII, |
2931 | .default_ver = RTL_GIGA_MAC_VER_01, | |
0e485150 FR |
2932 | }, |
2933 | [RTL_CFG_1] = { | |
2934 | .hw_start = rtl_hw_start_8168, | |
2935 | .region = 2, | |
2936 | .align = 8, | |
2937 | .intr_event = SYSErr | LinkChg | RxOverflow | | |
2938 | TxErr | TxOK | RxOK | RxErr, | |
fbac58fc | 2939 | .napi_event = TxErr | TxOK | RxOK | RxOverflow, |
f21b75e9 JD |
2940 | .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI, |
2941 | .default_ver = RTL_GIGA_MAC_VER_11, | |
0e485150 FR |
2942 | }, |
2943 | [RTL_CFG_2] = { | |
2944 | .hw_start = rtl_hw_start_8101, | |
2945 | .region = 2, | |
2946 | .align = 8, | |
2947 | .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout | | |
2948 | RxFIFOOver | TxErr | TxOK | RxOK | RxErr, | |
fbac58fc | 2949 | .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow, |
f21b75e9 JD |
2950 | .features = RTL_FEATURE_MSI, |
2951 | .default_ver = RTL_GIGA_MAC_VER_13, | |
0e485150 FR |
2952 | } |
2953 | }; | |
2954 | ||
fbac58fc FR |
2955 | /* Cfg9346_Unlock assumed. */ |
2956 | static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr, | |
2957 | const struct rtl_cfg_info *cfg) | |
2958 | { | |
2959 | unsigned msi = 0; | |
2960 | u8 cfg2; | |
2961 | ||
2962 | cfg2 = RTL_R8(Config2) & ~MSIEnable; | |
ccdffb9a | 2963 | if (cfg->features & RTL_FEATURE_MSI) { |
fbac58fc FR |
2964 | if (pci_enable_msi(pdev)) { |
2965 | dev_info(&pdev->dev, "no MSI. Back to INTx.\n"); | |
2966 | } else { | |
2967 | cfg2 |= MSIEnable; | |
2968 | msi = RTL_FEATURE_MSI; | |
2969 | } | |
2970 | } | |
2971 | RTL_W8(Config2, cfg2); | |
2972 | return msi; | |
2973 | } | |
2974 | ||
2975 | static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp) | |
2976 | { | |
2977 | if (tp->features & RTL_FEATURE_MSI) { | |
2978 | pci_disable_msi(pdev); | |
2979 | tp->features &= ~RTL_FEATURE_MSI; | |
2980 | } | |
2981 | } | |
2982 | ||
8b4ab28d FR |
2983 | static const struct net_device_ops rtl8169_netdev_ops = { |
2984 | .ndo_open = rtl8169_open, | |
2985 | .ndo_stop = rtl8169_close, | |
2986 | .ndo_get_stats = rtl8169_get_stats, | |
00829823 | 2987 | .ndo_start_xmit = rtl8169_start_xmit, |
8b4ab28d FR |
2988 | .ndo_tx_timeout = rtl8169_tx_timeout, |
2989 | .ndo_validate_addr = eth_validate_addr, | |
2990 | .ndo_change_mtu = rtl8169_change_mtu, | |
2991 | .ndo_set_mac_address = rtl_set_mac_address, | |
2992 | .ndo_do_ioctl = rtl8169_ioctl, | |
2993 | .ndo_set_multicast_list = rtl_set_rx_mode, | |
2994 | #ifdef CONFIG_R8169_VLAN | |
2995 | .ndo_vlan_rx_register = rtl8169_vlan_rx_register, | |
2996 | #endif | |
2997 | #ifdef CONFIG_NET_POLL_CONTROLLER | |
2998 | .ndo_poll_controller = rtl8169_netpoll, | |
2999 | #endif | |
3000 | ||
3001 | }; | |
3002 | ||
1da177e4 | 3003 | static int __devinit |
4ff96fa6 | 3004 | rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
1da177e4 | 3005 | { |
0e485150 FR |
3006 | const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data; |
3007 | const unsigned int region = cfg->region; | |
1da177e4 | 3008 | struct rtl8169_private *tp; |
ccdffb9a | 3009 | struct mii_if_info *mii; |
4ff96fa6 FR |
3010 | struct net_device *dev; |
3011 | void __iomem *ioaddr; | |
07d3f51f FR |
3012 | unsigned int i; |
3013 | int rc; | |
1da177e4 | 3014 | |
4ff96fa6 FR |
3015 | if (netif_msg_drv(&debug)) { |
3016 | printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n", | |
3017 | MODULENAME, RTL8169_VERSION); | |
3018 | } | |
1da177e4 | 3019 | |
1da177e4 | 3020 | dev = alloc_etherdev(sizeof (*tp)); |
4ff96fa6 | 3021 | if (!dev) { |
b57b7e5a | 3022 | if (netif_msg_drv(&debug)) |
9b91cf9d | 3023 | dev_err(&pdev->dev, "unable to alloc new ethernet\n"); |
4ff96fa6 FR |
3024 | rc = -ENOMEM; |
3025 | goto out; | |
1da177e4 LT |
3026 | } |
3027 | ||
1da177e4 | 3028 | SET_NETDEV_DEV(dev, &pdev->dev); |
8b4ab28d | 3029 | dev->netdev_ops = &rtl8169_netdev_ops; |
1da177e4 | 3030 | tp = netdev_priv(dev); |
c4028958 | 3031 | tp->dev = dev; |
21e197f2 | 3032 | tp->pci_dev = pdev; |
b57b7e5a | 3033 | tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT); |
1da177e4 | 3034 | |
ccdffb9a FR |
3035 | mii = &tp->mii; |
3036 | mii->dev = dev; | |
3037 | mii->mdio_read = rtl_mdio_read; | |
3038 | mii->mdio_write = rtl_mdio_write; | |
3039 | mii->phy_id_mask = 0x1f; | |
3040 | mii->reg_num_mask = 0x1f; | |
3041 | mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII); | |
3042 | ||
1da177e4 LT |
3043 | /* enable device (incl. PCI PM wakeup and hotplug setup) */ |
3044 | rc = pci_enable_device(pdev); | |
b57b7e5a | 3045 | if (rc < 0) { |
bf82c189 | 3046 | netif_err(tp, probe, dev, "enable failure\n"); |
4ff96fa6 | 3047 | goto err_out_free_dev_1; |
1da177e4 LT |
3048 | } |
3049 | ||
87aeec76 | 3050 | if (pci_set_mwi(pdev) < 0) |
3051 | netif_info(tp, probe, dev, "Mem-Wr-Inval unavailable\n"); | |
1da177e4 | 3052 | |
1da177e4 | 3053 | /* make sure PCI base addr 1 is MMIO */ |
bcf0bf90 | 3054 | if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) { |
bf82c189 JP |
3055 | netif_err(tp, probe, dev, |
3056 | "region #%d not an MMIO resource, aborting\n", | |
3057 | region); | |
1da177e4 | 3058 | rc = -ENODEV; |
87aeec76 | 3059 | goto err_out_mwi_2; |
1da177e4 | 3060 | } |
4ff96fa6 | 3061 | |
1da177e4 | 3062 | /* check for weird/broken PCI region reporting */ |
bcf0bf90 | 3063 | if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) { |
bf82c189 JP |
3064 | netif_err(tp, probe, dev, |
3065 | "Invalid PCI region size(s), aborting\n"); | |
1da177e4 | 3066 | rc = -ENODEV; |
87aeec76 | 3067 | goto err_out_mwi_2; |
1da177e4 LT |
3068 | } |
3069 | ||
3070 | rc = pci_request_regions(pdev, MODULENAME); | |
b57b7e5a | 3071 | if (rc < 0) { |
bf82c189 | 3072 | netif_err(tp, probe, dev, "could not request regions\n"); |
87aeec76 | 3073 | goto err_out_mwi_2; |
1da177e4 LT |
3074 | } |
3075 | ||
3076 | tp->cp_cmd = PCIMulRW | RxChkSum; | |
3077 | ||
3078 | if ((sizeof(dma_addr_t) > 4) && | |
4300e8c7 | 3079 | !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && use_dac) { |
1da177e4 LT |
3080 | tp->cp_cmd |= PCIDAC; |
3081 | dev->features |= NETIF_F_HIGHDMA; | |
3082 | } else { | |
284901a9 | 3083 | rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
1da177e4 | 3084 | if (rc < 0) { |
bf82c189 | 3085 | netif_err(tp, probe, dev, "DMA configuration failed\n"); |
87aeec76 | 3086 | goto err_out_free_res_3; |
1da177e4 LT |
3087 | } |
3088 | } | |
3089 | ||
1da177e4 | 3090 | /* ioremap MMIO region */ |
bcf0bf90 | 3091 | ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE); |
4ff96fa6 | 3092 | if (!ioaddr) { |
bf82c189 | 3093 | netif_err(tp, probe, dev, "cannot remap MMIO, aborting\n"); |
1da177e4 | 3094 | rc = -EIO; |
87aeec76 | 3095 | goto err_out_free_res_3; |
1da177e4 LT |
3096 | } |
3097 | ||
4300e8c7 DM |
3098 | tp->pcie_cap = pci_find_capability(pdev, PCI_CAP_ID_EXP); |
3099 | if (!tp->pcie_cap) | |
3100 | netif_info(tp, probe, dev, "no PCI Express capability\n"); | |
3101 | ||
d78ad8cb | 3102 | RTL_W16(IntrMask, 0x0000); |
1da177e4 LT |
3103 | |
3104 | /* Soft reset the chip. */ | |
3105 | RTL_W8(ChipCmd, CmdReset); | |
3106 | ||
3107 | /* Check that the chip has finished the reset. */ | |
07d3f51f | 3108 | for (i = 0; i < 100; i++) { |
1da177e4 LT |
3109 | if ((RTL_R8(ChipCmd) & CmdReset) == 0) |
3110 | break; | |
b518fa8e | 3111 | msleep_interruptible(1); |
1da177e4 LT |
3112 | } |
3113 | ||
d78ad8cb KW |
3114 | RTL_W16(IntrStatus, 0xffff); |
3115 | ||
ca52efd5 | 3116 | pci_set_master(pdev); |
3117 | ||
1da177e4 LT |
3118 | /* Identify chip attached to board */ |
3119 | rtl8169_get_mac_version(tp, ioaddr); | |
1da177e4 | 3120 | |
f21b75e9 JD |
3121 | /* Use appropriate default if unknown */ |
3122 | if (tp->mac_version == RTL_GIGA_MAC_NONE) { | |
bf82c189 JP |
3123 | netif_notice(tp, probe, dev, |
3124 | "unknown MAC, using family default\n"); | |
f21b75e9 JD |
3125 | tp->mac_version = cfg->default_ver; |
3126 | } | |
3127 | ||
1da177e4 | 3128 | rtl8169_print_mac_version(tp); |
1da177e4 | 3129 | |
cee60c37 | 3130 | for (i = 0; i < ARRAY_SIZE(rtl_chip_info); i++) { |
1da177e4 LT |
3131 | if (tp->mac_version == rtl_chip_info[i].mac_version) |
3132 | break; | |
3133 | } | |
cee60c37 | 3134 | if (i == ARRAY_SIZE(rtl_chip_info)) { |
f21b75e9 JD |
3135 | dev_err(&pdev->dev, |
3136 | "driver bug, MAC version not found in rtl_chip_info\n"); | |
87aeec76 | 3137 | goto err_out_msi_4; |
1da177e4 LT |
3138 | } |
3139 | tp->chipset = i; | |
3140 | ||
5d06a99f FR |
3141 | RTL_W8(Cfg9346, Cfg9346_Unlock); |
3142 | RTL_W8(Config1, RTL_R8(Config1) | PMEnable); | |
3143 | RTL_W8(Config5, RTL_R8(Config5) & PMEStatus); | |
20037fa4 BP |
3144 | if ((RTL_R8(Config3) & (LinkUp | MagicPacket)) != 0) |
3145 | tp->features |= RTL_FEATURE_WOL; | |
3146 | if ((RTL_R8(Config5) & (UWF | BWF | MWF)) != 0) | |
3147 | tp->features |= RTL_FEATURE_WOL; | |
fbac58fc | 3148 | tp->features |= rtl_try_msi(pdev, ioaddr, cfg); |
5d06a99f FR |
3149 | RTL_W8(Cfg9346, Cfg9346_Lock); |
3150 | ||
66ec5d4f FR |
3151 | if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) && |
3152 | (RTL_R8(PHYstatus) & TBI_Enable)) { | |
1da177e4 LT |
3153 | tp->set_speed = rtl8169_set_speed_tbi; |
3154 | tp->get_settings = rtl8169_gset_tbi; | |
3155 | tp->phy_reset_enable = rtl8169_tbi_reset_enable; | |
3156 | tp->phy_reset_pending = rtl8169_tbi_reset_pending; | |
3157 | tp->link_ok = rtl8169_tbi_link_ok; | |
8b4ab28d | 3158 | tp->do_ioctl = rtl_tbi_ioctl; |
1da177e4 | 3159 | |
64e4bfb4 | 3160 | tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */ |
1da177e4 LT |
3161 | } else { |
3162 | tp->set_speed = rtl8169_set_speed_xmii; | |
3163 | tp->get_settings = rtl8169_gset_xmii; | |
3164 | tp->phy_reset_enable = rtl8169_xmii_reset_enable; | |
3165 | tp->phy_reset_pending = rtl8169_xmii_reset_pending; | |
3166 | tp->link_ok = rtl8169_xmii_link_ok; | |
8b4ab28d | 3167 | tp->do_ioctl = rtl_xmii_ioctl; |
1da177e4 LT |
3168 | } |
3169 | ||
df58ef51 FR |
3170 | spin_lock_init(&tp->lock); |
3171 | ||
738e1e69 PV |
3172 | tp->mmio_addr = ioaddr; |
3173 | ||
7bf6bf48 | 3174 | /* Get MAC address */ |
1da177e4 LT |
3175 | for (i = 0; i < MAC_ADDR_LEN; i++) |
3176 | dev->dev_addr[i] = RTL_R8(MAC0 + i); | |
6d6525b7 | 3177 | memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len); |
1da177e4 | 3178 | |
1da177e4 | 3179 | SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops); |
1da177e4 LT |
3180 | dev->watchdog_timeo = RTL8169_TX_TIMEOUT; |
3181 | dev->irq = pdev->irq; | |
3182 | dev->base_addr = (unsigned long) ioaddr; | |
1da177e4 | 3183 | |
bea3348e | 3184 | netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT); |
1da177e4 LT |
3185 | |
3186 | #ifdef CONFIG_R8169_VLAN | |
3187 | dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX; | |
1da177e4 LT |
3188 | #endif |
3189 | ||
3190 | tp->intr_mask = 0xffff; | |
0e485150 FR |
3191 | tp->align = cfg->align; |
3192 | tp->hw_start = cfg->hw_start; | |
3193 | tp->intr_event = cfg->intr_event; | |
3194 | tp->napi_event = cfg->napi_event; | |
1da177e4 | 3195 | |
2efa53f3 FR |
3196 | init_timer(&tp->timer); |
3197 | tp->timer.data = (unsigned long) dev; | |
3198 | tp->timer.function = rtl8169_phy_timer; | |
3199 | ||
1da177e4 | 3200 | rc = register_netdev(dev); |
4ff96fa6 | 3201 | if (rc < 0) |
87aeec76 | 3202 | goto err_out_msi_4; |
1da177e4 LT |
3203 | |
3204 | pci_set_drvdata(pdev, dev); | |
3205 | ||
bf82c189 JP |
3206 | netif_info(tp, probe, dev, "%s at 0x%lx, %pM, XID %08x IRQ %d\n", |
3207 | rtl_chip_info[tp->chipset].name, | |
3208 | dev->base_addr, dev->dev_addr, | |
3209 | (u32)(RTL_R32(TxConfig) & 0x9cf0f8ff), dev->irq); | |
1da177e4 | 3210 | |
4ff96fa6 | 3211 | rtl8169_init_phy(dev, tp); |
05af2142 SW |
3212 | |
3213 | /* | |
3214 | * Pretend we are using VLANs; This bypasses a nasty bug where | |
3215 | * Interrupts stop flowing on high load on 8110SCd controllers. | |
3216 | */ | |
3217 | if (tp->mac_version == RTL_GIGA_MAC_VER_05) | |
3218 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | RxVlan); | |
3219 | ||
8b76ab39 | 3220 | device_set_wakeup_enable(&pdev->dev, tp->features & RTL_FEATURE_WOL); |
1da177e4 | 3221 | |
f3ec4f87 AS |
3222 | if (pci_dev_run_wake(pdev)) |
3223 | pm_runtime_put_noidle(&pdev->dev); | |
e1759441 | 3224 | |
4ff96fa6 FR |
3225 | out: |
3226 | return rc; | |
1da177e4 | 3227 | |
87aeec76 | 3228 | err_out_msi_4: |
fbac58fc | 3229 | rtl_disable_msi(pdev, tp); |
4ff96fa6 | 3230 | iounmap(ioaddr); |
87aeec76 | 3231 | err_out_free_res_3: |
4ff96fa6 | 3232 | pci_release_regions(pdev); |
87aeec76 | 3233 | err_out_mwi_2: |
4ff96fa6 | 3234 | pci_clear_mwi(pdev); |
4ff96fa6 FR |
3235 | pci_disable_device(pdev); |
3236 | err_out_free_dev_1: | |
3237 | free_netdev(dev); | |
3238 | goto out; | |
1da177e4 LT |
3239 | } |
3240 | ||
07d3f51f | 3241 | static void __devexit rtl8169_remove_one(struct pci_dev *pdev) |
1da177e4 LT |
3242 | { |
3243 | struct net_device *dev = pci_get_drvdata(pdev); | |
3244 | struct rtl8169_private *tp = netdev_priv(dev); | |
3245 | ||
eb2a021c FR |
3246 | flush_scheduled_work(); |
3247 | ||
1da177e4 | 3248 | unregister_netdev(dev); |
cc098dc7 | 3249 | |
f3ec4f87 AS |
3250 | if (pci_dev_run_wake(pdev)) |
3251 | pm_runtime_get_noresume(&pdev->dev); | |
e1759441 | 3252 | |
cc098dc7 IV |
3253 | /* restore original MAC address */ |
3254 | rtl_rar_set(tp, dev->perm_addr); | |
3255 | ||
fbac58fc | 3256 | rtl_disable_msi(pdev, tp); |
1da177e4 LT |
3257 | rtl8169_release_board(pdev, dev, tp->mmio_addr); |
3258 | pci_set_drvdata(pdev, NULL); | |
3259 | } | |
3260 | ||
1da177e4 | 3261 | static void rtl8169_set_rxbufsize(struct rtl8169_private *tp, |
c0cd884a | 3262 | unsigned int mtu) |
1da177e4 | 3263 | { |
c0cd884a NH |
3264 | unsigned int max_frame = mtu + VLAN_ETH_HLEN + ETH_FCS_LEN; |
3265 | ||
3266 | if (max_frame != 16383) | |
93f4d91d NH |
3267 | printk(KERN_WARNING PFX "WARNING! Changing of MTU on this " |
3268 | "NIC may lead to frame reception errors!\n"); | |
1da177e4 | 3269 | |
8812304c | 3270 | tp->rx_buf_sz = (max_frame > RX_BUF_SIZE) ? max_frame : RX_BUF_SIZE; |
1da177e4 LT |
3271 | } |
3272 | ||
3273 | static int rtl8169_open(struct net_device *dev) | |
3274 | { | |
3275 | struct rtl8169_private *tp = netdev_priv(dev); | |
3276 | struct pci_dev *pdev = tp->pci_dev; | |
99f252b0 | 3277 | int retval = -ENOMEM; |
1da177e4 | 3278 | |
e1759441 | 3279 | pm_runtime_get_sync(&pdev->dev); |
1da177e4 | 3280 | |
c0cd884a NH |
3281 | /* |
3282 | * Note that we use a magic value here, its wierd I know | |
3283 | * its done because, some subset of rtl8169 hardware suffers from | |
3284 | * a problem in which frames received that are longer than | |
3285 | * the size set in RxMaxSize register return garbage sizes | |
3286 | * when received. To avoid this we need to turn off filtering, | |
3287 | * which is done by setting a value of 16383 in the RxMaxSize register | |
3288 | * and allocating 16k frames to handle the largest possible rx value | |
3289 | * thats what the magic math below does. | |
3290 | */ | |
3291 | rtl8169_set_rxbufsize(tp, 16383 - VLAN_ETH_HLEN - ETH_FCS_LEN); | |
1da177e4 LT |
3292 | |
3293 | /* | |
3294 | * Rx and Tx desscriptors needs 256 bytes alignment. | |
3295 | * pci_alloc_consistent provides more. | |
3296 | */ | |
3297 | tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES, | |
3298 | &tp->TxPhyAddr); | |
3299 | if (!tp->TxDescArray) | |
e1759441 | 3300 | goto err_pm_runtime_put; |
1da177e4 LT |
3301 | |
3302 | tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES, | |
3303 | &tp->RxPhyAddr); | |
3304 | if (!tp->RxDescArray) | |
99f252b0 | 3305 | goto err_free_tx_0; |
1da177e4 LT |
3306 | |
3307 | retval = rtl8169_init_ring(dev); | |
3308 | if (retval < 0) | |
99f252b0 | 3309 | goto err_free_rx_1; |
1da177e4 | 3310 | |
c4028958 | 3311 | INIT_DELAYED_WORK(&tp->task, NULL); |
1da177e4 | 3312 | |
99f252b0 FR |
3313 | smp_mb(); |
3314 | ||
fbac58fc FR |
3315 | retval = request_irq(dev->irq, rtl8169_interrupt, |
3316 | (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED, | |
99f252b0 FR |
3317 | dev->name, dev); |
3318 | if (retval < 0) | |
3319 | goto err_release_ring_2; | |
3320 | ||
bea3348e | 3321 | napi_enable(&tp->napi); |
bea3348e | 3322 | |
07ce4064 | 3323 | rtl_hw_start(dev); |
1da177e4 LT |
3324 | |
3325 | rtl8169_request_timer(dev); | |
3326 | ||
e1759441 RW |
3327 | tp->saved_wolopts = 0; |
3328 | pm_runtime_put_noidle(&pdev->dev); | |
3329 | ||
1da177e4 LT |
3330 | rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
3331 | out: | |
3332 | return retval; | |
3333 | ||
99f252b0 FR |
3334 | err_release_ring_2: |
3335 | rtl8169_rx_clear(tp); | |
3336 | err_free_rx_1: | |
1da177e4 LT |
3337 | pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray, |
3338 | tp->RxPhyAddr); | |
e1759441 | 3339 | tp->RxDescArray = NULL; |
99f252b0 | 3340 | err_free_tx_0: |
1da177e4 LT |
3341 | pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray, |
3342 | tp->TxPhyAddr); | |
e1759441 RW |
3343 | tp->TxDescArray = NULL; |
3344 | err_pm_runtime_put: | |
3345 | pm_runtime_put_noidle(&pdev->dev); | |
1da177e4 LT |
3346 | goto out; |
3347 | } | |
3348 | ||
3349 | static void rtl8169_hw_reset(void __iomem *ioaddr) | |
3350 | { | |
3351 | /* Disable interrupts */ | |
3352 | rtl8169_irq_mask_and_ack(ioaddr); | |
3353 | ||
3354 | /* Reset the chipset */ | |
3355 | RTL_W8(ChipCmd, CmdReset); | |
3356 | ||
3357 | /* PCI commit */ | |
3358 | RTL_R8(ChipCmd); | |
3359 | } | |
3360 | ||
7f796d83 | 3361 | static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp) |
9cb427b6 FR |
3362 | { |
3363 | void __iomem *ioaddr = tp->mmio_addr; | |
3364 | u32 cfg = rtl8169_rx_config; | |
3365 | ||
3366 | cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask); | |
3367 | RTL_W32(RxConfig, cfg); | |
3368 | ||
3369 | /* Set DMA burst size and Interframe Gap Time */ | |
3370 | RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) | | |
3371 | (InterFrameGap << TxInterFrameGapShift)); | |
3372 | } | |
3373 | ||
07ce4064 | 3374 | static void rtl_hw_start(struct net_device *dev) |
1da177e4 LT |
3375 | { |
3376 | struct rtl8169_private *tp = netdev_priv(dev); | |
3377 | void __iomem *ioaddr = tp->mmio_addr; | |
07d3f51f | 3378 | unsigned int i; |
1da177e4 LT |
3379 | |
3380 | /* Soft reset the chip. */ | |
3381 | RTL_W8(ChipCmd, CmdReset); | |
3382 | ||
3383 | /* Check that the chip has finished the reset. */ | |
07d3f51f | 3384 | for (i = 0; i < 100; i++) { |
1da177e4 LT |
3385 | if ((RTL_R8(ChipCmd) & CmdReset) == 0) |
3386 | break; | |
b518fa8e | 3387 | msleep_interruptible(1); |
1da177e4 LT |
3388 | } |
3389 | ||
07ce4064 FR |
3390 | tp->hw_start(dev); |
3391 | ||
07ce4064 FR |
3392 | netif_start_queue(dev); |
3393 | } | |
3394 | ||
3395 | ||
7f796d83 FR |
3396 | static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp, |
3397 | void __iomem *ioaddr) | |
3398 | { | |
3399 | /* | |
3400 | * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh | |
3401 | * register to be written before TxDescAddrLow to work. | |
3402 | * Switching from MMIO to I/O access fixes the issue as well. | |
3403 | */ | |
3404 | RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32); | |
284901a9 | 3405 | RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_BIT_MASK(32)); |
7f796d83 | 3406 | RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32); |
284901a9 | 3407 | RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_BIT_MASK(32)); |
7f796d83 FR |
3408 | } |
3409 | ||
3410 | static u16 rtl_rw_cpluscmd(void __iomem *ioaddr) | |
3411 | { | |
3412 | u16 cmd; | |
3413 | ||
3414 | cmd = RTL_R16(CPlusCmd); | |
3415 | RTL_W16(CPlusCmd, cmd); | |
3416 | return cmd; | |
3417 | } | |
3418 | ||
fdd7b4c3 | 3419 | static void rtl_set_rx_max_size(void __iomem *ioaddr, unsigned int rx_buf_sz) |
7f796d83 FR |
3420 | { |
3421 | /* Low hurts. Let's disable the filtering. */ | |
207d6e87 | 3422 | RTL_W16(RxMaxSize, rx_buf_sz + 1); |
7f796d83 FR |
3423 | } |
3424 | ||
6dccd16b FR |
3425 | static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version) |
3426 | { | |
350f7596 | 3427 | static const struct { |
6dccd16b FR |
3428 | u32 mac_version; |
3429 | u32 clk; | |
3430 | u32 val; | |
3431 | } cfg2_info [] = { | |
3432 | { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd | |
3433 | { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff }, | |
3434 | { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe | |
3435 | { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff } | |
3436 | }, *p = cfg2_info; | |
3437 | unsigned int i; | |
3438 | u32 clk; | |
3439 | ||
3440 | clk = RTL_R8(Config2) & PCI_Clock_66MHz; | |
cadf1855 | 3441 | for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) { |
6dccd16b FR |
3442 | if ((p->mac_version == mac_version) && (p->clk == clk)) { |
3443 | RTL_W32(0x7c, p->val); | |
3444 | break; | |
3445 | } | |
3446 | } | |
3447 | } | |
3448 | ||
07ce4064 FR |
3449 | static void rtl_hw_start_8169(struct net_device *dev) |
3450 | { | |
3451 | struct rtl8169_private *tp = netdev_priv(dev); | |
3452 | void __iomem *ioaddr = tp->mmio_addr; | |
3453 | struct pci_dev *pdev = tp->pci_dev; | |
07ce4064 | 3454 | |
9cb427b6 FR |
3455 | if (tp->mac_version == RTL_GIGA_MAC_VER_05) { |
3456 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW); | |
3457 | pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08); | |
3458 | } | |
3459 | ||
1da177e4 | 3460 | RTL_W8(Cfg9346, Cfg9346_Unlock); |
9cb427b6 FR |
3461 | if ((tp->mac_version == RTL_GIGA_MAC_VER_01) || |
3462 | (tp->mac_version == RTL_GIGA_MAC_VER_02) || | |
3463 | (tp->mac_version == RTL_GIGA_MAC_VER_03) || | |
3464 | (tp->mac_version == RTL_GIGA_MAC_VER_04)) | |
3465 | RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); | |
3466 | ||
1da177e4 LT |
3467 | RTL_W8(EarlyTxThres, EarlyTxThld); |
3468 | ||
fdd7b4c3 | 3469 | rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz); |
1da177e4 | 3470 | |
c946b304 FR |
3471 | if ((tp->mac_version == RTL_GIGA_MAC_VER_01) || |
3472 | (tp->mac_version == RTL_GIGA_MAC_VER_02) || | |
3473 | (tp->mac_version == RTL_GIGA_MAC_VER_03) || | |
3474 | (tp->mac_version == RTL_GIGA_MAC_VER_04)) | |
3475 | rtl_set_rx_tx_config_registers(tp); | |
1da177e4 | 3476 | |
7f796d83 | 3477 | tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW; |
1da177e4 | 3478 | |
bcf0bf90 FR |
3479 | if ((tp->mac_version == RTL_GIGA_MAC_VER_02) || |
3480 | (tp->mac_version == RTL_GIGA_MAC_VER_03)) { | |
06fa7358 | 3481 | dprintk("Set MAC Reg C+CR Offset 0xE0. " |
1da177e4 | 3482 | "Bit-3 and bit-14 MUST be 1\n"); |
bcf0bf90 | 3483 | tp->cp_cmd |= (1 << 14); |
1da177e4 LT |
3484 | } |
3485 | ||
bcf0bf90 FR |
3486 | RTL_W16(CPlusCmd, tp->cp_cmd); |
3487 | ||
6dccd16b FR |
3488 | rtl8169_set_magic_reg(ioaddr, tp->mac_version); |
3489 | ||
1da177e4 LT |
3490 | /* |
3491 | * Undocumented corner. Supposedly: | |
3492 | * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets | |
3493 | */ | |
3494 | RTL_W16(IntrMitigate, 0x0000); | |
3495 | ||
7f796d83 | 3496 | rtl_set_rx_tx_desc_registers(tp, ioaddr); |
9cb427b6 | 3497 | |
c946b304 FR |
3498 | if ((tp->mac_version != RTL_GIGA_MAC_VER_01) && |
3499 | (tp->mac_version != RTL_GIGA_MAC_VER_02) && | |
3500 | (tp->mac_version != RTL_GIGA_MAC_VER_03) && | |
3501 | (tp->mac_version != RTL_GIGA_MAC_VER_04)) { | |
3502 | RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); | |
3503 | rtl_set_rx_tx_config_registers(tp); | |
3504 | } | |
3505 | ||
1da177e4 | 3506 | RTL_W8(Cfg9346, Cfg9346_Lock); |
b518fa8e FR |
3507 | |
3508 | /* Initially a 10 us delay. Turned it into a PCI commit. - FR */ | |
3509 | RTL_R8(IntrMask); | |
1da177e4 LT |
3510 | |
3511 | RTL_W32(RxMissed, 0); | |
3512 | ||
07ce4064 | 3513 | rtl_set_rx_mode(dev); |
1da177e4 LT |
3514 | |
3515 | /* no early-rx interrupts */ | |
3516 | RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); | |
6dccd16b FR |
3517 | |
3518 | /* Enable all known interrupts by setting the interrupt mask. */ | |
0e485150 | 3519 | RTL_W16(IntrMask, tp->intr_event); |
07ce4064 | 3520 | } |
1da177e4 | 3521 | |
9c14ceaf | 3522 | static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force) |
458a9f61 | 3523 | { |
9c14ceaf FR |
3524 | struct net_device *dev = pci_get_drvdata(pdev); |
3525 | struct rtl8169_private *tp = netdev_priv(dev); | |
3526 | int cap = tp->pcie_cap; | |
3527 | ||
3528 | if (cap) { | |
3529 | u16 ctl; | |
458a9f61 | 3530 | |
9c14ceaf FR |
3531 | pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl); |
3532 | ctl = (ctl & ~PCI_EXP_DEVCTL_READRQ) | force; | |
3533 | pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl); | |
3534 | } | |
458a9f61 FR |
3535 | } |
3536 | ||
dacf8154 FR |
3537 | static void rtl_csi_access_enable(void __iomem *ioaddr) |
3538 | { | |
3539 | u32 csi; | |
3540 | ||
3541 | csi = rtl_csi_read(ioaddr, 0x070c) & 0x00ffffff; | |
3542 | rtl_csi_write(ioaddr, 0x070c, csi | 0x27000000); | |
3543 | } | |
3544 | ||
3545 | struct ephy_info { | |
3546 | unsigned int offset; | |
3547 | u16 mask; | |
3548 | u16 bits; | |
3549 | }; | |
3550 | ||
350f7596 | 3551 | static void rtl_ephy_init(void __iomem *ioaddr, const struct ephy_info *e, int len) |
dacf8154 FR |
3552 | { |
3553 | u16 w; | |
3554 | ||
3555 | while (len-- > 0) { | |
3556 | w = (rtl_ephy_read(ioaddr, e->offset) & ~e->mask) | e->bits; | |
3557 | rtl_ephy_write(ioaddr, e->offset, w); | |
3558 | e++; | |
3559 | } | |
3560 | } | |
3561 | ||
b726e493 FR |
3562 | static void rtl_disable_clock_request(struct pci_dev *pdev) |
3563 | { | |
3564 | struct net_device *dev = pci_get_drvdata(pdev); | |
3565 | struct rtl8169_private *tp = netdev_priv(dev); | |
3566 | int cap = tp->pcie_cap; | |
3567 | ||
3568 | if (cap) { | |
3569 | u16 ctl; | |
3570 | ||
3571 | pci_read_config_word(pdev, cap + PCI_EXP_LNKCTL, &ctl); | |
3572 | ctl &= ~PCI_EXP_LNKCTL_CLKREQ_EN; | |
3573 | pci_write_config_word(pdev, cap + PCI_EXP_LNKCTL, ctl); | |
3574 | } | |
3575 | } | |
3576 | ||
3577 | #define R8168_CPCMD_QUIRK_MASK (\ | |
3578 | EnableBist | \ | |
3579 | Mac_dbgo_oe | \ | |
3580 | Force_half_dup | \ | |
3581 | Force_rxflow_en | \ | |
3582 | Force_txflow_en | \ | |
3583 | Cxpl_dbg_sel | \ | |
3584 | ASF | \ | |
3585 | PktCntrDisable | \ | |
3586 | Mac_dbgo_sel) | |
3587 | ||
219a1e9d FR |
3588 | static void rtl_hw_start_8168bb(void __iomem *ioaddr, struct pci_dev *pdev) |
3589 | { | |
b726e493 FR |
3590 | RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
3591 | ||
3592 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); | |
3593 | ||
2e68ae44 FR |
3594 | rtl_tx_performance_tweak(pdev, |
3595 | (0x5 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN); | |
219a1e9d FR |
3596 | } |
3597 | ||
3598 | static void rtl_hw_start_8168bef(void __iomem *ioaddr, struct pci_dev *pdev) | |
3599 | { | |
3600 | rtl_hw_start_8168bb(ioaddr, pdev); | |
b726e493 FR |
3601 | |
3602 | RTL_W8(EarlyTxThres, EarlyTxThld); | |
3603 | ||
3604 | RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0)); | |
219a1e9d FR |
3605 | } |
3606 | ||
3607 | static void __rtl_hw_start_8168cp(void __iomem *ioaddr, struct pci_dev *pdev) | |
3608 | { | |
b726e493 FR |
3609 | RTL_W8(Config1, RTL_R8(Config1) | Speed_down); |
3610 | ||
3611 | RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); | |
3612 | ||
219a1e9d | 3613 | rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
b726e493 FR |
3614 | |
3615 | rtl_disable_clock_request(pdev); | |
3616 | ||
3617 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); | |
219a1e9d FR |
3618 | } |
3619 | ||
ef3386f0 | 3620 | static void rtl_hw_start_8168cp_1(void __iomem *ioaddr, struct pci_dev *pdev) |
219a1e9d | 3621 | { |
350f7596 | 3622 | static const struct ephy_info e_info_8168cp[] = { |
b726e493 FR |
3623 | { 0x01, 0, 0x0001 }, |
3624 | { 0x02, 0x0800, 0x1000 }, | |
3625 | { 0x03, 0, 0x0042 }, | |
3626 | { 0x06, 0x0080, 0x0000 }, | |
3627 | { 0x07, 0, 0x2000 } | |
3628 | }; | |
3629 | ||
3630 | rtl_csi_access_enable(ioaddr); | |
3631 | ||
3632 | rtl_ephy_init(ioaddr, e_info_8168cp, ARRAY_SIZE(e_info_8168cp)); | |
3633 | ||
219a1e9d FR |
3634 | __rtl_hw_start_8168cp(ioaddr, pdev); |
3635 | } | |
3636 | ||
ef3386f0 FR |
3637 | static void rtl_hw_start_8168cp_2(void __iomem *ioaddr, struct pci_dev *pdev) |
3638 | { | |
3639 | rtl_csi_access_enable(ioaddr); | |
3640 | ||
3641 | RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); | |
3642 | ||
3643 | rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); | |
3644 | ||
3645 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); | |
3646 | } | |
3647 | ||
7f3e3d3a FR |
3648 | static void rtl_hw_start_8168cp_3(void __iomem *ioaddr, struct pci_dev *pdev) |
3649 | { | |
3650 | rtl_csi_access_enable(ioaddr); | |
3651 | ||
3652 | RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); | |
3653 | ||
3654 | /* Magic. */ | |
3655 | RTL_W8(DBG_REG, 0x20); | |
3656 | ||
3657 | RTL_W8(EarlyTxThres, EarlyTxThld); | |
3658 | ||
3659 | rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); | |
3660 | ||
3661 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); | |
3662 | } | |
3663 | ||
219a1e9d FR |
3664 | static void rtl_hw_start_8168c_1(void __iomem *ioaddr, struct pci_dev *pdev) |
3665 | { | |
350f7596 | 3666 | static const struct ephy_info e_info_8168c_1[] = { |
b726e493 FR |
3667 | { 0x02, 0x0800, 0x1000 }, |
3668 | { 0x03, 0, 0x0002 }, | |
3669 | { 0x06, 0x0080, 0x0000 } | |
3670 | }; | |
3671 | ||
3672 | rtl_csi_access_enable(ioaddr); | |
3673 | ||
3674 | RTL_W8(DBG_REG, 0x06 | FIX_NAK_1 | FIX_NAK_2); | |
3675 | ||
3676 | rtl_ephy_init(ioaddr, e_info_8168c_1, ARRAY_SIZE(e_info_8168c_1)); | |
3677 | ||
219a1e9d FR |
3678 | __rtl_hw_start_8168cp(ioaddr, pdev); |
3679 | } | |
3680 | ||
3681 | static void rtl_hw_start_8168c_2(void __iomem *ioaddr, struct pci_dev *pdev) | |
3682 | { | |
350f7596 | 3683 | static const struct ephy_info e_info_8168c_2[] = { |
b726e493 FR |
3684 | { 0x01, 0, 0x0001 }, |
3685 | { 0x03, 0x0400, 0x0220 } | |
3686 | }; | |
3687 | ||
3688 | rtl_csi_access_enable(ioaddr); | |
3689 | ||
3690 | rtl_ephy_init(ioaddr, e_info_8168c_2, ARRAY_SIZE(e_info_8168c_2)); | |
3691 | ||
219a1e9d FR |
3692 | __rtl_hw_start_8168cp(ioaddr, pdev); |
3693 | } | |
3694 | ||
197ff761 FR |
3695 | static void rtl_hw_start_8168c_3(void __iomem *ioaddr, struct pci_dev *pdev) |
3696 | { | |
3697 | rtl_hw_start_8168c_2(ioaddr, pdev); | |
3698 | } | |
3699 | ||
6fb07058 FR |
3700 | static void rtl_hw_start_8168c_4(void __iomem *ioaddr, struct pci_dev *pdev) |
3701 | { | |
3702 | rtl_csi_access_enable(ioaddr); | |
3703 | ||
3704 | __rtl_hw_start_8168cp(ioaddr, pdev); | |
3705 | } | |
3706 | ||
5b538df9 FR |
3707 | static void rtl_hw_start_8168d(void __iomem *ioaddr, struct pci_dev *pdev) |
3708 | { | |
3709 | rtl_csi_access_enable(ioaddr); | |
3710 | ||
3711 | rtl_disable_clock_request(pdev); | |
3712 | ||
3713 | RTL_W8(EarlyTxThres, EarlyTxThld); | |
3714 | ||
3715 | rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); | |
3716 | ||
3717 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); | |
3718 | } | |
3719 | ||
07ce4064 FR |
3720 | static void rtl_hw_start_8168(struct net_device *dev) |
3721 | { | |
2dd99530 FR |
3722 | struct rtl8169_private *tp = netdev_priv(dev); |
3723 | void __iomem *ioaddr = tp->mmio_addr; | |
0e485150 | 3724 | struct pci_dev *pdev = tp->pci_dev; |
2dd99530 FR |
3725 | |
3726 | RTL_W8(Cfg9346, Cfg9346_Unlock); | |
3727 | ||
3728 | RTL_W8(EarlyTxThres, EarlyTxThld); | |
3729 | ||
fdd7b4c3 | 3730 | rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz); |
2dd99530 | 3731 | |
0e485150 | 3732 | tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1; |
2dd99530 FR |
3733 | |
3734 | RTL_W16(CPlusCmd, tp->cp_cmd); | |
3735 | ||
0e485150 | 3736 | RTL_W16(IntrMitigate, 0x5151); |
2dd99530 | 3737 | |
0e485150 FR |
3738 | /* Work around for RxFIFO overflow. */ |
3739 | if (tp->mac_version == RTL_GIGA_MAC_VER_11) { | |
3740 | tp->intr_event |= RxFIFOOver | PCSTimeout; | |
3741 | tp->intr_event &= ~RxOverflow; | |
3742 | } | |
3743 | ||
3744 | rtl_set_rx_tx_desc_registers(tp, ioaddr); | |
2dd99530 | 3745 | |
b8363901 FR |
3746 | rtl_set_rx_mode(dev); |
3747 | ||
3748 | RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) | | |
3749 | (InterFrameGap << TxInterFrameGapShift)); | |
2dd99530 FR |
3750 | |
3751 | RTL_R8(IntrMask); | |
3752 | ||
219a1e9d FR |
3753 | switch (tp->mac_version) { |
3754 | case RTL_GIGA_MAC_VER_11: | |
3755 | rtl_hw_start_8168bb(ioaddr, pdev); | |
3756 | break; | |
3757 | ||
3758 | case RTL_GIGA_MAC_VER_12: | |
3759 | case RTL_GIGA_MAC_VER_17: | |
3760 | rtl_hw_start_8168bef(ioaddr, pdev); | |
3761 | break; | |
3762 | ||
3763 | case RTL_GIGA_MAC_VER_18: | |
ef3386f0 | 3764 | rtl_hw_start_8168cp_1(ioaddr, pdev); |
219a1e9d FR |
3765 | break; |
3766 | ||
3767 | case RTL_GIGA_MAC_VER_19: | |
3768 | rtl_hw_start_8168c_1(ioaddr, pdev); | |
3769 | break; | |
3770 | ||
3771 | case RTL_GIGA_MAC_VER_20: | |
3772 | rtl_hw_start_8168c_2(ioaddr, pdev); | |
3773 | break; | |
3774 | ||
197ff761 FR |
3775 | case RTL_GIGA_MAC_VER_21: |
3776 | rtl_hw_start_8168c_3(ioaddr, pdev); | |
3777 | break; | |
3778 | ||
6fb07058 FR |
3779 | case RTL_GIGA_MAC_VER_22: |
3780 | rtl_hw_start_8168c_4(ioaddr, pdev); | |
3781 | break; | |
3782 | ||
ef3386f0 FR |
3783 | case RTL_GIGA_MAC_VER_23: |
3784 | rtl_hw_start_8168cp_2(ioaddr, pdev); | |
3785 | break; | |
3786 | ||
7f3e3d3a FR |
3787 | case RTL_GIGA_MAC_VER_24: |
3788 | rtl_hw_start_8168cp_3(ioaddr, pdev); | |
3789 | break; | |
3790 | ||
5b538df9 | 3791 | case RTL_GIGA_MAC_VER_25: |
daf9df6d | 3792 | case RTL_GIGA_MAC_VER_26: |
3793 | case RTL_GIGA_MAC_VER_27: | |
5b538df9 FR |
3794 | rtl_hw_start_8168d(ioaddr, pdev); |
3795 | break; | |
3796 | ||
219a1e9d FR |
3797 | default: |
3798 | printk(KERN_ERR PFX "%s: unknown chipset (mac_version = %d).\n", | |
3799 | dev->name, tp->mac_version); | |
3800 | break; | |
3801 | } | |
2dd99530 | 3802 | |
0e485150 FR |
3803 | RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
3804 | ||
b8363901 FR |
3805 | RTL_W8(Cfg9346, Cfg9346_Lock); |
3806 | ||
2dd99530 | 3807 | RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); |
6dccd16b | 3808 | |
0e485150 | 3809 | RTL_W16(IntrMask, tp->intr_event); |
07ce4064 | 3810 | } |
1da177e4 | 3811 | |
2857ffb7 FR |
3812 | #define R810X_CPCMD_QUIRK_MASK (\ |
3813 | EnableBist | \ | |
3814 | Mac_dbgo_oe | \ | |
3815 | Force_half_dup | \ | |
5edcc537 | 3816 | Force_rxflow_en | \ |
2857ffb7 FR |
3817 | Force_txflow_en | \ |
3818 | Cxpl_dbg_sel | \ | |
3819 | ASF | \ | |
3820 | PktCntrDisable | \ | |
3821 | PCIDAC | \ | |
3822 | PCIMulRW) | |
3823 | ||
3824 | static void rtl_hw_start_8102e_1(void __iomem *ioaddr, struct pci_dev *pdev) | |
3825 | { | |
350f7596 | 3826 | static const struct ephy_info e_info_8102e_1[] = { |
2857ffb7 FR |
3827 | { 0x01, 0, 0x6e65 }, |
3828 | { 0x02, 0, 0x091f }, | |
3829 | { 0x03, 0, 0xc2f9 }, | |
3830 | { 0x06, 0, 0xafb5 }, | |
3831 | { 0x07, 0, 0x0e00 }, | |
3832 | { 0x19, 0, 0xec80 }, | |
3833 | { 0x01, 0, 0x2e65 }, | |
3834 | { 0x01, 0, 0x6e65 } | |
3835 | }; | |
3836 | u8 cfg1; | |
3837 | ||
3838 | rtl_csi_access_enable(ioaddr); | |
3839 | ||
3840 | RTL_W8(DBG_REG, FIX_NAK_1); | |
3841 | ||
3842 | rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); | |
3843 | ||
3844 | RTL_W8(Config1, | |
3845 | LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable); | |
3846 | RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); | |
3847 | ||
3848 | cfg1 = RTL_R8(Config1); | |
3849 | if ((cfg1 & LEDS0) && (cfg1 & LEDS1)) | |
3850 | RTL_W8(Config1, cfg1 & ~LEDS0); | |
3851 | ||
3852 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK); | |
3853 | ||
3854 | rtl_ephy_init(ioaddr, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1)); | |
3855 | } | |
3856 | ||
3857 | static void rtl_hw_start_8102e_2(void __iomem *ioaddr, struct pci_dev *pdev) | |
3858 | { | |
3859 | rtl_csi_access_enable(ioaddr); | |
3860 | ||
3861 | rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); | |
3862 | ||
3863 | RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable); | |
3864 | RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); | |
3865 | ||
3866 | RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK); | |
3867 | } | |
3868 | ||
3869 | static void rtl_hw_start_8102e_3(void __iomem *ioaddr, struct pci_dev *pdev) | |
3870 | { | |
3871 | rtl_hw_start_8102e_2(ioaddr, pdev); | |
3872 | ||
3873 | rtl_ephy_write(ioaddr, 0x03, 0xc2f9); | |
3874 | } | |
3875 | ||
07ce4064 FR |
3876 | static void rtl_hw_start_8101(struct net_device *dev) |
3877 | { | |
cdf1a608 FR |
3878 | struct rtl8169_private *tp = netdev_priv(dev); |
3879 | void __iomem *ioaddr = tp->mmio_addr; | |
3880 | struct pci_dev *pdev = tp->pci_dev; | |
3881 | ||
e3cf0cc0 FR |
3882 | if ((tp->mac_version == RTL_GIGA_MAC_VER_13) || |
3883 | (tp->mac_version == RTL_GIGA_MAC_VER_16)) { | |
9c14ceaf FR |
3884 | int cap = tp->pcie_cap; |
3885 | ||
3886 | if (cap) { | |
3887 | pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, | |
3888 | PCI_EXP_DEVCTL_NOSNOOP_EN); | |
3889 | } | |
cdf1a608 FR |
3890 | } |
3891 | ||
2857ffb7 FR |
3892 | switch (tp->mac_version) { |
3893 | case RTL_GIGA_MAC_VER_07: | |
3894 | rtl_hw_start_8102e_1(ioaddr, pdev); | |
3895 | break; | |
3896 | ||
3897 | case RTL_GIGA_MAC_VER_08: | |
3898 | rtl_hw_start_8102e_3(ioaddr, pdev); | |
3899 | break; | |
3900 | ||
3901 | case RTL_GIGA_MAC_VER_09: | |
3902 | rtl_hw_start_8102e_2(ioaddr, pdev); | |
3903 | break; | |
cdf1a608 FR |
3904 | } |
3905 | ||
3906 | RTL_W8(Cfg9346, Cfg9346_Unlock); | |
3907 | ||
3908 | RTL_W8(EarlyTxThres, EarlyTxThld); | |
3909 | ||
fdd7b4c3 | 3910 | rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz); |
cdf1a608 FR |
3911 | |
3912 | tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW; | |
3913 | ||
3914 | RTL_W16(CPlusCmd, tp->cp_cmd); | |
3915 | ||
3916 | RTL_W16(IntrMitigate, 0x0000); | |
3917 | ||
3918 | rtl_set_rx_tx_desc_registers(tp, ioaddr); | |
3919 | ||
3920 | RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); | |
3921 | rtl_set_rx_tx_config_registers(tp); | |
3922 | ||
3923 | RTL_W8(Cfg9346, Cfg9346_Lock); | |
3924 | ||
3925 | RTL_R8(IntrMask); | |
3926 | ||
cdf1a608 FR |
3927 | rtl_set_rx_mode(dev); |
3928 | ||
0e485150 FR |
3929 | RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
3930 | ||
cdf1a608 | 3931 | RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000); |
6dccd16b | 3932 | |
0e485150 | 3933 | RTL_W16(IntrMask, tp->intr_event); |
1da177e4 LT |
3934 | } |
3935 | ||
3936 | static int rtl8169_change_mtu(struct net_device *dev, int new_mtu) | |
3937 | { | |
3938 | struct rtl8169_private *tp = netdev_priv(dev); | |
3939 | int ret = 0; | |
3940 | ||
3941 | if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu) | |
3942 | return -EINVAL; | |
3943 | ||
3944 | dev->mtu = new_mtu; | |
3945 | ||
3946 | if (!netif_running(dev)) | |
3947 | goto out; | |
3948 | ||
3949 | rtl8169_down(dev); | |
3950 | ||
c0cd884a | 3951 | rtl8169_set_rxbufsize(tp, dev->mtu); |
1da177e4 LT |
3952 | |
3953 | ret = rtl8169_init_ring(dev); | |
3954 | if (ret < 0) | |
3955 | goto out; | |
3956 | ||
bea3348e | 3957 | napi_enable(&tp->napi); |
1da177e4 | 3958 | |
07ce4064 | 3959 | rtl_hw_start(dev); |
1da177e4 LT |
3960 | |
3961 | rtl8169_request_timer(dev); | |
3962 | ||
3963 | out: | |
3964 | return ret; | |
3965 | } | |
3966 | ||
3967 | static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc) | |
3968 | { | |
95e0918d | 3969 | desc->addr = cpu_to_le64(0x0badbadbadbadbadull); |
1da177e4 LT |
3970 | desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask); |
3971 | } | |
3972 | ||
3973 | static void rtl8169_free_rx_skb(struct rtl8169_private *tp, | |
3974 | struct sk_buff **sk_buff, struct RxDesc *desc) | |
3975 | { | |
3976 | struct pci_dev *pdev = tp->pci_dev; | |
3977 | ||
3978 | pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz, | |
3979 | PCI_DMA_FROMDEVICE); | |
3980 | dev_kfree_skb(*sk_buff); | |
3981 | *sk_buff = NULL; | |
3982 | rtl8169_make_unusable_by_asic(desc); | |
3983 | } | |
3984 | ||
3985 | static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz) | |
3986 | { | |
3987 | u32 eor = le32_to_cpu(desc->opts1) & RingEnd; | |
3988 | ||
3989 | desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz); | |
3990 | } | |
3991 | ||
3992 | static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping, | |
3993 | u32 rx_buf_sz) | |
3994 | { | |
3995 | desc->addr = cpu_to_le64(mapping); | |
3996 | wmb(); | |
3997 | rtl8169_mark_to_asic(desc, rx_buf_sz); | |
3998 | } | |
3999 | ||
15d31758 SH |
4000 | static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev, |
4001 | struct net_device *dev, | |
4002 | struct RxDesc *desc, int rx_buf_sz, | |
4003 | unsigned int align) | |
1da177e4 LT |
4004 | { |
4005 | struct sk_buff *skb; | |
4006 | dma_addr_t mapping; | |
e9f63f30 | 4007 | unsigned int pad; |
1da177e4 | 4008 | |
e9f63f30 FR |
4009 | pad = align ? align : NET_IP_ALIGN; |
4010 | ||
4011 | skb = netdev_alloc_skb(dev, rx_buf_sz + pad); | |
1da177e4 LT |
4012 | if (!skb) |
4013 | goto err_out; | |
4014 | ||
e9f63f30 | 4015 | skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad); |
1da177e4 | 4016 | |
689be439 | 4017 | mapping = pci_map_single(pdev, skb->data, rx_buf_sz, |
1da177e4 LT |
4018 | PCI_DMA_FROMDEVICE); |
4019 | ||
4020 | rtl8169_map_to_asic(desc, mapping, rx_buf_sz); | |
1da177e4 | 4021 | out: |
15d31758 | 4022 | return skb; |
1da177e4 LT |
4023 | |
4024 | err_out: | |
1da177e4 LT |
4025 | rtl8169_make_unusable_by_asic(desc); |
4026 | goto out; | |
4027 | } | |
4028 | ||
4029 | static void rtl8169_rx_clear(struct rtl8169_private *tp) | |
4030 | { | |
07d3f51f | 4031 | unsigned int i; |
1da177e4 LT |
4032 | |
4033 | for (i = 0; i < NUM_RX_DESC; i++) { | |
4034 | if (tp->Rx_skbuff[i]) { | |
4035 | rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i, | |
4036 | tp->RxDescArray + i); | |
4037 | } | |
4038 | } | |
4039 | } | |
4040 | ||
4041 | static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev, | |
4042 | u32 start, u32 end) | |
4043 | { | |
4044 | u32 cur; | |
5b0384f4 | 4045 | |
4ae47c2d | 4046 | for (cur = start; end - cur != 0; cur++) { |
15d31758 SH |
4047 | struct sk_buff *skb; |
4048 | unsigned int i = cur % NUM_RX_DESC; | |
1da177e4 | 4049 | |
4ae47c2d FR |
4050 | WARN_ON((s32)(end - cur) < 0); |
4051 | ||
1da177e4 LT |
4052 | if (tp->Rx_skbuff[i]) |
4053 | continue; | |
bcf0bf90 | 4054 | |
15d31758 SH |
4055 | skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev, |
4056 | tp->RxDescArray + i, | |
4057 | tp->rx_buf_sz, tp->align); | |
4058 | if (!skb) | |
1da177e4 | 4059 | break; |
15d31758 SH |
4060 | |
4061 | tp->Rx_skbuff[i] = skb; | |
1da177e4 LT |
4062 | } |
4063 | return cur - start; | |
4064 | } | |
4065 | ||
4066 | static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc) | |
4067 | { | |
4068 | desc->opts1 |= cpu_to_le32(RingEnd); | |
4069 | } | |
4070 | ||
4071 | static void rtl8169_init_ring_indexes(struct rtl8169_private *tp) | |
4072 | { | |
4073 | tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0; | |
4074 | } | |
4075 | ||
4076 | static int rtl8169_init_ring(struct net_device *dev) | |
4077 | { | |
4078 | struct rtl8169_private *tp = netdev_priv(dev); | |
4079 | ||
4080 | rtl8169_init_ring_indexes(tp); | |
4081 | ||
4082 | memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info)); | |
4083 | memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *)); | |
4084 | ||
4085 | if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC) | |
4086 | goto err_out; | |
4087 | ||
4088 | rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1); | |
4089 | ||
4090 | return 0; | |
4091 | ||
4092 | err_out: | |
4093 | rtl8169_rx_clear(tp); | |
4094 | return -ENOMEM; | |
4095 | } | |
4096 | ||
4097 | static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb, | |
4098 | struct TxDesc *desc) | |
4099 | { | |
4100 | unsigned int len = tx_skb->len; | |
4101 | ||
4102 | pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE); | |
4103 | desc->opts1 = 0x00; | |
4104 | desc->opts2 = 0x00; | |
4105 | desc->addr = 0x00; | |
4106 | tx_skb->len = 0; | |
4107 | } | |
4108 | ||
4109 | static void rtl8169_tx_clear(struct rtl8169_private *tp) | |
4110 | { | |
4111 | unsigned int i; | |
4112 | ||
4113 | for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) { | |
4114 | unsigned int entry = i % NUM_TX_DESC; | |
4115 | struct ring_info *tx_skb = tp->tx_skb + entry; | |
4116 | unsigned int len = tx_skb->len; | |
4117 | ||
4118 | if (len) { | |
4119 | struct sk_buff *skb = tx_skb->skb; | |
4120 | ||
4121 | rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, | |
4122 | tp->TxDescArray + entry); | |
4123 | if (skb) { | |
4124 | dev_kfree_skb(skb); | |
4125 | tx_skb->skb = NULL; | |
4126 | } | |
cebf8cc7 | 4127 | tp->dev->stats.tx_dropped++; |
1da177e4 LT |
4128 | } |
4129 | } | |
4130 | tp->cur_tx = tp->dirty_tx = 0; | |
4131 | } | |
4132 | ||
c4028958 | 4133 | static void rtl8169_schedule_work(struct net_device *dev, work_func_t task) |
1da177e4 LT |
4134 | { |
4135 | struct rtl8169_private *tp = netdev_priv(dev); | |
4136 | ||
c4028958 | 4137 | PREPARE_DELAYED_WORK(&tp->task, task); |
1da177e4 LT |
4138 | schedule_delayed_work(&tp->task, 4); |
4139 | } | |
4140 | ||
4141 | static void rtl8169_wait_for_quiescence(struct net_device *dev) | |
4142 | { | |
4143 | struct rtl8169_private *tp = netdev_priv(dev); | |
4144 | void __iomem *ioaddr = tp->mmio_addr; | |
4145 | ||
4146 | synchronize_irq(dev->irq); | |
4147 | ||
4148 | /* Wait for any pending NAPI task to complete */ | |
bea3348e | 4149 | napi_disable(&tp->napi); |
1da177e4 LT |
4150 | |
4151 | rtl8169_irq_mask_and_ack(ioaddr); | |
4152 | ||
d1d08d12 DM |
4153 | tp->intr_mask = 0xffff; |
4154 | RTL_W16(IntrMask, tp->intr_event); | |
bea3348e | 4155 | napi_enable(&tp->napi); |
1da177e4 LT |
4156 | } |
4157 | ||
c4028958 | 4158 | static void rtl8169_reinit_task(struct work_struct *work) |
1da177e4 | 4159 | { |
c4028958 DH |
4160 | struct rtl8169_private *tp = |
4161 | container_of(work, struct rtl8169_private, task.work); | |
4162 | struct net_device *dev = tp->dev; | |
1da177e4 LT |
4163 | int ret; |
4164 | ||
eb2a021c FR |
4165 | rtnl_lock(); |
4166 | ||
4167 | if (!netif_running(dev)) | |
4168 | goto out_unlock; | |
4169 | ||
4170 | rtl8169_wait_for_quiescence(dev); | |
4171 | rtl8169_close(dev); | |
1da177e4 LT |
4172 | |
4173 | ret = rtl8169_open(dev); | |
4174 | if (unlikely(ret < 0)) { | |
bf82c189 JP |
4175 | if (net_ratelimit()) |
4176 | netif_err(tp, drv, dev, | |
4177 | "reinit failure (status = %d). Rescheduling\n", | |
4178 | ret); | |
1da177e4 LT |
4179 | rtl8169_schedule_work(dev, rtl8169_reinit_task); |
4180 | } | |
eb2a021c FR |
4181 | |
4182 | out_unlock: | |
4183 | rtnl_unlock(); | |
1da177e4 LT |
4184 | } |
4185 | ||
c4028958 | 4186 | static void rtl8169_reset_task(struct work_struct *work) |
1da177e4 | 4187 | { |
c4028958 DH |
4188 | struct rtl8169_private *tp = |
4189 | container_of(work, struct rtl8169_private, task.work); | |
4190 | struct net_device *dev = tp->dev; | |
1da177e4 | 4191 | |
eb2a021c FR |
4192 | rtnl_lock(); |
4193 | ||
1da177e4 | 4194 | if (!netif_running(dev)) |
eb2a021c | 4195 | goto out_unlock; |
1da177e4 LT |
4196 | |
4197 | rtl8169_wait_for_quiescence(dev); | |
4198 | ||
bea3348e | 4199 | rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0); |
1da177e4 LT |
4200 | rtl8169_tx_clear(tp); |
4201 | ||
4202 | if (tp->dirty_rx == tp->cur_rx) { | |
4203 | rtl8169_init_ring_indexes(tp); | |
07ce4064 | 4204 | rtl_hw_start(dev); |
1da177e4 | 4205 | netif_wake_queue(dev); |
cebf8cc7 | 4206 | rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
1da177e4 | 4207 | } else { |
bf82c189 JP |
4208 | if (net_ratelimit()) |
4209 | netif_emerg(tp, intr, dev, "Rx buffers shortage\n"); | |
1da177e4 LT |
4210 | rtl8169_schedule_work(dev, rtl8169_reset_task); |
4211 | } | |
eb2a021c FR |
4212 | |
4213 | out_unlock: | |
4214 | rtnl_unlock(); | |
1da177e4 LT |
4215 | } |
4216 | ||
4217 | static void rtl8169_tx_timeout(struct net_device *dev) | |
4218 | { | |
4219 | struct rtl8169_private *tp = netdev_priv(dev); | |
4220 | ||
4221 | rtl8169_hw_reset(tp->mmio_addr); | |
4222 | ||
4223 | /* Let's wait a bit while any (async) irq lands on */ | |
4224 | rtl8169_schedule_work(dev, rtl8169_reset_task); | |
4225 | } | |
4226 | ||
4227 | static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb, | |
4228 | u32 opts1) | |
4229 | { | |
4230 | struct skb_shared_info *info = skb_shinfo(skb); | |
4231 | unsigned int cur_frag, entry; | |
a6343afb | 4232 | struct TxDesc * uninitialized_var(txd); |
1da177e4 LT |
4233 | |
4234 | entry = tp->cur_tx; | |
4235 | for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) { | |
4236 | skb_frag_t *frag = info->frags + cur_frag; | |
4237 | dma_addr_t mapping; | |
4238 | u32 status, len; | |
4239 | void *addr; | |
4240 | ||
4241 | entry = (entry + 1) % NUM_TX_DESC; | |
4242 | ||
4243 | txd = tp->TxDescArray + entry; | |
4244 | len = frag->size; | |
4245 | addr = ((void *) page_address(frag->page)) + frag->page_offset; | |
4246 | mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE); | |
4247 | ||
4248 | /* anti gcc 2.95.3 bugware (sic) */ | |
4249 | status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC)); | |
4250 | ||
4251 | txd->opts1 = cpu_to_le32(status); | |
4252 | txd->addr = cpu_to_le64(mapping); | |
4253 | ||
4254 | tp->tx_skb[entry].len = len; | |
4255 | } | |
4256 | ||
4257 | if (cur_frag) { | |
4258 | tp->tx_skb[entry].skb = skb; | |
4259 | txd->opts1 |= cpu_to_le32(LastFrag); | |
4260 | } | |
4261 | ||
4262 | return cur_frag; | |
4263 | } | |
4264 | ||
4265 | static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev) | |
4266 | { | |
4267 | if (dev->features & NETIF_F_TSO) { | |
7967168c | 4268 | u32 mss = skb_shinfo(skb)->gso_size; |
1da177e4 LT |
4269 | |
4270 | if (mss) | |
4271 | return LargeSend | ((mss & MSSMask) << MSSShift); | |
4272 | } | |
84fa7933 | 4273 | if (skb->ip_summed == CHECKSUM_PARTIAL) { |
eddc9ec5 | 4274 | const struct iphdr *ip = ip_hdr(skb); |
1da177e4 LT |
4275 | |
4276 | if (ip->protocol == IPPROTO_TCP) | |
4277 | return IPCS | TCPCS; | |
4278 | else if (ip->protocol == IPPROTO_UDP) | |
4279 | return IPCS | UDPCS; | |
4280 | WARN_ON(1); /* we need a WARN() */ | |
4281 | } | |
4282 | return 0; | |
4283 | } | |
4284 | ||
61357325 SH |
4285 | static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb, |
4286 | struct net_device *dev) | |
1da177e4 LT |
4287 | { |
4288 | struct rtl8169_private *tp = netdev_priv(dev); | |
4289 | unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC; | |
4290 | struct TxDesc *txd = tp->TxDescArray + entry; | |
4291 | void __iomem *ioaddr = tp->mmio_addr; | |
4292 | dma_addr_t mapping; | |
4293 | u32 status, len; | |
4294 | u32 opts1; | |
5b0384f4 | 4295 | |
1da177e4 | 4296 | if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) { |
bf82c189 | 4297 | netif_err(tp, drv, dev, "BUG! Tx Ring full when queue awake!\n"); |
1da177e4 LT |
4298 | goto err_stop; |
4299 | } | |
4300 | ||
4301 | if (unlikely(le32_to_cpu(txd->opts1) & DescOwn)) | |
4302 | goto err_stop; | |
4303 | ||
4304 | opts1 = DescOwn | rtl8169_tso_csum(skb, dev); | |
4305 | ||
4306 | frags = rtl8169_xmit_frags(tp, skb, opts1); | |
4307 | if (frags) { | |
4308 | len = skb_headlen(skb); | |
4309 | opts1 |= FirstFrag; | |
4310 | } else { | |
4311 | len = skb->len; | |
1da177e4 LT |
4312 | opts1 |= FirstFrag | LastFrag; |
4313 | tp->tx_skb[entry].skb = skb; | |
4314 | } | |
4315 | ||
4316 | mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE); | |
4317 | ||
4318 | tp->tx_skb[entry].len = len; | |
4319 | txd->addr = cpu_to_le64(mapping); | |
4320 | txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb)); | |
4321 | ||
4322 | wmb(); | |
4323 | ||
4324 | /* anti gcc 2.95.3 bugware (sic) */ | |
4325 | status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC)); | |
4326 | txd->opts1 = cpu_to_le32(status); | |
4327 | ||
1da177e4 LT |
4328 | tp->cur_tx += frags + 1; |
4329 | ||
4c020a96 | 4330 | wmb(); |
1da177e4 | 4331 | |
275391a4 | 4332 | RTL_W8(TxPoll, NPQ); /* set polling bit */ |
1da177e4 LT |
4333 | |
4334 | if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) { | |
4335 | netif_stop_queue(dev); | |
4336 | smp_rmb(); | |
4337 | if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS) | |
4338 | netif_wake_queue(dev); | |
4339 | } | |
4340 | ||
61357325 | 4341 | return NETDEV_TX_OK; |
1da177e4 LT |
4342 | |
4343 | err_stop: | |
4344 | netif_stop_queue(dev); | |
cebf8cc7 | 4345 | dev->stats.tx_dropped++; |
61357325 | 4346 | return NETDEV_TX_BUSY; |
1da177e4 LT |
4347 | } |
4348 | ||
4349 | static void rtl8169_pcierr_interrupt(struct net_device *dev) | |
4350 | { | |
4351 | struct rtl8169_private *tp = netdev_priv(dev); | |
4352 | struct pci_dev *pdev = tp->pci_dev; | |
4353 | void __iomem *ioaddr = tp->mmio_addr; | |
4354 | u16 pci_status, pci_cmd; | |
4355 | ||
4356 | pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd); | |
4357 | pci_read_config_word(pdev, PCI_STATUS, &pci_status); | |
4358 | ||
bf82c189 JP |
4359 | netif_err(tp, intr, dev, "PCI error (cmd = 0x%04x, status = 0x%04x)\n", |
4360 | pci_cmd, pci_status); | |
1da177e4 LT |
4361 | |
4362 | /* | |
4363 | * The recovery sequence below admits a very elaborated explanation: | |
4364 | * - it seems to work; | |
d03902b8 FR |
4365 | * - I did not see what else could be done; |
4366 | * - it makes iop3xx happy. | |
1da177e4 LT |
4367 | * |
4368 | * Feel free to adjust to your needs. | |
4369 | */ | |
a27993f3 | 4370 | if (pdev->broken_parity_status) |
d03902b8 FR |
4371 | pci_cmd &= ~PCI_COMMAND_PARITY; |
4372 | else | |
4373 | pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY; | |
4374 | ||
4375 | pci_write_config_word(pdev, PCI_COMMAND, pci_cmd); | |
1da177e4 LT |
4376 | |
4377 | pci_write_config_word(pdev, PCI_STATUS, | |
4378 | pci_status & (PCI_STATUS_DETECTED_PARITY | | |
4379 | PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT | | |
4380 | PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT)); | |
4381 | ||
4382 | /* The infamous DAC f*ckup only happens at boot time */ | |
4383 | if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) { | |
bf82c189 | 4384 | netif_info(tp, intr, dev, "disabling PCI DAC\n"); |
1da177e4 LT |
4385 | tp->cp_cmd &= ~PCIDAC; |
4386 | RTL_W16(CPlusCmd, tp->cp_cmd); | |
4387 | dev->features &= ~NETIF_F_HIGHDMA; | |
1da177e4 LT |
4388 | } |
4389 | ||
4390 | rtl8169_hw_reset(ioaddr); | |
d03902b8 FR |
4391 | |
4392 | rtl8169_schedule_work(dev, rtl8169_reinit_task); | |
1da177e4 LT |
4393 | } |
4394 | ||
07d3f51f FR |
4395 | static void rtl8169_tx_interrupt(struct net_device *dev, |
4396 | struct rtl8169_private *tp, | |
4397 | void __iomem *ioaddr) | |
1da177e4 LT |
4398 | { |
4399 | unsigned int dirty_tx, tx_left; | |
4400 | ||
1da177e4 LT |
4401 | dirty_tx = tp->dirty_tx; |
4402 | smp_rmb(); | |
4403 | tx_left = tp->cur_tx - dirty_tx; | |
4404 | ||
4405 | while (tx_left > 0) { | |
4406 | unsigned int entry = dirty_tx % NUM_TX_DESC; | |
4407 | struct ring_info *tx_skb = tp->tx_skb + entry; | |
4408 | u32 len = tx_skb->len; | |
4409 | u32 status; | |
4410 | ||
4411 | rmb(); | |
4412 | status = le32_to_cpu(tp->TxDescArray[entry].opts1); | |
4413 | if (status & DescOwn) | |
4414 | break; | |
4415 | ||
cebf8cc7 FR |
4416 | dev->stats.tx_bytes += len; |
4417 | dev->stats.tx_packets++; | |
1da177e4 LT |
4418 | |
4419 | rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry); | |
4420 | ||
4421 | if (status & LastFrag) { | |
87433bfc | 4422 | dev_kfree_skb(tx_skb->skb); |
1da177e4 LT |
4423 | tx_skb->skb = NULL; |
4424 | } | |
4425 | dirty_tx++; | |
4426 | tx_left--; | |
4427 | } | |
4428 | ||
4429 | if (tp->dirty_tx != dirty_tx) { | |
4430 | tp->dirty_tx = dirty_tx; | |
4431 | smp_wmb(); | |
4432 | if (netif_queue_stopped(dev) && | |
4433 | (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) { | |
4434 | netif_wake_queue(dev); | |
4435 | } | |
d78ae2dc FR |
4436 | /* |
4437 | * 8168 hack: TxPoll requests are lost when the Tx packets are | |
4438 | * too close. Let's kick an extra TxPoll request when a burst | |
4439 | * of start_xmit activity is detected (if it is not detected, | |
4440 | * it is slow enough). -- FR | |
4441 | */ | |
4442 | smp_rmb(); | |
4443 | if (tp->cur_tx != dirty_tx) | |
4444 | RTL_W8(TxPoll, NPQ); | |
1da177e4 LT |
4445 | } |
4446 | } | |
4447 | ||
126fa4b9 FR |
4448 | static inline int rtl8169_fragmented_frame(u32 status) |
4449 | { | |
4450 | return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag); | |
4451 | } | |
4452 | ||
1da177e4 LT |
4453 | static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc) |
4454 | { | |
4455 | u32 opts1 = le32_to_cpu(desc->opts1); | |
4456 | u32 status = opts1 & RxProtoMask; | |
4457 | ||
4458 | if (((status == RxProtoTCP) && !(opts1 & TCPFail)) || | |
4459 | ((status == RxProtoUDP) && !(opts1 & UDPFail)) || | |
4460 | ((status == RxProtoIP) && !(opts1 & IPFail))) | |
4461 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
4462 | else | |
bc8acf2c | 4463 | skb_checksum_none_assert(skb); |
1da177e4 LT |
4464 | } |
4465 | ||
07d3f51f FR |
4466 | static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff, |
4467 | struct rtl8169_private *tp, int pkt_size, | |
4468 | dma_addr_t addr) | |
1da177e4 | 4469 | { |
b449655f SH |
4470 | struct sk_buff *skb; |
4471 | bool done = false; | |
1da177e4 | 4472 | |
b449655f SH |
4473 | if (pkt_size >= rx_copybreak) |
4474 | goto out; | |
1da177e4 | 4475 | |
89d71a66 | 4476 | skb = netdev_alloc_skb_ip_align(tp->dev, pkt_size); |
b449655f SH |
4477 | if (!skb) |
4478 | goto out; | |
4479 | ||
07d3f51f FR |
4480 | pci_dma_sync_single_for_cpu(tp->pci_dev, addr, pkt_size, |
4481 | PCI_DMA_FROMDEVICE); | |
b449655f SH |
4482 | skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size); |
4483 | *sk_buff = skb; | |
4484 | done = true; | |
4485 | out: | |
4486 | return done; | |
1da177e4 LT |
4487 | } |
4488 | ||
630b943c ED |
4489 | /* |
4490 | * Warning : rtl8169_rx_interrupt() might be called : | |
4491 | * 1) from NAPI (softirq) context | |
4492 | * (polling = 1 : we should call netif_receive_skb()) | |
4493 | * 2) from process context (rtl8169_reset_task()) | |
4494 | * (polling = 0 : we must call netif_rx() instead) | |
4495 | */ | |
07d3f51f FR |
4496 | static int rtl8169_rx_interrupt(struct net_device *dev, |
4497 | struct rtl8169_private *tp, | |
bea3348e | 4498 | void __iomem *ioaddr, u32 budget) |
1da177e4 LT |
4499 | { |
4500 | unsigned int cur_rx, rx_left; | |
4501 | unsigned int delta, count; | |
630b943c | 4502 | int polling = (budget != ~(u32)0) ? 1 : 0; |
1da177e4 | 4503 | |
1da177e4 LT |
4504 | cur_rx = tp->cur_rx; |
4505 | rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx; | |
865c652d | 4506 | rx_left = min(rx_left, budget); |
1da177e4 | 4507 | |
4dcb7d33 | 4508 | for (; rx_left > 0; rx_left--, cur_rx++) { |
1da177e4 | 4509 | unsigned int entry = cur_rx % NUM_RX_DESC; |
126fa4b9 | 4510 | struct RxDesc *desc = tp->RxDescArray + entry; |
1da177e4 LT |
4511 | u32 status; |
4512 | ||
4513 | rmb(); | |
126fa4b9 | 4514 | status = le32_to_cpu(desc->opts1); |
1da177e4 LT |
4515 | |
4516 | if (status & DescOwn) | |
4517 | break; | |
4dcb7d33 | 4518 | if (unlikely(status & RxRES)) { |
bf82c189 JP |
4519 | netif_info(tp, rx_err, dev, "Rx ERROR. status = %08x\n", |
4520 | status); | |
cebf8cc7 | 4521 | dev->stats.rx_errors++; |
1da177e4 | 4522 | if (status & (RxRWT | RxRUNT)) |
cebf8cc7 | 4523 | dev->stats.rx_length_errors++; |
1da177e4 | 4524 | if (status & RxCRC) |
cebf8cc7 | 4525 | dev->stats.rx_crc_errors++; |
9dccf611 FR |
4526 | if (status & RxFOVF) { |
4527 | rtl8169_schedule_work(dev, rtl8169_reset_task); | |
cebf8cc7 | 4528 | dev->stats.rx_fifo_errors++; |
9dccf611 | 4529 | } |
126fa4b9 | 4530 | rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
1da177e4 | 4531 | } else { |
1da177e4 | 4532 | struct sk_buff *skb = tp->Rx_skbuff[entry]; |
b449655f | 4533 | dma_addr_t addr = le64_to_cpu(desc->addr); |
1da177e4 | 4534 | int pkt_size = (status & 0x00001FFF) - 4; |
b449655f | 4535 | struct pci_dev *pdev = tp->pci_dev; |
1da177e4 | 4536 | |
126fa4b9 FR |
4537 | /* |
4538 | * The driver does not support incoming fragmented | |
4539 | * frames. They are seen as a symptom of over-mtu | |
4540 | * sized frames. | |
4541 | */ | |
4542 | if (unlikely(rtl8169_fragmented_frame(status))) { | |
cebf8cc7 FR |
4543 | dev->stats.rx_dropped++; |
4544 | dev->stats.rx_length_errors++; | |
126fa4b9 | 4545 | rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
4dcb7d33 | 4546 | continue; |
126fa4b9 FR |
4547 | } |
4548 | ||
1da177e4 | 4549 | rtl8169_rx_csum(skb, desc); |
bcf0bf90 | 4550 | |
07d3f51f | 4551 | if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) { |
b449655f SH |
4552 | pci_dma_sync_single_for_device(pdev, addr, |
4553 | pkt_size, PCI_DMA_FROMDEVICE); | |
4554 | rtl8169_mark_to_asic(desc, tp->rx_buf_sz); | |
4555 | } else { | |
a866bbf6 | 4556 | pci_unmap_single(pdev, addr, tp->rx_buf_sz, |
b449655f | 4557 | PCI_DMA_FROMDEVICE); |
1da177e4 LT |
4558 | tp->Rx_skbuff[entry] = NULL; |
4559 | } | |
4560 | ||
1da177e4 LT |
4561 | skb_put(skb, pkt_size); |
4562 | skb->protocol = eth_type_trans(skb, dev); | |
4563 | ||
630b943c ED |
4564 | if (rtl8169_rx_vlan_skb(tp, desc, skb, polling) < 0) { |
4565 | if (likely(polling)) | |
4566 | netif_receive_skb(skb); | |
4567 | else | |
4568 | netif_rx(skb); | |
4569 | } | |
1da177e4 | 4570 | |
cebf8cc7 FR |
4571 | dev->stats.rx_bytes += pkt_size; |
4572 | dev->stats.rx_packets++; | |
1da177e4 | 4573 | } |
6dccd16b FR |
4574 | |
4575 | /* Work around for AMD plateform. */ | |
95e0918d | 4576 | if ((desc->opts2 & cpu_to_le32(0xfffe000)) && |
6dccd16b FR |
4577 | (tp->mac_version == RTL_GIGA_MAC_VER_05)) { |
4578 | desc->opts2 = 0; | |
4579 | cur_rx++; | |
4580 | } | |
1da177e4 LT |
4581 | } |
4582 | ||
4583 | count = cur_rx - tp->cur_rx; | |
4584 | tp->cur_rx = cur_rx; | |
4585 | ||
4586 | delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx); | |
bf82c189 JP |
4587 | if (!delta && count) |
4588 | netif_info(tp, intr, dev, "no Rx buffer allocated\n"); | |
1da177e4 LT |
4589 | tp->dirty_rx += delta; |
4590 | ||
4591 | /* | |
4592 | * FIXME: until there is periodic timer to try and refill the ring, | |
4593 | * a temporary shortage may definitely kill the Rx process. | |
4594 | * - disable the asic to try and avoid an overflow and kick it again | |
4595 | * after refill ? | |
4596 | * - how do others driver handle this condition (Uh oh...). | |
4597 | */ | |
bf82c189 JP |
4598 | if (tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) |
4599 | netif_emerg(tp, intr, dev, "Rx buffers exhausted\n"); | |
1da177e4 LT |
4600 | |
4601 | return count; | |
4602 | } | |
4603 | ||
07d3f51f | 4604 | static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance) |
1da177e4 | 4605 | { |
07d3f51f | 4606 | struct net_device *dev = dev_instance; |
1da177e4 | 4607 | struct rtl8169_private *tp = netdev_priv(dev); |
1da177e4 | 4608 | void __iomem *ioaddr = tp->mmio_addr; |
1da177e4 | 4609 | int handled = 0; |
865c652d | 4610 | int status; |
1da177e4 | 4611 | |
f11a377b DD |
4612 | /* loop handling interrupts until we have no new ones or |
4613 | * we hit a invalid/hotplug case. | |
4614 | */ | |
865c652d | 4615 | status = RTL_R16(IntrStatus); |
f11a377b DD |
4616 | while (status && status != 0xffff) { |
4617 | handled = 1; | |
1da177e4 | 4618 | |
f11a377b DD |
4619 | /* Handle all of the error cases first. These will reset |
4620 | * the chip, so just exit the loop. | |
4621 | */ | |
4622 | if (unlikely(!netif_running(dev))) { | |
4623 | rtl8169_asic_down(ioaddr); | |
4624 | break; | |
4625 | } | |
1da177e4 | 4626 | |
f11a377b DD |
4627 | /* Work around for rx fifo overflow */ |
4628 | if (unlikely(status & RxFIFOOver) && | |
4629 | (tp->mac_version == RTL_GIGA_MAC_VER_11)) { | |
4630 | netif_stop_queue(dev); | |
4631 | rtl8169_tx_timeout(dev); | |
4632 | break; | |
4633 | } | |
1da177e4 | 4634 | |
f11a377b DD |
4635 | if (unlikely(status & SYSErr)) { |
4636 | rtl8169_pcierr_interrupt(dev); | |
4637 | break; | |
4638 | } | |
1da177e4 | 4639 | |
f11a377b DD |
4640 | if (status & LinkChg) |
4641 | rtl8169_check_link_status(dev, tp, ioaddr); | |
0e485150 | 4642 | |
f11a377b DD |
4643 | /* We need to see the lastest version of tp->intr_mask to |
4644 | * avoid ignoring an MSI interrupt and having to wait for | |
4645 | * another event which may never come. | |
4646 | */ | |
4647 | smp_rmb(); | |
4648 | if (status & tp->intr_mask & tp->napi_event) { | |
4649 | RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event); | |
4650 | tp->intr_mask = ~tp->napi_event; | |
4651 | ||
4652 | if (likely(napi_schedule_prep(&tp->napi))) | |
4653 | __napi_schedule(&tp->napi); | |
bf82c189 JP |
4654 | else |
4655 | netif_info(tp, intr, dev, | |
4656 | "interrupt %04x in poll\n", status); | |
f11a377b | 4657 | } |
1da177e4 | 4658 | |
f11a377b DD |
4659 | /* We only get a new MSI interrupt when all active irq |
4660 | * sources on the chip have been acknowledged. So, ack | |
4661 | * everything we've seen and check if new sources have become | |
4662 | * active to avoid blocking all interrupts from the chip. | |
4663 | */ | |
4664 | RTL_W16(IntrStatus, | |
4665 | (status & RxFIFOOver) ? (status | RxOverflow) : status); | |
4666 | status = RTL_R16(IntrStatus); | |
865c652d | 4667 | } |
1da177e4 | 4668 | |
1da177e4 LT |
4669 | return IRQ_RETVAL(handled); |
4670 | } | |
4671 | ||
bea3348e | 4672 | static int rtl8169_poll(struct napi_struct *napi, int budget) |
1da177e4 | 4673 | { |
bea3348e SH |
4674 | struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi); |
4675 | struct net_device *dev = tp->dev; | |
1da177e4 | 4676 | void __iomem *ioaddr = tp->mmio_addr; |
bea3348e | 4677 | int work_done; |
1da177e4 | 4678 | |
bea3348e | 4679 | work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget); |
1da177e4 LT |
4680 | rtl8169_tx_interrupt(dev, tp, ioaddr); |
4681 | ||
bea3348e | 4682 | if (work_done < budget) { |
288379f0 | 4683 | napi_complete(napi); |
f11a377b DD |
4684 | |
4685 | /* We need for force the visibility of tp->intr_mask | |
4686 | * for other CPUs, as we can loose an MSI interrupt | |
4687 | * and potentially wait for a retransmit timeout if we don't. | |
4688 | * The posted write to IntrMask is safe, as it will | |
4689 | * eventually make it to the chip and we won't loose anything | |
4690 | * until it does. | |
1da177e4 | 4691 | */ |
f11a377b | 4692 | tp->intr_mask = 0xffff; |
4c020a96 | 4693 | wmb(); |
0e485150 | 4694 | RTL_W16(IntrMask, tp->intr_event); |
1da177e4 LT |
4695 | } |
4696 | ||
bea3348e | 4697 | return work_done; |
1da177e4 | 4698 | } |
1da177e4 | 4699 | |
523a6094 FR |
4700 | static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr) |
4701 | { | |
4702 | struct rtl8169_private *tp = netdev_priv(dev); | |
4703 | ||
4704 | if (tp->mac_version > RTL_GIGA_MAC_VER_06) | |
4705 | return; | |
4706 | ||
4707 | dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff); | |
4708 | RTL_W32(RxMissed, 0); | |
4709 | } | |
4710 | ||
1da177e4 LT |
4711 | static void rtl8169_down(struct net_device *dev) |
4712 | { | |
4713 | struct rtl8169_private *tp = netdev_priv(dev); | |
4714 | void __iomem *ioaddr = tp->mmio_addr; | |
733b736c | 4715 | unsigned int intrmask; |
1da177e4 LT |
4716 | |
4717 | rtl8169_delete_timer(dev); | |
4718 | ||
4719 | netif_stop_queue(dev); | |
4720 | ||
93dd79e8 | 4721 | napi_disable(&tp->napi); |
93dd79e8 | 4722 | |
1da177e4 LT |
4723 | core_down: |
4724 | spin_lock_irq(&tp->lock); | |
4725 | ||
4726 | rtl8169_asic_down(ioaddr); | |
4727 | ||
523a6094 | 4728 | rtl8169_rx_missed(dev, ioaddr); |
1da177e4 LT |
4729 | |
4730 | spin_unlock_irq(&tp->lock); | |
4731 | ||
4732 | synchronize_irq(dev->irq); | |
4733 | ||
1da177e4 | 4734 | /* Give a racing hard_start_xmit a few cycles to complete. */ |
fbd568a3 | 4735 | synchronize_sched(); /* FIXME: should this be synchronize_irq()? */ |
1da177e4 LT |
4736 | |
4737 | /* | |
4738 | * And now for the 50k$ question: are IRQ disabled or not ? | |
4739 | * | |
4740 | * Two paths lead here: | |
4741 | * 1) dev->close | |
4742 | * -> netif_running() is available to sync the current code and the | |
4743 | * IRQ handler. See rtl8169_interrupt for details. | |
4744 | * 2) dev->change_mtu | |
4745 | * -> rtl8169_poll can not be issued again and re-enable the | |
4746 | * interruptions. Let's simply issue the IRQ down sequence again. | |
733b736c AP |
4747 | * |
4748 | * No loop if hotpluged or major error (0xffff). | |
1da177e4 | 4749 | */ |
733b736c AP |
4750 | intrmask = RTL_R16(IntrMask); |
4751 | if (intrmask && (intrmask != 0xffff)) | |
1da177e4 LT |
4752 | goto core_down; |
4753 | ||
4754 | rtl8169_tx_clear(tp); | |
4755 | ||
4756 | rtl8169_rx_clear(tp); | |
4757 | } | |
4758 | ||
4759 | static int rtl8169_close(struct net_device *dev) | |
4760 | { | |
4761 | struct rtl8169_private *tp = netdev_priv(dev); | |
4762 | struct pci_dev *pdev = tp->pci_dev; | |
4763 | ||
e1759441 RW |
4764 | pm_runtime_get_sync(&pdev->dev); |
4765 | ||
355423d0 IV |
4766 | /* update counters before going down */ |
4767 | rtl8169_update_counters(dev); | |
4768 | ||
1da177e4 LT |
4769 | rtl8169_down(dev); |
4770 | ||
4771 | free_irq(dev->irq, dev); | |
4772 | ||
1da177e4 LT |
4773 | pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray, |
4774 | tp->RxPhyAddr); | |
4775 | pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray, | |
4776 | tp->TxPhyAddr); | |
4777 | tp->TxDescArray = NULL; | |
4778 | tp->RxDescArray = NULL; | |
4779 | ||
e1759441 RW |
4780 | pm_runtime_put_sync(&pdev->dev); |
4781 | ||
1da177e4 LT |
4782 | return 0; |
4783 | } | |
4784 | ||
07ce4064 | 4785 | static void rtl_set_rx_mode(struct net_device *dev) |
1da177e4 LT |
4786 | { |
4787 | struct rtl8169_private *tp = netdev_priv(dev); | |
4788 | void __iomem *ioaddr = tp->mmio_addr; | |
4789 | unsigned long flags; | |
4790 | u32 mc_filter[2]; /* Multicast hash filter */ | |
07d3f51f | 4791 | int rx_mode; |
1da177e4 LT |
4792 | u32 tmp = 0; |
4793 | ||
4794 | if (dev->flags & IFF_PROMISC) { | |
4795 | /* Unconditionally log net taps. */ | |
bf82c189 | 4796 | netif_notice(tp, link, dev, "Promiscuous mode enabled\n"); |
1da177e4 LT |
4797 | rx_mode = |
4798 | AcceptBroadcast | AcceptMulticast | AcceptMyPhys | | |
4799 | AcceptAllPhys; | |
4800 | mc_filter[1] = mc_filter[0] = 0xffffffff; | |
4cd24eaf | 4801 | } else if ((netdev_mc_count(dev) > multicast_filter_limit) || |
8e95a202 | 4802 | (dev->flags & IFF_ALLMULTI)) { |
1da177e4 LT |
4803 | /* Too many to filter perfectly -- accept all multicasts. */ |
4804 | rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys; | |
4805 | mc_filter[1] = mc_filter[0] = 0xffffffff; | |
4806 | } else { | |
22bedad3 | 4807 | struct netdev_hw_addr *ha; |
07d3f51f | 4808 | |
1da177e4 LT |
4809 | rx_mode = AcceptBroadcast | AcceptMyPhys; |
4810 | mc_filter[1] = mc_filter[0] = 0; | |
22bedad3 JP |
4811 | netdev_for_each_mc_addr(ha, dev) { |
4812 | int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26; | |
1da177e4 LT |
4813 | mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31); |
4814 | rx_mode |= AcceptMulticast; | |
4815 | } | |
4816 | } | |
4817 | ||
4818 | spin_lock_irqsave(&tp->lock, flags); | |
4819 | ||
4820 | tmp = rtl8169_rx_config | rx_mode | | |
4821 | (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask); | |
4822 | ||
f887cce8 | 4823 | if (tp->mac_version > RTL_GIGA_MAC_VER_06) { |
1087f4f4 FR |
4824 | u32 data = mc_filter[0]; |
4825 | ||
4826 | mc_filter[0] = swab32(mc_filter[1]); | |
4827 | mc_filter[1] = swab32(data); | |
bcf0bf90 FR |
4828 | } |
4829 | ||
1da177e4 | 4830 | RTL_W32(MAR0 + 4, mc_filter[1]); |
78f1cd02 | 4831 | RTL_W32(MAR0 + 0, mc_filter[0]); |
1da177e4 | 4832 | |
57a9f236 FR |
4833 | RTL_W32(RxConfig, tmp); |
4834 | ||
1da177e4 LT |
4835 | spin_unlock_irqrestore(&tp->lock, flags); |
4836 | } | |
4837 | ||
4838 | /** | |
4839 | * rtl8169_get_stats - Get rtl8169 read/write statistics | |
4840 | * @dev: The Ethernet Device to get statistics for | |
4841 | * | |
4842 | * Get TX/RX statistics for rtl8169 | |
4843 | */ | |
4844 | static struct net_device_stats *rtl8169_get_stats(struct net_device *dev) | |
4845 | { | |
4846 | struct rtl8169_private *tp = netdev_priv(dev); | |
4847 | void __iomem *ioaddr = tp->mmio_addr; | |
4848 | unsigned long flags; | |
4849 | ||
4850 | if (netif_running(dev)) { | |
4851 | spin_lock_irqsave(&tp->lock, flags); | |
523a6094 | 4852 | rtl8169_rx_missed(dev, ioaddr); |
1da177e4 LT |
4853 | spin_unlock_irqrestore(&tp->lock, flags); |
4854 | } | |
5b0384f4 | 4855 | |
cebf8cc7 | 4856 | return &dev->stats; |
1da177e4 LT |
4857 | } |
4858 | ||
861ab440 | 4859 | static void rtl8169_net_suspend(struct net_device *dev) |
5d06a99f | 4860 | { |
5d06a99f | 4861 | if (!netif_running(dev)) |
861ab440 | 4862 | return; |
5d06a99f FR |
4863 | |
4864 | netif_device_detach(dev); | |
4865 | netif_stop_queue(dev); | |
861ab440 RW |
4866 | } |
4867 | ||
4868 | #ifdef CONFIG_PM | |
4869 | ||
4870 | static int rtl8169_suspend(struct device *device) | |
4871 | { | |
4872 | struct pci_dev *pdev = to_pci_dev(device); | |
4873 | struct net_device *dev = pci_get_drvdata(pdev); | |
5d06a99f | 4874 | |
861ab440 | 4875 | rtl8169_net_suspend(dev); |
1371fa6d | 4876 | |
5d06a99f FR |
4877 | return 0; |
4878 | } | |
4879 | ||
e1759441 RW |
4880 | static void __rtl8169_resume(struct net_device *dev) |
4881 | { | |
4882 | netif_device_attach(dev); | |
4883 | rtl8169_schedule_work(dev, rtl8169_reset_task); | |
4884 | } | |
4885 | ||
861ab440 | 4886 | static int rtl8169_resume(struct device *device) |
5d06a99f | 4887 | { |
861ab440 | 4888 | struct pci_dev *pdev = to_pci_dev(device); |
5d06a99f FR |
4889 | struct net_device *dev = pci_get_drvdata(pdev); |
4890 | ||
e1759441 RW |
4891 | if (netif_running(dev)) |
4892 | __rtl8169_resume(dev); | |
5d06a99f | 4893 | |
e1759441 RW |
4894 | return 0; |
4895 | } | |
4896 | ||
4897 | static int rtl8169_runtime_suspend(struct device *device) | |
4898 | { | |
4899 | struct pci_dev *pdev = to_pci_dev(device); | |
4900 | struct net_device *dev = pci_get_drvdata(pdev); | |
4901 | struct rtl8169_private *tp = netdev_priv(dev); | |
4902 | ||
4903 | if (!tp->TxDescArray) | |
4904 | return 0; | |
4905 | ||
4906 | spin_lock_irq(&tp->lock); | |
4907 | tp->saved_wolopts = __rtl8169_get_wol(tp); | |
4908 | __rtl8169_set_wol(tp, WAKE_ANY); | |
4909 | spin_unlock_irq(&tp->lock); | |
4910 | ||
4911 | rtl8169_net_suspend(dev); | |
4912 | ||
4913 | return 0; | |
4914 | } | |
4915 | ||
4916 | static int rtl8169_runtime_resume(struct device *device) | |
4917 | { | |
4918 | struct pci_dev *pdev = to_pci_dev(device); | |
4919 | struct net_device *dev = pci_get_drvdata(pdev); | |
4920 | struct rtl8169_private *tp = netdev_priv(dev); | |
4921 | ||
4922 | if (!tp->TxDescArray) | |
4923 | return 0; | |
4924 | ||
4925 | spin_lock_irq(&tp->lock); | |
4926 | __rtl8169_set_wol(tp, tp->saved_wolopts); | |
4927 | tp->saved_wolopts = 0; | |
4928 | spin_unlock_irq(&tp->lock); | |
4929 | ||
4930 | __rtl8169_resume(dev); | |
5d06a99f | 4931 | |
5d06a99f FR |
4932 | return 0; |
4933 | } | |
4934 | ||
e1759441 RW |
4935 | static int rtl8169_runtime_idle(struct device *device) |
4936 | { | |
4937 | struct pci_dev *pdev = to_pci_dev(device); | |
4938 | struct net_device *dev = pci_get_drvdata(pdev); | |
4939 | struct rtl8169_private *tp = netdev_priv(dev); | |
4940 | ||
4941 | if (!tp->TxDescArray) | |
4942 | return 0; | |
4943 | ||
4944 | rtl8169_check_link_status(dev, tp, tp->mmio_addr); | |
4945 | return -EBUSY; | |
4946 | } | |
4947 | ||
47145210 | 4948 | static const struct dev_pm_ops rtl8169_pm_ops = { |
861ab440 RW |
4949 | .suspend = rtl8169_suspend, |
4950 | .resume = rtl8169_resume, | |
4951 | .freeze = rtl8169_suspend, | |
4952 | .thaw = rtl8169_resume, | |
4953 | .poweroff = rtl8169_suspend, | |
4954 | .restore = rtl8169_resume, | |
e1759441 RW |
4955 | .runtime_suspend = rtl8169_runtime_suspend, |
4956 | .runtime_resume = rtl8169_runtime_resume, | |
4957 | .runtime_idle = rtl8169_runtime_idle, | |
861ab440 RW |
4958 | }; |
4959 | ||
4960 | #define RTL8169_PM_OPS (&rtl8169_pm_ops) | |
4961 | ||
4962 | #else /* !CONFIG_PM */ | |
4963 | ||
4964 | #define RTL8169_PM_OPS NULL | |
4965 | ||
4966 | #endif /* !CONFIG_PM */ | |
4967 | ||
1765f95d FR |
4968 | static void rtl_shutdown(struct pci_dev *pdev) |
4969 | { | |
861ab440 | 4970 | struct net_device *dev = pci_get_drvdata(pdev); |
4bb3f522 | 4971 | struct rtl8169_private *tp = netdev_priv(dev); |
4972 | void __iomem *ioaddr = tp->mmio_addr; | |
861ab440 RW |
4973 | |
4974 | rtl8169_net_suspend(dev); | |
1765f95d | 4975 | |
cc098dc7 IV |
4976 | /* restore original MAC address */ |
4977 | rtl_rar_set(tp, dev->perm_addr); | |
4978 | ||
4bb3f522 | 4979 | spin_lock_irq(&tp->lock); |
4980 | ||
4981 | rtl8169_asic_down(ioaddr); | |
4982 | ||
4983 | spin_unlock_irq(&tp->lock); | |
4984 | ||
861ab440 | 4985 | if (system_state == SYSTEM_POWER_OFF) { |
ca52efd5 | 4986 | /* WoL fails with some 8168 when the receiver is disabled. */ |
4987 | if (tp->features & RTL_FEATURE_WOL) { | |
4988 | pci_clear_master(pdev); | |
4989 | ||
4990 | RTL_W8(ChipCmd, CmdRxEnb); | |
4991 | /* PCI commit */ | |
4992 | RTL_R8(ChipCmd); | |
4993 | } | |
4994 | ||
861ab440 RW |
4995 | pci_wake_from_d3(pdev, true); |
4996 | pci_set_power_state(pdev, PCI_D3hot); | |
4997 | } | |
4998 | } | |
5d06a99f | 4999 | |
1da177e4 LT |
5000 | static struct pci_driver rtl8169_pci_driver = { |
5001 | .name = MODULENAME, | |
5002 | .id_table = rtl8169_pci_tbl, | |
5003 | .probe = rtl8169_init_one, | |
5004 | .remove = __devexit_p(rtl8169_remove_one), | |
1765f95d | 5005 | .shutdown = rtl_shutdown, |
861ab440 | 5006 | .driver.pm = RTL8169_PM_OPS, |
1da177e4 LT |
5007 | }; |
5008 | ||
07d3f51f | 5009 | static int __init rtl8169_init_module(void) |
1da177e4 | 5010 | { |
29917620 | 5011 | return pci_register_driver(&rtl8169_pci_driver); |
1da177e4 LT |
5012 | } |
5013 | ||
07d3f51f | 5014 | static void __exit rtl8169_cleanup_module(void) |
1da177e4 LT |
5015 | { |
5016 | pci_unregister_driver(&rtl8169_pci_driver); | |
5017 | } | |
5018 | ||
5019 | module_init(rtl8169_init_module); | |
5020 | module_exit(rtl8169_cleanup_module); |