]>
Commit | Line | Data |
---|---|---|
890e8d0a FR |
1 | /* |
2 | sis190.c: Silicon Integrated Systems SiS190 ethernet driver | |
3 | ||
4 | Copyright (c) 2003 K.M. Liu <kmliu@sis.com> | |
5 | Copyright (c) 2003, 2004 Jeff Garzik <jgarzik@pobox.com> | |
6 | Copyright (c) 2003, 2004, 2005 Francois Romieu <romieu@fr.zoreil.com> | |
7 | ||
40292fb0 FR |
8 | Based on r8169.c, tg3.c, 8139cp.c, skge.c, epic100.c and SiS 190/191 |
9 | genuine driver. | |
890e8d0a FR |
10 | |
11 | This software may be used and distributed according to the terms of | |
12 | the GNU General Public License (GPL), incorporated herein by reference. | |
13 | Drivers based on or derived from this code fall under the GPL and must | |
14 | retain the authorship, copyright and license notice. This file is not | |
15 | a complete program and may only be used when the entire operating | |
16 | system is licensed under the GPL. | |
17 | ||
18 | See the file COPYING in this distribution for more information. | |
19 | ||
ad06ab2a JP |
20 | */ |
21 | ||
22 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
890e8d0a FR |
23 | |
24 | #include <linux/module.h> | |
25 | #include <linux/moduleparam.h> | |
26 | #include <linux/netdevice.h> | |
43afb949 | 27 | #include <linux/rtnetlink.h> |
890e8d0a FR |
28 | #include <linux/etherdevice.h> |
29 | #include <linux/ethtool.h> | |
30 | #include <linux/pci.h> | |
31 | #include <linux/mii.h> | |
32 | #include <linux/delay.h> | |
33 | #include <linux/crc32.h> | |
34 | #include <linux/dma-mapping.h> | |
35 | #include <asm/irq.h> | |
36 | ||
fcb9821d FR |
37 | #define PHY_MAX_ADDR 32 |
38 | #define PHY_ID_ANY 0x1f | |
39 | #define MII_REG_ANY 0x1f | |
40 | ||
08326dbe | 41 | #define DRV_VERSION "1.4" |
890e8d0a FR |
42 | #define DRV_NAME "sis190" |
43 | #define SIS190_DRIVER_NAME DRV_NAME " Gigabit Ethernet driver " DRV_VERSION | |
890e8d0a | 44 | |
890e8d0a FR |
45 | #define sis190_rx_skb netif_rx |
46 | #define sis190_rx_quota(count, quota) count | |
890e8d0a FR |
47 | |
48 | #define MAC_ADDR_LEN 6 | |
49 | ||
bcad5e53 FR |
50 | #define NUM_TX_DESC 64 /* [8..1024] */ |
51 | #define NUM_RX_DESC 64 /* [8..8192] */ | |
890e8d0a FR |
52 | #define TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc)) |
53 | #define RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc)) | |
54 | #define RX_BUF_SIZE 1536 | |
8b5641d4 | 55 | #define RX_BUF_MASK 0xfff8 |
890e8d0a FR |
56 | |
57 | #define SIS190_REGS_SIZE 0x80 | |
58 | #define SIS190_TX_TIMEOUT (6*HZ) | |
59 | #define SIS190_PHY_TIMEOUT (10*HZ) | |
60 | #define SIS190_MSG_DEFAULT (NETIF_MSG_DRV | NETIF_MSG_PROBE | \ | |
61 | NETIF_MSG_LINK | NETIF_MSG_IFUP | \ | |
62 | NETIF_MSG_IFDOWN) | |
63 | ||
64 | /* Enhanced PHY access register bit definitions */ | |
65 | #define EhnMIIread 0x0000 | |
66 | #define EhnMIIwrite 0x0020 | |
67 | #define EhnMIIdataShift 16 | |
68 | #define EhnMIIpmdShift 6 /* 7016 only */ | |
69 | #define EhnMIIregShift 11 | |
70 | #define EhnMIIreq 0x0010 | |
71 | #define EhnMIInotDone 0x0010 | |
72 | ||
73 | /* Write/read MMIO register */ | |
74 | #define SIS_W8(reg, val) writeb ((val), ioaddr + (reg)) | |
75 | #define SIS_W16(reg, val) writew ((val), ioaddr + (reg)) | |
76 | #define SIS_W32(reg, val) writel ((val), ioaddr + (reg)) | |
77 | #define SIS_R8(reg) readb (ioaddr + (reg)) | |
78 | #define SIS_R16(reg) readw (ioaddr + (reg)) | |
79 | #define SIS_R32(reg) readl (ioaddr + (reg)) | |
80 | ||
81 | #define SIS_PCI_COMMIT() SIS_R32(IntrControl) | |
82 | ||
83 | enum sis190_registers { | |
84 | TxControl = 0x00, | |
85 | TxDescStartAddr = 0x04, | |
188f23ba FR |
86 | rsv0 = 0x08, // reserved |
87 | TxSts = 0x0c, // unused (Control/Status) | |
890e8d0a FR |
88 | RxControl = 0x10, |
89 | RxDescStartAddr = 0x14, | |
188f23ba FR |
90 | rsv1 = 0x18, // reserved |
91 | RxSts = 0x1c, // unused | |
890e8d0a FR |
92 | IntrStatus = 0x20, |
93 | IntrMask = 0x24, | |
94 | IntrControl = 0x28, | |
188f23ba FR |
95 | IntrTimer = 0x2c, // unused (Interupt Timer) |
96 | PMControl = 0x30, // unused (Power Mgmt Control/Status) | |
97 | rsv2 = 0x34, // reserved | |
890e8d0a FR |
98 | ROMControl = 0x38, |
99 | ROMInterface = 0x3c, | |
100 | StationControl = 0x40, | |
101 | GMIIControl = 0x44, | |
188f23ba FR |
102 | GIoCR = 0x48, // unused (GMAC IO Compensation) |
103 | GIoCtrl = 0x4c, // unused (GMAC IO Control) | |
890e8d0a | 104 | TxMacControl = 0x50, |
188f23ba FR |
105 | TxLimit = 0x54, // unused (Tx MAC Timer/TryLimit) |
106 | RGDelay = 0x58, // unused (RGMII Tx Internal Delay) | |
107 | rsv3 = 0x5c, // reserved | |
890e8d0a FR |
108 | RxMacControl = 0x60, |
109 | RxMacAddr = 0x62, | |
110 | RxHashTable = 0x68, | |
111 | // Undocumented = 0x6c, | |
188f23ba FR |
112 | RxWolCtrl = 0x70, |
113 | RxWolData = 0x74, // unused (Rx WOL Data Access) | |
114 | RxMPSControl = 0x78, // unused (Rx MPS Control) | |
115 | rsv4 = 0x7c, // reserved | |
890e8d0a FR |
116 | }; |
117 | ||
118 | enum sis190_register_content { | |
119 | /* IntrStatus */ | |
120 | SoftInt = 0x40000000, // unused | |
121 | Timeup = 0x20000000, // unused | |
122 | PauseFrame = 0x00080000, // unused | |
123 | MagicPacket = 0x00040000, // unused | |
124 | WakeupFrame = 0x00020000, // unused | |
125 | LinkChange = 0x00010000, | |
126 | RxQEmpty = 0x00000080, | |
127 | RxQInt = 0x00000040, | |
128 | TxQ1Empty = 0x00000020, // unused | |
129 | TxQ1Int = 0x00000010, | |
130 | TxQ0Empty = 0x00000008, // unused | |
131 | TxQ0Int = 0x00000004, | |
132 | RxHalt = 0x00000002, | |
133 | TxHalt = 0x00000001, | |
134 | ||
890e8d0a FR |
135 | /* {Rx/Tx}CmdBits */ |
136 | CmdReset = 0x10, | |
137 | CmdRxEnb = 0x08, // unused | |
138 | CmdTxEnb = 0x01, | |
139 | RxBufEmpty = 0x01, // unused | |
140 | ||
141 | /* Cfg9346Bits */ | |
142 | Cfg9346_Lock = 0x00, // unused | |
143 | Cfg9346_Unlock = 0xc0, // unused | |
144 | ||
145 | /* RxMacControl */ | |
146 | AcceptErr = 0x20, // unused | |
147 | AcceptRunt = 0x10, // unused | |
148 | AcceptBroadcast = 0x0800, | |
149 | AcceptMulticast = 0x0400, | |
150 | AcceptMyPhys = 0x0200, | |
151 | AcceptAllPhys = 0x0100, | |
152 | ||
153 | /* RxConfigBits */ | |
154 | RxCfgFIFOShift = 13, | |
155 | RxCfgDMAShift = 8, // 0x1a in RxControl ? | |
156 | ||
157 | /* TxConfigBits */ | |
158 | TxInterFrameGapShift = 24, | |
159 | TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */ | |
160 | ||
890e8d0a FR |
161 | LinkStatus = 0x02, // unused |
162 | FullDup = 0x01, // unused | |
163 | ||
164 | /* TBICSRBit */ | |
165 | TBILinkOK = 0x02000000, // unused | |
166 | }; | |
167 | ||
168 | struct TxDesc { | |
3cec93c7 FR |
169 | __le32 PSize; |
170 | __le32 status; | |
171 | __le32 addr; | |
172 | __le32 size; | |
890e8d0a FR |
173 | }; |
174 | ||
175 | struct RxDesc { | |
3cec93c7 FR |
176 | __le32 PSize; |
177 | __le32 status; | |
178 | __le32 addr; | |
179 | __le32 size; | |
890e8d0a FR |
180 | }; |
181 | ||
182 | enum _DescStatusBit { | |
183 | /* _Desc.status */ | |
bcad5e53 FR |
184 | OWNbit = 0x80000000, // RXOWN/TXOWN |
185 | INTbit = 0x40000000, // RXINT/TXINT | |
186 | CRCbit = 0x00020000, // CRCOFF/CRCEN | |
187 | PADbit = 0x00010000, // PREADD/PADEN | |
890e8d0a | 188 | /* _Desc.size */ |
bcad5e53 FR |
189 | RingEnd = 0x80000000, |
190 | /* TxDesc.status */ | |
191 | LSEN = 0x08000000, // TSO ? -- FR | |
192 | IPCS = 0x04000000, | |
193 | TCPCS = 0x02000000, | |
194 | UDPCS = 0x01000000, | |
195 | BSTEN = 0x00800000, | |
196 | EXTEN = 0x00400000, | |
197 | DEFEN = 0x00200000, | |
198 | BKFEN = 0x00100000, | |
199 | CRSEN = 0x00080000, | |
200 | COLEN = 0x00040000, | |
201 | THOL3 = 0x30000000, | |
202 | THOL2 = 0x20000000, | |
203 | THOL1 = 0x10000000, | |
204 | THOL0 = 0x00000000, | |
697c2696 FR |
205 | |
206 | WND = 0x00080000, | |
207 | TABRT = 0x00040000, | |
208 | FIFO = 0x00020000, | |
209 | LINK = 0x00010000, | |
210 | ColCountMask = 0x0000ffff, | |
bcad5e53 FR |
211 | /* RxDesc.status */ |
212 | IPON = 0x20000000, | |
213 | TCPON = 0x10000000, | |
214 | UDPON = 0x08000000, | |
215 | Wakup = 0x00400000, | |
216 | Magic = 0x00200000, | |
217 | Pause = 0x00100000, | |
218 | DEFbit = 0x00200000, | |
219 | BCAST = 0x000c0000, | |
220 | MCAST = 0x00080000, | |
221 | UCAST = 0x00040000, | |
222 | /* RxDesc.PSize */ | |
223 | TAGON = 0x80000000, | |
224 | RxDescCountMask = 0x7f000000, // multi-desc pkt when > 1 ? -- FR | |
225 | ABORT = 0x00800000, | |
226 | SHORT = 0x00400000, | |
227 | LIMIT = 0x00200000, | |
228 | MIIER = 0x00100000, | |
229 | OVRUN = 0x00080000, | |
230 | NIBON = 0x00040000, | |
231 | COLON = 0x00020000, | |
232 | CRCOK = 0x00010000, | |
890e8d0a | 233 | RxSizeMask = 0x0000ffff |
bcad5e53 FR |
234 | /* |
235 | * The asic could apparently do vlan, TSO, jumbo (sis191 only) and | |
236 | * provide two (unused with Linux) Tx queues. No publically | |
237 | * available documentation alas. | |
238 | */ | |
890e8d0a FR |
239 | }; |
240 | ||
40292fb0 FR |
241 | enum sis190_eeprom_access_register_bits { |
242 | EECS = 0x00000001, // unused | |
243 | EECLK = 0x00000002, // unused | |
244 | EEDO = 0x00000008, // unused | |
245 | EEDI = 0x00000004, // unused | |
246 | EEREQ = 0x00000080, | |
247 | EEROP = 0x00000200, | |
248 | EEWOP = 0x00000100 // unused | |
249 | }; | |
250 | ||
830fb7d2 FR |
251 | /* EEPROM Addresses */ |
252 | enum sis190_eeprom_address { | |
253 | EEPROMSignature = 0x00, | |
254 | EEPROMCLK = 0x01, // unused | |
255 | EEPROMInfo = 0x02, | |
256 | EEPROMMACAddr = 0x03 | |
257 | }; | |
258 | ||
900eb9d6 FR |
259 | enum sis190_feature { |
260 | F_HAS_RGMII = 1, | |
c3d6f1f2 FR |
261 | F_PHY_88E1111 = 2, |
262 | F_PHY_BCM5461 = 4 | |
900eb9d6 FR |
263 | }; |
264 | ||
890e8d0a FR |
265 | struct sis190_private { |
266 | void __iomem *mmio_addr; | |
267 | struct pci_dev *pci_dev; | |
c4028958 | 268 | struct net_device *dev; |
890e8d0a FR |
269 | spinlock_t lock; |
270 | u32 rx_buf_sz; | |
271 | u32 cur_rx; | |
272 | u32 cur_tx; | |
273 | u32 dirty_rx; | |
274 | u32 dirty_tx; | |
275 | dma_addr_t rx_dma; | |
276 | dma_addr_t tx_dma; | |
277 | struct RxDesc *RxDescRing; | |
278 | struct TxDesc *TxDescRing; | |
279 | struct sk_buff *Rx_skbuff[NUM_RX_DESC]; | |
280 | struct sk_buff *Tx_skbuff[NUM_TX_DESC]; | |
281 | struct work_struct phy_task; | |
282 | struct timer_list timer; | |
283 | u32 msg_enable; | |
43afb949 | 284 | struct mii_if_info mii_if; |
fcb9821d | 285 | struct list_head first_phy; |
900eb9d6 | 286 | u32 features; |
08326dbe | 287 | u32 negotiated_lpa; |
b88aafd3 HRK |
288 | enum { |
289 | LNK_OFF, | |
290 | LNK_ON, | |
291 | LNK_AUTONEG, | |
292 | } link_status; | |
fcb9821d FR |
293 | }; |
294 | ||
295 | struct sis190_phy { | |
296 | struct list_head list; | |
297 | int phy_id; | |
298 | u16 id[2]; | |
299 | u16 status; | |
300 | u8 type; | |
301 | }; | |
302 | ||
303 | enum sis190_phy_type { | |
304 | UNKNOWN = 0x00, | |
305 | HOME = 0x01, | |
306 | LAN = 0x02, | |
307 | MIX = 0x03 | |
308 | }; | |
309 | ||
310 | static struct mii_chip_info { | |
311 | const char *name; | |
312 | u16 id[2]; | |
313 | unsigned int type; | |
900eb9d6 | 314 | u32 feature; |
fcb9821d | 315 | } mii_chip_table[] = { |
856f8f41 | 316 | { "Atheros PHY", { 0x004d, 0xd010 }, LAN, 0 }, |
708f6e27 | 317 | { "Atheros PHY AR8012", { 0x004d, 0xd020 }, LAN, 0 }, |
c3d6f1f2 | 318 | { "Broadcom PHY BCM5461", { 0x0020, 0x60c0 }, LAN, F_PHY_BCM5461 }, |
bd7a4448 | 319 | { "Broadcom PHY AC131", { 0x0143, 0xbc70 }, LAN, 0 }, |
900eb9d6 FR |
320 | { "Agere PHY ET1101B", { 0x0282, 0xf010 }, LAN, 0 }, |
321 | { "Marvell PHY 88E1111", { 0x0141, 0x0cc0 }, LAN, F_PHY_88E1111 }, | |
322 | { "Realtek PHY RTL8201", { 0x0000, 0x8200 }, LAN, 0 }, | |
fcb9821d | 323 | { NULL, } |
890e8d0a FR |
324 | }; |
325 | ||
3c6bee1d | 326 | static const struct { |
890e8d0a | 327 | const char *name; |
890e8d0a | 328 | } sis_chip_info[] = { |
e797637f FR |
329 | { "SiS 190 PCI Fast Ethernet adapter" }, |
330 | { "SiS 191 PCI Gigabit Ethernet adapter" }, | |
890e8d0a FR |
331 | }; |
332 | ||
a3aa1884 | 333 | static DEFINE_PCI_DEVICE_TABLE(sis190_pci_tbl) = { |
890e8d0a | 334 | { PCI_DEVICE(PCI_VENDOR_ID_SI, 0x0190), 0, 0, 0 }, |
e797637f | 335 | { PCI_DEVICE(PCI_VENDOR_ID_SI, 0x0191), 0, 0, 1 }, |
890e8d0a FR |
336 | { 0, }, |
337 | }; | |
338 | ||
339 | MODULE_DEVICE_TABLE(pci, sis190_pci_tbl); | |
340 | ||
341 | static int rx_copybreak = 200; | |
342 | ||
343 | static struct { | |
344 | u32 msg_enable; | |
345 | } debug = { -1 }; | |
346 | ||
c3223d24 | 347 | MODULE_DESCRIPTION("SiS sis190/191 Gigabit Ethernet driver"); |
890e8d0a FR |
348 | module_param(rx_copybreak, int, 0); |
349 | MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames"); | |
350 | module_param_named(debug, debug.msg_enable, int, 0); | |
351 | MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)"); | |
352 | MODULE_AUTHOR("K.M. Liu <kmliu@sis.com>, Ueimor <romieu@fr.zoreil.com>"); | |
353 | MODULE_VERSION(DRV_VERSION); | |
354 | MODULE_LICENSE("GPL"); | |
355 | ||
356 | static const u32 sis190_intr_mask = | |
21461380 | 357 | RxQEmpty | RxQInt | TxQ1Int | TxQ0Int | RxHalt | TxHalt | LinkChange; |
890e8d0a FR |
358 | |
359 | /* | |
360 | * Maximum number of multicast addresses to filter (vs. Rx-all-multicast). | |
361 | * The chips use a 64 element hash table based on the Ethernet CRC. | |
362 | */ | |
f71e1309 | 363 | static const int multicast_filter_limit = 32; |
890e8d0a FR |
364 | |
365 | static void __mdio_cmd(void __iomem *ioaddr, u32 ctl) | |
366 | { | |
367 | unsigned int i; | |
368 | ||
369 | SIS_W32(GMIIControl, ctl); | |
370 | ||
371 | msleep(1); | |
372 | ||
373 | for (i = 0; i < 100; i++) { | |
374 | if (!(SIS_R32(GMIIControl) & EhnMIInotDone)) | |
375 | break; | |
376 | msleep(1); | |
377 | } | |
378 | ||
7bf3f232 | 379 | if (i > 99) |
ad06ab2a | 380 | pr_err("PHY command failed !\n"); |
890e8d0a FR |
381 | } |
382 | ||
9ede109b | 383 | static void mdio_write(void __iomem *ioaddr, int phy_id, int reg, int val) |
890e8d0a | 384 | { |
890e8d0a | 385 | __mdio_cmd(ioaddr, EhnMIIreq | EhnMIIwrite | |
9ede109b | 386 | (((u32) reg) << EhnMIIregShift) | (phy_id << EhnMIIpmdShift) | |
890e8d0a FR |
387 | (((u32) val) << EhnMIIdataShift)); |
388 | } | |
389 | ||
9ede109b | 390 | static int mdio_read(void __iomem *ioaddr, int phy_id, int reg) |
890e8d0a | 391 | { |
890e8d0a | 392 | __mdio_cmd(ioaddr, EhnMIIreq | EhnMIIread | |
9ede109b | 393 | (((u32) reg) << EhnMIIregShift) | (phy_id << EhnMIIpmdShift)); |
890e8d0a FR |
394 | |
395 | return (u16) (SIS_R32(GMIIControl) >> EhnMIIdataShift); | |
396 | } | |
397 | ||
43afb949 FR |
398 | static void __mdio_write(struct net_device *dev, int phy_id, int reg, int val) |
399 | { | |
400 | struct sis190_private *tp = netdev_priv(dev); | |
401 | ||
9ede109b | 402 | mdio_write(tp->mmio_addr, phy_id, reg, val); |
43afb949 FR |
403 | } |
404 | ||
405 | static int __mdio_read(struct net_device *dev, int phy_id, int reg) | |
406 | { | |
407 | struct sis190_private *tp = netdev_priv(dev); | |
408 | ||
9ede109b | 409 | return mdio_read(tp->mmio_addr, phy_id, reg); |
43afb949 FR |
410 | } |
411 | ||
fc10c39d FR |
412 | static u16 mdio_read_latched(void __iomem *ioaddr, int phy_id, int reg) |
413 | { | |
414 | mdio_read(ioaddr, phy_id, reg); | |
415 | return mdio_read(ioaddr, phy_id, reg); | |
416 | } | |
417 | ||
40292fb0 | 418 | static u16 __devinit sis190_read_eeprom(void __iomem *ioaddr, u32 reg) |
890e8d0a | 419 | { |
40292fb0 | 420 | u16 data = 0xffff; |
890e8d0a | 421 | unsigned int i; |
890e8d0a FR |
422 | |
423 | if (!(SIS_R32(ROMControl) & 0x0002)) | |
424 | return 0; | |
425 | ||
40292fb0 | 426 | SIS_W32(ROMInterface, EEREQ | EEROP | (reg << 10)); |
890e8d0a FR |
427 | |
428 | for (i = 0; i < 200; i++) { | |
40292fb0 FR |
429 | if (!(SIS_R32(ROMInterface) & EEREQ)) { |
430 | data = (SIS_R32(ROMInterface) & 0xffff0000) >> 16; | |
890e8d0a | 431 | break; |
40292fb0 | 432 | } |
890e8d0a FR |
433 | msleep(1); |
434 | } | |
435 | ||
890e8d0a FR |
436 | return data; |
437 | } | |
438 | ||
439 | static void sis190_irq_mask_and_ack(void __iomem *ioaddr) | |
440 | { | |
441 | SIS_W32(IntrMask, 0x00); | |
442 | SIS_W32(IntrStatus, 0xffffffff); | |
443 | SIS_PCI_COMMIT(); | |
444 | } | |
445 | ||
446 | static void sis190_asic_down(void __iomem *ioaddr) | |
447 | { | |
448 | /* Stop the chip's Tx and Rx DMA processes. */ | |
449 | ||
450 | SIS_W32(TxControl, 0x1a00); | |
451 | SIS_W32(RxControl, 0x1a00); | |
452 | ||
453 | sis190_irq_mask_and_ack(ioaddr); | |
454 | } | |
455 | ||
456 | static void sis190_mark_as_last_descriptor(struct RxDesc *desc) | |
457 | { | |
458 | desc->size |= cpu_to_le32(RingEnd); | |
459 | } | |
460 | ||
461 | static inline void sis190_give_to_asic(struct RxDesc *desc, u32 rx_buf_sz) | |
462 | { | |
463 | u32 eor = le32_to_cpu(desc->size) & RingEnd; | |
464 | ||
465 | desc->PSize = 0x0; | |
8b5641d4 | 466 | desc->size = cpu_to_le32((rx_buf_sz & RX_BUF_MASK) | eor); |
890e8d0a FR |
467 | wmb(); |
468 | desc->status = cpu_to_le32(OWNbit | INTbit); | |
469 | } | |
470 | ||
471 | static inline void sis190_map_to_asic(struct RxDesc *desc, dma_addr_t mapping, | |
472 | u32 rx_buf_sz) | |
473 | { | |
474 | desc->addr = cpu_to_le32(mapping); | |
475 | sis190_give_to_asic(desc, rx_buf_sz); | |
476 | } | |
477 | ||
478 | static inline void sis190_make_unusable_by_asic(struct RxDesc *desc) | |
479 | { | |
480 | desc->PSize = 0x0; | |
961994a0 | 481 | desc->addr = cpu_to_le32(0xdeadbeef); |
890e8d0a FR |
482 | desc->size &= cpu_to_le32(RingEnd); |
483 | wmb(); | |
484 | desc->status = 0x0; | |
485 | } | |
486 | ||
35aeb780 SH |
487 | static struct sk_buff *sis190_alloc_rx_skb(struct sis190_private *tp, |
488 | struct RxDesc *desc) | |
890e8d0a | 489 | { |
35aeb780 | 490 | u32 rx_buf_sz = tp->rx_buf_sz; |
890e8d0a | 491 | struct sk_buff *skb; |
e382c301 | 492 | dma_addr_t mapping; |
890e8d0a | 493 | |
35aeb780 | 494 | skb = netdev_alloc_skb(tp->dev, rx_buf_sz); |
e382c301 | 495 | if (unlikely(!skb)) |
496 | goto skb_alloc_failed; | |
497 | mapping = pci_map_single(tp->pci_dev, skb->data, tp->rx_buf_sz, | |
498 | PCI_DMA_FROMDEVICE); | |
499 | if (pci_dma_mapping_error(tp->pci_dev, mapping)) | |
500 | goto out; | |
501 | sis190_map_to_asic(desc, mapping, rx_buf_sz); | |
890e8d0a | 502 | |
4709aa59 | 503 | return skb; |
e382c301 | 504 | |
505 | out: | |
506 | dev_kfree_skb_any(skb); | |
507 | skb_alloc_failed: | |
508 | sis190_make_unusable_by_asic(desc); | |
509 | return NULL; | |
890e8d0a FR |
510 | } |
511 | ||
512 | static u32 sis190_rx_fill(struct sis190_private *tp, struct net_device *dev, | |
513 | u32 start, u32 end) | |
514 | { | |
515 | u32 cur; | |
516 | ||
517 | for (cur = start; cur < end; cur++) { | |
4709aa59 | 518 | unsigned int i = cur % NUM_RX_DESC; |
890e8d0a FR |
519 | |
520 | if (tp->Rx_skbuff[i]) | |
521 | continue; | |
522 | ||
35aeb780 SH |
523 | tp->Rx_skbuff[i] = sis190_alloc_rx_skb(tp, tp->RxDescRing + i); |
524 | ||
4709aa59 | 525 | if (!tp->Rx_skbuff[i]) |
890e8d0a FR |
526 | break; |
527 | } | |
528 | return cur - start; | |
529 | } | |
530 | ||
47e47815 FR |
531 | static bool sis190_try_rx_copy(struct sis190_private *tp, |
532 | struct sk_buff **sk_buff, int pkt_size, | |
533 | dma_addr_t addr) | |
890e8d0a | 534 | { |
47e47815 FR |
535 | struct sk_buff *skb; |
536 | bool done = false; | |
537 | ||
538 | if (pkt_size >= rx_copybreak) | |
539 | goto out; | |
540 | ||
89d71a66 | 541 | skb = netdev_alloc_skb_ip_align(tp->dev, pkt_size); |
47e47815 FR |
542 | if (!skb) |
543 | goto out; | |
544 | ||
744c6b29 RG |
545 | pci_dma_sync_single_for_cpu(tp->pci_dev, addr, tp->rx_buf_sz, |
546 | PCI_DMA_FROMDEVICE); | |
47e47815 FR |
547 | skb_copy_to_linear_data(skb, sk_buff[0]->data, pkt_size); |
548 | *sk_buff = skb; | |
549 | done = true; | |
550 | out: | |
551 | return done; | |
890e8d0a FR |
552 | } |
553 | ||
bcad5e53 FR |
554 | static inline int sis190_rx_pkt_err(u32 status, struct net_device_stats *stats) |
555 | { | |
556 | #define ErrMask (OVRUN | SHORT | LIMIT | MIIER | NIBON | COLON | ABORT) | |
557 | ||
558 | if ((status & CRCOK) && !(status & ErrMask)) | |
559 | return 0; | |
560 | ||
561 | if (!(status & CRCOK)) | |
562 | stats->rx_crc_errors++; | |
563 | else if (status & OVRUN) | |
564 | stats->rx_over_errors++; | |
565 | else if (status & (SHORT | LIMIT)) | |
566 | stats->rx_length_errors++; | |
567 | else if (status & (MIIER | NIBON | COLON)) | |
568 | stats->rx_frame_errors++; | |
569 | ||
570 | stats->rx_errors++; | |
571 | return -1; | |
572 | } | |
573 | ||
890e8d0a FR |
574 | static int sis190_rx_interrupt(struct net_device *dev, |
575 | struct sis190_private *tp, void __iomem *ioaddr) | |
576 | { | |
09f75cd7 | 577 | struct net_device_stats *stats = &dev->stats; |
890e8d0a FR |
578 | u32 rx_left, cur_rx = tp->cur_rx; |
579 | u32 delta, count; | |
580 | ||
581 | rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx; | |
582 | rx_left = sis190_rx_quota(rx_left, (u32) dev->quota); | |
583 | ||
584 | for (; rx_left > 0; rx_left--, cur_rx++) { | |
585 | unsigned int entry = cur_rx % NUM_RX_DESC; | |
586 | struct RxDesc *desc = tp->RxDescRing + entry; | |
587 | u32 status; | |
588 | ||
961994a0 | 589 | if (le32_to_cpu(desc->status) & OWNbit) |
890e8d0a FR |
590 | break; |
591 | ||
592 | status = le32_to_cpu(desc->PSize); | |
593 | ||
ad06ab2a | 594 | //netif_info(tp, intr, dev, "Rx PSize = %08x\n", status); |
890e8d0a | 595 | |
bcad5e53 | 596 | if (sis190_rx_pkt_err(status, stats) < 0) |
890e8d0a | 597 | sis190_give_to_asic(desc, tp->rx_buf_sz); |
bcad5e53 | 598 | else { |
890e8d0a | 599 | struct sk_buff *skb = tp->Rx_skbuff[entry]; |
47e47815 | 600 | dma_addr_t addr = le32_to_cpu(desc->addr); |
890e8d0a | 601 | int pkt_size = (status & RxSizeMask) - 4; |
47e47815 | 602 | struct pci_dev *pdev = tp->pci_dev; |
890e8d0a FR |
603 | |
604 | if (unlikely(pkt_size > tp->rx_buf_sz)) { | |
ad06ab2a JP |
605 | netif_info(tp, intr, dev, |
606 | "(frag) status = %08x\n", status); | |
890e8d0a FR |
607 | stats->rx_dropped++; |
608 | stats->rx_length_errors++; | |
609 | sis190_give_to_asic(desc, tp->rx_buf_sz); | |
610 | continue; | |
611 | } | |
612 | ||
890e8d0a | 613 | |
47e47815 FR |
614 | if (sis190_try_rx_copy(tp, &skb, pkt_size, addr)) { |
615 | pci_dma_sync_single_for_device(pdev, addr, | |
616 | tp->rx_buf_sz, PCI_DMA_FROMDEVICE); | |
617 | sis190_give_to_asic(desc, tp->rx_buf_sz); | |
618 | } else { | |
619 | pci_unmap_single(pdev, addr, tp->rx_buf_sz, | |
620 | PCI_DMA_FROMDEVICE); | |
890e8d0a FR |
621 | tp->Rx_skbuff[entry] = NULL; |
622 | sis190_make_unusable_by_asic(desc); | |
623 | } | |
624 | ||
890e8d0a FR |
625 | skb_put(skb, pkt_size); |
626 | skb->protocol = eth_type_trans(skb, dev); | |
627 | ||
628 | sis190_rx_skb(skb); | |
629 | ||
890e8d0a | 630 | stats->rx_packets++; |
bcad5e53 FR |
631 | stats->rx_bytes += pkt_size; |
632 | if ((status & BCAST) == MCAST) | |
633 | stats->multicast++; | |
890e8d0a FR |
634 | } |
635 | } | |
636 | count = cur_rx - tp->cur_rx; | |
637 | tp->cur_rx = cur_rx; | |
638 | ||
639 | delta = sis190_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx); | |
ad06ab2a JP |
640 | if (!delta && count) |
641 | netif_info(tp, intr, dev, "no Rx buffer allocated\n"); | |
890e8d0a FR |
642 | tp->dirty_rx += delta; |
643 | ||
ad06ab2a JP |
644 | if ((tp->dirty_rx + NUM_RX_DESC) == tp->cur_rx) |
645 | netif_emerg(tp, intr, dev, "Rx buffers exhausted\n"); | |
890e8d0a FR |
646 | |
647 | return count; | |
648 | } | |
649 | ||
650 | static void sis190_unmap_tx_skb(struct pci_dev *pdev, struct sk_buff *skb, | |
651 | struct TxDesc *desc) | |
652 | { | |
653 | unsigned int len; | |
654 | ||
655 | len = skb->len < ETH_ZLEN ? ETH_ZLEN : skb->len; | |
656 | ||
657 | pci_unmap_single(pdev, le32_to_cpu(desc->addr), len, PCI_DMA_TODEVICE); | |
658 | ||
659 | memset(desc, 0x00, sizeof(*desc)); | |
660 | } | |
661 | ||
697c2696 FR |
662 | static inline int sis190_tx_pkt_err(u32 status, struct net_device_stats *stats) |
663 | { | |
664 | #define TxErrMask (WND | TABRT | FIFO | LINK) | |
665 | ||
666 | if (!unlikely(status & TxErrMask)) | |
667 | return 0; | |
668 | ||
669 | if (status & WND) | |
670 | stats->tx_window_errors++; | |
671 | if (status & TABRT) | |
672 | stats->tx_aborted_errors++; | |
673 | if (status & FIFO) | |
674 | stats->tx_fifo_errors++; | |
675 | if (status & LINK) | |
676 | stats->tx_carrier_errors++; | |
677 | ||
678 | stats->tx_errors++; | |
679 | ||
680 | return -1; | |
681 | } | |
682 | ||
890e8d0a FR |
683 | static void sis190_tx_interrupt(struct net_device *dev, |
684 | struct sis190_private *tp, void __iomem *ioaddr) | |
685 | { | |
697c2696 | 686 | struct net_device_stats *stats = &dev->stats; |
890e8d0a FR |
687 | u32 pending, dirty_tx = tp->dirty_tx; |
688 | /* | |
689 | * It would not be needed if queueing was allowed to be enabled | |
690 | * again too early (hint: think preempt and unclocked smp systems). | |
691 | */ | |
692 | unsigned int queue_stopped; | |
693 | ||
694 | smp_rmb(); | |
695 | pending = tp->cur_tx - dirty_tx; | |
696 | queue_stopped = (pending == NUM_TX_DESC); | |
697 | ||
698 | for (; pending; pending--, dirty_tx++) { | |
699 | unsigned int entry = dirty_tx % NUM_TX_DESC; | |
700 | struct TxDesc *txd = tp->TxDescRing + entry; | |
697c2696 | 701 | u32 status = le32_to_cpu(txd->status); |
890e8d0a FR |
702 | struct sk_buff *skb; |
703 | ||
697c2696 | 704 | if (status & OWNbit) |
890e8d0a FR |
705 | break; |
706 | ||
707 | skb = tp->Tx_skbuff[entry]; | |
708 | ||
697c2696 FR |
709 | if (likely(sis190_tx_pkt_err(status, stats) == 0)) { |
710 | stats->tx_packets++; | |
711 | stats->tx_bytes += skb->len; | |
712 | stats->collisions += ((status & ColCountMask) - 1); | |
713 | } | |
890e8d0a FR |
714 | |
715 | sis190_unmap_tx_skb(tp->pci_dev, skb, txd); | |
716 | tp->Tx_skbuff[entry] = NULL; | |
717 | dev_kfree_skb_irq(skb); | |
718 | } | |
719 | ||
720 | if (tp->dirty_tx != dirty_tx) { | |
721 | tp->dirty_tx = dirty_tx; | |
722 | smp_wmb(); | |
723 | if (queue_stopped) | |
724 | netif_wake_queue(dev); | |
725 | } | |
726 | } | |
727 | ||
728 | /* | |
729 | * The interrupt handler does all of the Rx thread work and cleans up after | |
730 | * the Tx thread. | |
731 | */ | |
7d12e780 | 732 | static irqreturn_t sis190_interrupt(int irq, void *__dev) |
890e8d0a FR |
733 | { |
734 | struct net_device *dev = __dev; | |
735 | struct sis190_private *tp = netdev_priv(dev); | |
736 | void __iomem *ioaddr = tp->mmio_addr; | |
737 | unsigned int handled = 0; | |
738 | u32 status; | |
739 | ||
740 | status = SIS_R32(IntrStatus); | |
741 | ||
742 | if ((status == 0xffffffff) || !status) | |
743 | goto out; | |
744 | ||
745 | handled = 1; | |
746 | ||
747 | if (unlikely(!netif_running(dev))) { | |
748 | sis190_asic_down(ioaddr); | |
749 | goto out; | |
750 | } | |
751 | ||
752 | SIS_W32(IntrStatus, status); | |
753 | ||
ad06ab2a | 754 | // netif_info(tp, intr, dev, "status = %08x\n", status); |
890e8d0a FR |
755 | |
756 | if (status & LinkChange) { | |
ad06ab2a | 757 | netif_info(tp, intr, dev, "link change\n"); |
b88aafd3 | 758 | del_timer(&tp->timer); |
890e8d0a FR |
759 | schedule_work(&tp->phy_task); |
760 | } | |
761 | ||
762 | if (status & RxQInt) | |
763 | sis190_rx_interrupt(dev, tp, ioaddr); | |
764 | ||
765 | if (status & TxQ0Int) | |
766 | sis190_tx_interrupt(dev, tp, ioaddr); | |
767 | out: | |
768 | return IRQ_RETVAL(handled); | |
769 | } | |
770 | ||
4405d3b5 FR |
771 | #ifdef CONFIG_NET_POLL_CONTROLLER |
772 | static void sis190_netpoll(struct net_device *dev) | |
773 | { | |
774 | struct sis190_private *tp = netdev_priv(dev); | |
775 | struct pci_dev *pdev = tp->pci_dev; | |
776 | ||
777 | disable_irq(pdev->irq); | |
7d12e780 | 778 | sis190_interrupt(pdev->irq, dev); |
4405d3b5 FR |
779 | enable_irq(pdev->irq); |
780 | } | |
781 | #endif | |
782 | ||
890e8d0a FR |
783 | static void sis190_free_rx_skb(struct sis190_private *tp, |
784 | struct sk_buff **sk_buff, struct RxDesc *desc) | |
785 | { | |
786 | struct pci_dev *pdev = tp->pci_dev; | |
787 | ||
788 | pci_unmap_single(pdev, le32_to_cpu(desc->addr), tp->rx_buf_sz, | |
789 | PCI_DMA_FROMDEVICE); | |
790 | dev_kfree_skb(*sk_buff); | |
791 | *sk_buff = NULL; | |
792 | sis190_make_unusable_by_asic(desc); | |
793 | } | |
794 | ||
795 | static void sis190_rx_clear(struct sis190_private *tp) | |
796 | { | |
797 | unsigned int i; | |
798 | ||
799 | for (i = 0; i < NUM_RX_DESC; i++) { | |
800 | if (!tp->Rx_skbuff[i]) | |
801 | continue; | |
802 | sis190_free_rx_skb(tp, tp->Rx_skbuff + i, tp->RxDescRing + i); | |
803 | } | |
804 | } | |
805 | ||
806 | static void sis190_init_ring_indexes(struct sis190_private *tp) | |
807 | { | |
808 | tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0; | |
809 | } | |
810 | ||
811 | static int sis190_init_ring(struct net_device *dev) | |
812 | { | |
813 | struct sis190_private *tp = netdev_priv(dev); | |
814 | ||
815 | sis190_init_ring_indexes(tp); | |
816 | ||
817 | memset(tp->Tx_skbuff, 0x0, NUM_TX_DESC * sizeof(struct sk_buff *)); | |
818 | memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *)); | |
819 | ||
820 | if (sis190_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC) | |
821 | goto err_rx_clear; | |
822 | ||
823 | sis190_mark_as_last_descriptor(tp->RxDescRing + NUM_RX_DESC - 1); | |
824 | ||
825 | return 0; | |
826 | ||
827 | err_rx_clear: | |
828 | sis190_rx_clear(tp); | |
829 | return -ENOMEM; | |
830 | } | |
831 | ||
832 | static void sis190_set_rx_mode(struct net_device *dev) | |
833 | { | |
834 | struct sis190_private *tp = netdev_priv(dev); | |
835 | void __iomem *ioaddr = tp->mmio_addr; | |
836 | unsigned long flags; | |
837 | u32 mc_filter[2]; /* Multicast hash filter */ | |
838 | u16 rx_mode; | |
839 | ||
840 | if (dev->flags & IFF_PROMISC) { | |
890e8d0a FR |
841 | rx_mode = |
842 | AcceptBroadcast | AcceptMulticast | AcceptMyPhys | | |
843 | AcceptAllPhys; | |
844 | mc_filter[1] = mc_filter[0] = 0xffffffff; | |
4cd24eaf | 845 | } else if ((netdev_mc_count(dev) > multicast_filter_limit) || |
890e8d0a FR |
846 | (dev->flags & IFF_ALLMULTI)) { |
847 | /* Too many to filter perfectly -- accept all multicasts. */ | |
848 | rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys; | |
849 | mc_filter[1] = mc_filter[0] = 0xffffffff; | |
850 | } else { | |
851 | struct dev_mc_list *mclist; | |
890e8d0a FR |
852 | |
853 | rx_mode = AcceptBroadcast | AcceptMyPhys; | |
854 | mc_filter[1] = mc_filter[0] = 0; | |
5508590c | 855 | netdev_for_each_mc_addr(mclist, dev) { |
890e8d0a | 856 | int bit_nr = |
8fee5f51 | 857 | ether_crc(ETH_ALEN, mclist->dmi_addr) & 0x3f; |
890e8d0a FR |
858 | mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31); |
859 | rx_mode |= AcceptMulticast; | |
860 | } | |
861 | } | |
862 | ||
863 | spin_lock_irqsave(&tp->lock, flags); | |
864 | ||
865 | SIS_W16(RxMacControl, rx_mode | 0x2); | |
866 | SIS_W32(RxHashTable, mc_filter[0]); | |
867 | SIS_W32(RxHashTable + 4, mc_filter[1]); | |
868 | ||
869 | spin_unlock_irqrestore(&tp->lock, flags); | |
870 | } | |
871 | ||
872 | static void sis190_soft_reset(void __iomem *ioaddr) | |
873 | { | |
874 | SIS_W32(IntrControl, 0x8000); | |
875 | SIS_PCI_COMMIT(); | |
890e8d0a FR |
876 | SIS_W32(IntrControl, 0x0); |
877 | sis190_asic_down(ioaddr); | |
890e8d0a FR |
878 | } |
879 | ||
880 | static void sis190_hw_start(struct net_device *dev) | |
881 | { | |
882 | struct sis190_private *tp = netdev_priv(dev); | |
883 | void __iomem *ioaddr = tp->mmio_addr; | |
884 | ||
885 | sis190_soft_reset(ioaddr); | |
886 | ||
887 | SIS_W32(TxDescStartAddr, tp->tx_dma); | |
888 | SIS_W32(RxDescStartAddr, tp->rx_dma); | |
889 | ||
890 | SIS_W32(IntrStatus, 0xffffffff); | |
891 | SIS_W32(IntrMask, 0x0); | |
890e8d0a FR |
892 | SIS_W32(GMIIControl, 0x0); |
893 | SIS_W32(TxMacControl, 0x60); | |
894 | SIS_W16(RxMacControl, 0x02); | |
895 | SIS_W32(RxHashTable, 0x0); | |
896 | SIS_W32(0x6c, 0x0); | |
188f23ba FR |
897 | SIS_W32(RxWolCtrl, 0x0); |
898 | SIS_W32(RxWolData, 0x0); | |
890e8d0a FR |
899 | |
900 | SIS_PCI_COMMIT(); | |
901 | ||
902 | sis190_set_rx_mode(dev); | |
903 | ||
904 | /* Enable all known interrupts by setting the interrupt mask. */ | |
905 | SIS_W32(IntrMask, sis190_intr_mask); | |
906 | ||
907 | SIS_W32(TxControl, 0x1a00 | CmdTxEnb); | |
908 | SIS_W32(RxControl, 0x1a1d); | |
909 | ||
910 | netif_start_queue(dev); | |
911 | } | |
912 | ||
c4028958 | 913 | static void sis190_phy_task(struct work_struct *work) |
890e8d0a | 914 | { |
c4028958 DH |
915 | struct sis190_private *tp = |
916 | container_of(work, struct sis190_private, phy_task); | |
917 | struct net_device *dev = tp->dev; | |
890e8d0a | 918 | void __iomem *ioaddr = tp->mmio_addr; |
9ede109b | 919 | int phy_id = tp->mii_if.phy_id; |
890e8d0a FR |
920 | u16 val; |
921 | ||
43afb949 FR |
922 | rtnl_lock(); |
923 | ||
c014f6c8 FR |
924 | if (!netif_running(dev)) |
925 | goto out_unlock; | |
926 | ||
9ede109b | 927 | val = mdio_read(ioaddr, phy_id, MII_BMCR); |
890e8d0a FR |
928 | if (val & BMCR_RESET) { |
929 | // FIXME: needlessly high ? -- FR 02/07/2005 | |
930 | mod_timer(&tp->timer, jiffies + HZ/10); | |
b88aafd3 HRK |
931 | goto out_unlock; |
932 | } | |
933 | ||
934 | val = mdio_read_latched(ioaddr, phy_id, MII_BMSR); | |
935 | if (!(val & BMSR_ANEGCOMPLETE) && tp->link_status != LNK_AUTONEG) { | |
21461380 | 936 | netif_carrier_off(dev); |
ad06ab2a | 937 | netif_warn(tp, link, dev, "auto-negotiating...\n"); |
b88aafd3 HRK |
938 | tp->link_status = LNK_AUTONEG; |
939 | } else if ((val & BMSR_LSTATUS) && tp->link_status != LNK_ON) { | |
890e8d0a FR |
940 | /* Rejoice ! */ |
941 | struct { | |
942 | int val; | |
6614a6dc | 943 | u32 ctl; |
890e8d0a | 944 | const char *msg; |
890e8d0a | 945 | } reg31[] = { |
1feede01 | 946 | { LPA_1000FULL, 0x07000c00 | 0x00001000, |
6614a6dc | 947 | "1000 Mbps Full Duplex" }, |
1feede01 | 948 | { LPA_1000HALF, 0x07000c00, |
6614a6dc FR |
949 | "1000 Mbps Half Duplex" }, |
950 | { LPA_100FULL, 0x04000800 | 0x00001000, | |
951 | "100 Mbps Full Duplex" }, | |
952 | { LPA_100HALF, 0x04000800, | |
953 | "100 Mbps Half Duplex" }, | |
954 | { LPA_10FULL, 0x04000400 | 0x00001000, | |
955 | "10 Mbps Full Duplex" }, | |
956 | { LPA_10HALF, 0x04000400, | |
957 | "10 Mbps Half Duplex" }, | |
958 | { 0, 0x04000400, "unknown" } | |
1feede01 RG |
959 | }, *p = NULL; |
960 | u16 adv, autoexp, gigadv, gigrec; | |
890e8d0a | 961 | |
9ede109b | 962 | val = mdio_read(ioaddr, phy_id, 0x1f); |
ad06ab2a | 963 | netif_info(tp, link, dev, "mii ext = %04x\n", val); |
890e8d0a | 964 | |
9ede109b | 965 | val = mdio_read(ioaddr, phy_id, MII_LPA); |
8348b4db | 966 | adv = mdio_read(ioaddr, phy_id, MII_ADVERTISE); |
1feede01 | 967 | autoexp = mdio_read(ioaddr, phy_id, MII_EXPANSION); |
ad06ab2a JP |
968 | netif_info(tp, link, dev, "mii lpa=%04x adv=%04x exp=%04x\n", |
969 | val, adv, autoexp); | |
1feede01 RG |
970 | |
971 | if (val & LPA_NPAGE && autoexp & EXPANSION_NWAY) { | |
972 | /* check for gigabit speed */ | |
973 | gigadv = mdio_read(ioaddr, phy_id, MII_CTRL1000); | |
974 | gigrec = mdio_read(ioaddr, phy_id, MII_STAT1000); | |
975 | val = (gigadv & (gigrec >> 2)); | |
976 | if (val & ADVERTISE_1000FULL) | |
977 | p = reg31; | |
978 | else if (val & ADVERTISE_1000HALF) | |
979 | p = reg31 + 1; | |
980 | } | |
981 | if (!p) { | |
982 | val &= adv; | |
890e8d0a | 983 | |
1feede01 RG |
984 | for (p = reg31; p->val; p++) { |
985 | if ((val & p->val) == p->val) | |
986 | break; | |
987 | } | |
890e8d0a | 988 | } |
6614a6dc FR |
989 | |
990 | p->ctl |= SIS_R32(StationControl) & ~0x0f001c00; | |
991 | ||
c3d6f1f2 FR |
992 | if ((tp->features & F_HAS_RGMII) && |
993 | (tp->features & F_PHY_BCM5461)) { | |
994 | // Set Tx Delay in RGMII mode. | |
995 | mdio_write(ioaddr, phy_id, 0x18, 0xf1c7); | |
996 | udelay(200); | |
997 | mdio_write(ioaddr, phy_id, 0x1c, 0x8c00); | |
998 | p->ctl |= 0x03000000; | |
999 | } | |
1000 | ||
6614a6dc FR |
1001 | SIS_W32(StationControl, p->ctl); |
1002 | ||
c3d6f1f2 FR |
1003 | if (tp->features & F_HAS_RGMII) { |
1004 | SIS_W32(RGDelay, 0x0441); | |
1005 | SIS_W32(RGDelay, 0x0440); | |
1006 | } | |
1007 | ||
08326dbe RG |
1008 | tp->negotiated_lpa = p->val; |
1009 | ||
ad06ab2a | 1010 | netif_info(tp, link, dev, "link on %s mode\n", p->msg); |
890e8d0a | 1011 | netif_carrier_on(dev); |
b88aafd3 HRK |
1012 | tp->link_status = LNK_ON; |
1013 | } else if (!(val & BMSR_LSTATUS) && tp->link_status != LNK_AUTONEG) | |
1014 | tp->link_status = LNK_OFF; | |
1015 | mod_timer(&tp->timer, jiffies + SIS190_PHY_TIMEOUT); | |
43afb949 | 1016 | |
c014f6c8 | 1017 | out_unlock: |
43afb949 | 1018 | rtnl_unlock(); |
890e8d0a FR |
1019 | } |
1020 | ||
1021 | static void sis190_phy_timer(unsigned long __opaque) | |
1022 | { | |
1023 | struct net_device *dev = (struct net_device *)__opaque; | |
1024 | struct sis190_private *tp = netdev_priv(dev); | |
1025 | ||
1026 | if (likely(netif_running(dev))) | |
1027 | schedule_work(&tp->phy_task); | |
1028 | } | |
1029 | ||
1030 | static inline void sis190_delete_timer(struct net_device *dev) | |
1031 | { | |
1032 | struct sis190_private *tp = netdev_priv(dev); | |
1033 | ||
1034 | del_timer_sync(&tp->timer); | |
1035 | } | |
1036 | ||
1037 | static inline void sis190_request_timer(struct net_device *dev) | |
1038 | { | |
1039 | struct sis190_private *tp = netdev_priv(dev); | |
1040 | struct timer_list *timer = &tp->timer; | |
1041 | ||
1042 | init_timer(timer); | |
1043 | timer->expires = jiffies + SIS190_PHY_TIMEOUT; | |
1044 | timer->data = (unsigned long)dev; | |
1045 | timer->function = sis190_phy_timer; | |
1046 | add_timer(timer); | |
1047 | } | |
1048 | ||
1049 | static void sis190_set_rxbufsize(struct sis190_private *tp, | |
1050 | struct net_device *dev) | |
1051 | { | |
1052 | unsigned int mtu = dev->mtu; | |
1053 | ||
1054 | tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE; | |
8b5641d4 FR |
1055 | /* RxDesc->size has a licence to kill the lower bits */ |
1056 | if (tp->rx_buf_sz & 0x07) { | |
1057 | tp->rx_buf_sz += 8; | |
1058 | tp->rx_buf_sz &= RX_BUF_MASK; | |
1059 | } | |
890e8d0a FR |
1060 | } |
1061 | ||
1062 | static int sis190_open(struct net_device *dev) | |
1063 | { | |
1064 | struct sis190_private *tp = netdev_priv(dev); | |
1065 | struct pci_dev *pdev = tp->pci_dev; | |
1066 | int rc = -ENOMEM; | |
1067 | ||
1068 | sis190_set_rxbufsize(tp, dev); | |
1069 | ||
1070 | /* | |
1071 | * Rx and Tx descriptors need 256 bytes alignment. | |
1072 | * pci_alloc_consistent() guarantees a stronger alignment. | |
1073 | */ | |
1074 | tp->TxDescRing = pci_alloc_consistent(pdev, TX_RING_BYTES, &tp->tx_dma); | |
1075 | if (!tp->TxDescRing) | |
1076 | goto out; | |
1077 | ||
1078 | tp->RxDescRing = pci_alloc_consistent(pdev, RX_RING_BYTES, &tp->rx_dma); | |
1079 | if (!tp->RxDescRing) | |
1080 | goto err_free_tx_0; | |
1081 | ||
1082 | rc = sis190_init_ring(dev); | |
1083 | if (rc < 0) | |
1084 | goto err_free_rx_1; | |
1085 | ||
890e8d0a FR |
1086 | sis190_request_timer(dev); |
1087 | ||
1fb9df5d | 1088 | rc = request_irq(dev->irq, sis190_interrupt, IRQF_SHARED, dev->name, dev); |
890e8d0a FR |
1089 | if (rc < 0) |
1090 | goto err_release_timer_2; | |
1091 | ||
1092 | sis190_hw_start(dev); | |
1093 | out: | |
1094 | return rc; | |
1095 | ||
1096 | err_release_timer_2: | |
1097 | sis190_delete_timer(dev); | |
1098 | sis190_rx_clear(tp); | |
1099 | err_free_rx_1: | |
1100 | pci_free_consistent(tp->pci_dev, RX_RING_BYTES, tp->RxDescRing, | |
1101 | tp->rx_dma); | |
1102 | err_free_tx_0: | |
1103 | pci_free_consistent(tp->pci_dev, TX_RING_BYTES, tp->TxDescRing, | |
1104 | tp->tx_dma); | |
1105 | goto out; | |
1106 | } | |
1107 | ||
1108 | static void sis190_tx_clear(struct sis190_private *tp) | |
1109 | { | |
1110 | unsigned int i; | |
1111 | ||
1112 | for (i = 0; i < NUM_TX_DESC; i++) { | |
1113 | struct sk_buff *skb = tp->Tx_skbuff[i]; | |
1114 | ||
1115 | if (!skb) | |
1116 | continue; | |
1117 | ||
1118 | sis190_unmap_tx_skb(tp->pci_dev, skb, tp->TxDescRing + i); | |
1119 | tp->Tx_skbuff[i] = NULL; | |
1120 | dev_kfree_skb(skb); | |
1121 | ||
09f75cd7 | 1122 | tp->dev->stats.tx_dropped++; |
890e8d0a FR |
1123 | } |
1124 | tp->cur_tx = tp->dirty_tx = 0; | |
1125 | } | |
1126 | ||
1127 | static void sis190_down(struct net_device *dev) | |
1128 | { | |
1129 | struct sis190_private *tp = netdev_priv(dev); | |
1130 | void __iomem *ioaddr = tp->mmio_addr; | |
1131 | unsigned int poll_locked = 0; | |
1132 | ||
1133 | sis190_delete_timer(dev); | |
1134 | ||
1135 | netif_stop_queue(dev); | |
1136 | ||
890e8d0a FR |
1137 | do { |
1138 | spin_lock_irq(&tp->lock); | |
1139 | ||
1140 | sis190_asic_down(ioaddr); | |
1141 | ||
1142 | spin_unlock_irq(&tp->lock); | |
1143 | ||
1144 | synchronize_irq(dev->irq); | |
1145 | ||
bea3348e | 1146 | if (!poll_locked) |
890e8d0a | 1147 | poll_locked++; |
890e8d0a FR |
1148 | |
1149 | synchronize_sched(); | |
1150 | ||
1151 | } while (SIS_R32(IntrMask)); | |
1152 | ||
1153 | sis190_tx_clear(tp); | |
1154 | sis190_rx_clear(tp); | |
1155 | } | |
1156 | ||
1157 | static int sis190_close(struct net_device *dev) | |
1158 | { | |
1159 | struct sis190_private *tp = netdev_priv(dev); | |
1160 | struct pci_dev *pdev = tp->pci_dev; | |
1161 | ||
1162 | sis190_down(dev); | |
1163 | ||
1164 | free_irq(dev->irq, dev); | |
1165 | ||
890e8d0a FR |
1166 | pci_free_consistent(pdev, TX_RING_BYTES, tp->TxDescRing, tp->tx_dma); |
1167 | pci_free_consistent(pdev, RX_RING_BYTES, tp->RxDescRing, tp->rx_dma); | |
1168 | ||
1169 | tp->TxDescRing = NULL; | |
1170 | tp->RxDescRing = NULL; | |
1171 | ||
1172 | return 0; | |
1173 | } | |
1174 | ||
61357325 SH |
1175 | static netdev_tx_t sis190_start_xmit(struct sk_buff *skb, |
1176 | struct net_device *dev) | |
890e8d0a FR |
1177 | { |
1178 | struct sis190_private *tp = netdev_priv(dev); | |
1179 | void __iomem *ioaddr = tp->mmio_addr; | |
1180 | u32 len, entry, dirty_tx; | |
1181 | struct TxDesc *desc; | |
1182 | dma_addr_t mapping; | |
1183 | ||
1184 | if (unlikely(skb->len < ETH_ZLEN)) { | |
5b057c6b | 1185 | if (skb_padto(skb, ETH_ZLEN)) { |
09f75cd7 | 1186 | dev->stats.tx_dropped++; |
890e8d0a FR |
1187 | goto out; |
1188 | } | |
1189 | len = ETH_ZLEN; | |
1190 | } else { | |
1191 | len = skb->len; | |
1192 | } | |
1193 | ||
1194 | entry = tp->cur_tx % NUM_TX_DESC; | |
1195 | desc = tp->TxDescRing + entry; | |
1196 | ||
1197 | if (unlikely(le32_to_cpu(desc->status) & OWNbit)) { | |
1198 | netif_stop_queue(dev); | |
ad06ab2a JP |
1199 | netif_err(tp, tx_err, dev, |
1200 | "BUG! Tx Ring full when queue awake!\n"); | |
890e8d0a FR |
1201 | return NETDEV_TX_BUSY; |
1202 | } | |
1203 | ||
1204 | mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE); | |
e382c301 | 1205 | if (pci_dma_mapping_error(tp->pci_dev, mapping)) { |
1206 | netif_err(tp, tx_err, dev, | |
1207 | "PCI mapping failed, dropping packet"); | |
1208 | return NETDEV_TX_BUSY; | |
1209 | } | |
890e8d0a FR |
1210 | |
1211 | tp->Tx_skbuff[entry] = skb; | |
1212 | ||
1213 | desc->PSize = cpu_to_le32(len); | |
1214 | desc->addr = cpu_to_le32(mapping); | |
1215 | ||
1216 | desc->size = cpu_to_le32(len); | |
1217 | if (entry == (NUM_TX_DESC - 1)) | |
1218 | desc->size |= cpu_to_le32(RingEnd); | |
1219 | ||
1220 | wmb(); | |
1221 | ||
1222 | desc->status = cpu_to_le32(OWNbit | INTbit | DEFbit | CRCbit | PADbit); | |
08326dbe RG |
1223 | if (tp->negotiated_lpa & (LPA_1000HALF | LPA_100HALF | LPA_10HALF)) { |
1224 | /* Half Duplex */ | |
1225 | desc->status |= cpu_to_le32(COLEN | CRSEN | BKFEN); | |
1226 | if (tp->negotiated_lpa & (LPA_1000HALF | LPA_1000FULL)) | |
1227 | desc->status |= cpu_to_le32(EXTEN | BSTEN); /* gigabit HD */ | |
1228 | } | |
890e8d0a FR |
1229 | |
1230 | tp->cur_tx++; | |
1231 | ||
1232 | smp_wmb(); | |
1233 | ||
1234 | SIS_W32(TxControl, 0x1a00 | CmdReset | CmdTxEnb); | |
1235 | ||
890e8d0a FR |
1236 | dirty_tx = tp->dirty_tx; |
1237 | if ((tp->cur_tx - NUM_TX_DESC) == dirty_tx) { | |
1238 | netif_stop_queue(dev); | |
1239 | smp_rmb(); | |
1240 | if (dirty_tx != tp->dirty_tx) | |
1241 | netif_wake_queue(dev); | |
1242 | } | |
1243 | out: | |
1244 | return NETDEV_TX_OK; | |
1245 | } | |
1246 | ||
fcb9821d FR |
1247 | static void sis190_free_phy(struct list_head *first_phy) |
1248 | { | |
1249 | struct sis190_phy *cur, *next; | |
1250 | ||
1251 | list_for_each_entry_safe(cur, next, first_phy, list) { | |
1252 | kfree(cur); | |
1253 | } | |
1254 | } | |
1255 | ||
1256 | /** | |
1257 | * sis190_default_phy - Select default PHY for sis190 mac. | |
1258 | * @dev: the net device to probe for | |
1259 | * | |
1260 | * Select first detected PHY with link as default. | |
1261 | * If no one is link on, select PHY whose types is HOME as default. | |
1262 | * If HOME doesn't exist, select LAN. | |
1263 | */ | |
1264 | static u16 sis190_default_phy(struct net_device *dev) | |
1265 | { | |
1266 | struct sis190_phy *phy, *phy_home, *phy_default, *phy_lan; | |
1267 | struct sis190_private *tp = netdev_priv(dev); | |
1268 | struct mii_if_info *mii_if = &tp->mii_if; | |
1269 | void __iomem *ioaddr = tp->mmio_addr; | |
1270 | u16 status; | |
1271 | ||
1272 | phy_home = phy_default = phy_lan = NULL; | |
1273 | ||
1274 | list_for_each_entry(phy, &tp->first_phy, list) { | |
1275 | status = mdio_read_latched(ioaddr, phy->phy_id, MII_BMSR); | |
1276 | ||
1277 | // Link ON & Not select default PHY & not ghost PHY. | |
1278 | if ((status & BMSR_LSTATUS) && | |
1279 | !phy_default && | |
1280 | (phy->type != UNKNOWN)) { | |
1281 | phy_default = phy; | |
1282 | } else { | |
1283 | status = mdio_read(ioaddr, phy->phy_id, MII_BMCR); | |
1284 | mdio_write(ioaddr, phy->phy_id, MII_BMCR, | |
1285 | status | BMCR_ANENABLE | BMCR_ISOLATE); | |
1286 | if (phy->type == HOME) | |
1287 | phy_home = phy; | |
1288 | else if (phy->type == LAN) | |
1289 | phy_lan = phy; | |
1290 | } | |
1291 | } | |
1292 | ||
1293 | if (!phy_default) { | |
1294 | if (phy_home) | |
1295 | phy_default = phy_home; | |
1296 | else if (phy_lan) | |
1297 | phy_default = phy_lan; | |
1298 | else | |
c2f3f3a2 | 1299 | phy_default = list_first_entry(&tp->first_phy, |
fcb9821d FR |
1300 | struct sis190_phy, list); |
1301 | } | |
1302 | ||
1303 | if (mii_if->phy_id != phy_default->phy_id) { | |
1304 | mii_if->phy_id = phy_default->phy_id; | |
ad06ab2a JP |
1305 | if (netif_msg_probe(tp)) |
1306 | pr_info("%s: Using transceiver at address %d as default\n", | |
1307 | pci_name(tp->pci_dev), mii_if->phy_id); | |
fcb9821d FR |
1308 | } |
1309 | ||
1310 | status = mdio_read(ioaddr, mii_if->phy_id, MII_BMCR); | |
1311 | status &= (~BMCR_ISOLATE); | |
1312 | ||
1313 | mdio_write(ioaddr, mii_if->phy_id, MII_BMCR, status); | |
1314 | status = mdio_read_latched(ioaddr, mii_if->phy_id, MII_BMSR); | |
1315 | ||
1316 | return status; | |
1317 | } | |
1318 | ||
1319 | static void sis190_init_phy(struct net_device *dev, struct sis190_private *tp, | |
1320 | struct sis190_phy *phy, unsigned int phy_id, | |
1321 | u16 mii_status) | |
1322 | { | |
1323 | void __iomem *ioaddr = tp->mmio_addr; | |
1324 | struct mii_chip_info *p; | |
1325 | ||
1326 | INIT_LIST_HEAD(&phy->list); | |
1327 | phy->status = mii_status; | |
1328 | phy->phy_id = phy_id; | |
1329 | ||
1330 | phy->id[0] = mdio_read(ioaddr, phy_id, MII_PHYSID1); | |
1331 | phy->id[1] = mdio_read(ioaddr, phy_id, MII_PHYSID2); | |
1332 | ||
1333 | for (p = mii_chip_table; p->type; p++) { | |
1334 | if ((p->id[0] == phy->id[0]) && | |
1335 | (p->id[1] == (phy->id[1] & 0xfff0))) { | |
1336 | break; | |
1337 | } | |
1338 | } | |
1339 | ||
1340 | if (p->id[1]) { | |
1341 | phy->type = (p->type == MIX) ? | |
1342 | ((mii_status & (BMSR_100FULL | BMSR_100HALF)) ? | |
1343 | LAN : HOME) : p->type; | |
900eb9d6 | 1344 | tp->features |= p->feature; |
ad06ab2a JP |
1345 | if (netif_msg_probe(tp)) |
1346 | pr_info("%s: %s transceiver at address %d\n", | |
1347 | pci_name(tp->pci_dev), p->name, phy_id); | |
c3223d24 | 1348 | } else { |
fcb9821d | 1349 | phy->type = UNKNOWN; |
ad06ab2a JP |
1350 | if (netif_msg_probe(tp)) |
1351 | pr_info("%s: unknown PHY 0x%x:0x%x transceiver at address %d\n", | |
1352 | pci_name(tp->pci_dev), | |
1353 | phy->id[0], (phy->id[1] & 0xfff0), phy_id); | |
c3223d24 | 1354 | } |
fcb9821d FR |
1355 | } |
1356 | ||
900eb9d6 FR |
1357 | static void sis190_mii_probe_88e1111_fixup(struct sis190_private *tp) |
1358 | { | |
1359 | if (tp->features & F_PHY_88E1111) { | |
1360 | void __iomem *ioaddr = tp->mmio_addr; | |
1361 | int phy_id = tp->mii_if.phy_id; | |
1362 | u16 reg[2][2] = { | |
1363 | { 0x808b, 0x0ce1 }, | |
1364 | { 0x808f, 0x0c60 } | |
1365 | }, *p; | |
1366 | ||
1367 | p = (tp->features & F_HAS_RGMII) ? reg[0] : reg[1]; | |
1368 | ||
1369 | mdio_write(ioaddr, phy_id, 0x1b, p[0]); | |
1370 | udelay(200); | |
1371 | mdio_write(ioaddr, phy_id, 0x14, p[1]); | |
1372 | udelay(200); | |
1373 | } | |
1374 | } | |
1375 | ||
fcb9821d FR |
1376 | /** |
1377 | * sis190_mii_probe - Probe MII PHY for sis190 | |
1378 | * @dev: the net device to probe for | |
1379 | * | |
1380 | * Search for total of 32 possible mii phy addresses. | |
1381 | * Identify and set current phy if found one, | |
1382 | * return error if it failed to found. | |
1383 | */ | |
1384 | static int __devinit sis190_mii_probe(struct net_device *dev) | |
1385 | { | |
1386 | struct sis190_private *tp = netdev_priv(dev); | |
1387 | struct mii_if_info *mii_if = &tp->mii_if; | |
1388 | void __iomem *ioaddr = tp->mmio_addr; | |
1389 | int phy_id; | |
1390 | int rc = 0; | |
1391 | ||
1392 | INIT_LIST_HEAD(&tp->first_phy); | |
1393 | ||
1394 | for (phy_id = 0; phy_id < PHY_MAX_ADDR; phy_id++) { | |
1395 | struct sis190_phy *phy; | |
1396 | u16 status; | |
1397 | ||
1398 | status = mdio_read_latched(ioaddr, phy_id, MII_BMSR); | |
1399 | ||
1400 | // Try next mii if the current one is not accessible. | |
1401 | if (status == 0xffff || status == 0x0000) | |
1402 | continue; | |
1403 | ||
1404 | phy = kmalloc(sizeof(*phy), GFP_KERNEL); | |
1405 | if (!phy) { | |
1406 | sis190_free_phy(&tp->first_phy); | |
1407 | rc = -ENOMEM; | |
1408 | goto out; | |
1409 | } | |
1410 | ||
1411 | sis190_init_phy(dev, tp, phy, phy_id, status); | |
1412 | ||
1413 | list_add(&tp->first_phy, &phy->list); | |
1414 | } | |
1415 | ||
1416 | if (list_empty(&tp->first_phy)) { | |
ad06ab2a JP |
1417 | if (netif_msg_probe(tp)) |
1418 | pr_info("%s: No MII transceivers found!\n", | |
1419 | pci_name(tp->pci_dev)); | |
fcb9821d FR |
1420 | rc = -EIO; |
1421 | goto out; | |
1422 | } | |
1423 | ||
1424 | /* Select default PHY for mac */ | |
1425 | sis190_default_phy(dev); | |
1426 | ||
900eb9d6 FR |
1427 | sis190_mii_probe_88e1111_fixup(tp); |
1428 | ||
fcb9821d FR |
1429 | mii_if->dev = dev; |
1430 | mii_if->mdio_read = __mdio_read; | |
1431 | mii_if->mdio_write = __mdio_write; | |
1432 | mii_if->phy_id_mask = PHY_ID_ANY; | |
1433 | mii_if->reg_num_mask = MII_REG_ANY; | |
1434 | out: | |
1435 | return rc; | |
1436 | } | |
1437 | ||
c2b75f0c | 1438 | static void sis190_mii_remove(struct net_device *dev) |
fcb9821d FR |
1439 | { |
1440 | struct sis190_private *tp = netdev_priv(dev); | |
1441 | ||
1442 | sis190_free_phy(&tp->first_phy); | |
1443 | } | |
1444 | ||
890e8d0a FR |
1445 | static void sis190_release_board(struct pci_dev *pdev) |
1446 | { | |
1447 | struct net_device *dev = pci_get_drvdata(pdev); | |
1448 | struct sis190_private *tp = netdev_priv(dev); | |
1449 | ||
1450 | iounmap(tp->mmio_addr); | |
1451 | pci_release_regions(pdev); | |
1452 | pci_disable_device(pdev); | |
1453 | free_netdev(dev); | |
1454 | } | |
1455 | ||
1456 | static struct net_device * __devinit sis190_init_board(struct pci_dev *pdev) | |
1457 | { | |
1458 | struct sis190_private *tp; | |
1459 | struct net_device *dev; | |
1460 | void __iomem *ioaddr; | |
1461 | int rc; | |
1462 | ||
1463 | dev = alloc_etherdev(sizeof(*tp)); | |
1464 | if (!dev) { | |
ad06ab2a JP |
1465 | if (netif_msg_drv(&debug)) |
1466 | pr_err("unable to alloc new ethernet\n"); | |
890e8d0a FR |
1467 | rc = -ENOMEM; |
1468 | goto err_out_0; | |
1469 | } | |
1470 | ||
890e8d0a FR |
1471 | SET_NETDEV_DEV(dev, &pdev->dev); |
1472 | ||
1473 | tp = netdev_priv(dev); | |
c4028958 | 1474 | tp->dev = dev; |
890e8d0a FR |
1475 | tp->msg_enable = netif_msg_init(debug.msg_enable, SIS190_MSG_DEFAULT); |
1476 | ||
1477 | rc = pci_enable_device(pdev); | |
1478 | if (rc < 0) { | |
ad06ab2a JP |
1479 | if (netif_msg_probe(tp)) |
1480 | pr_err("%s: enable failure\n", pci_name(pdev)); | |
890e8d0a FR |
1481 | goto err_free_dev_1; |
1482 | } | |
1483 | ||
1484 | rc = -ENODEV; | |
1485 | ||
1486 | if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) { | |
ad06ab2a JP |
1487 | if (netif_msg_probe(tp)) |
1488 | pr_err("%s: region #0 is no MMIO resource\n", | |
1489 | pci_name(pdev)); | |
890e8d0a FR |
1490 | goto err_pci_disable_2; |
1491 | } | |
1492 | if (pci_resource_len(pdev, 0) < SIS190_REGS_SIZE) { | |
ad06ab2a JP |
1493 | if (netif_msg_probe(tp)) |
1494 | pr_err("%s: invalid PCI region size(s)\n", | |
1495 | pci_name(pdev)); | |
890e8d0a FR |
1496 | goto err_pci_disable_2; |
1497 | } | |
1498 | ||
1499 | rc = pci_request_regions(pdev, DRV_NAME); | |
1500 | if (rc < 0) { | |
ad06ab2a JP |
1501 | if (netif_msg_probe(tp)) |
1502 | pr_err("%s: could not request regions\n", | |
1503 | pci_name(pdev)); | |
890e8d0a FR |
1504 | goto err_pci_disable_2; |
1505 | } | |
1506 | ||
284901a9 | 1507 | rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
890e8d0a | 1508 | if (rc < 0) { |
ad06ab2a JP |
1509 | if (netif_msg_probe(tp)) |
1510 | pr_err("%s: DMA configuration failed\n", | |
1511 | pci_name(pdev)); | |
890e8d0a FR |
1512 | goto err_free_res_3; |
1513 | } | |
1514 | ||
1515 | pci_set_master(pdev); | |
1516 | ||
1517 | ioaddr = ioremap(pci_resource_start(pdev, 0), SIS190_REGS_SIZE); | |
1518 | if (!ioaddr) { | |
ad06ab2a JP |
1519 | if (netif_msg_probe(tp)) |
1520 | pr_err("%s: cannot remap MMIO, aborting\n", | |
1521 | pci_name(pdev)); | |
890e8d0a FR |
1522 | rc = -EIO; |
1523 | goto err_free_res_3; | |
1524 | } | |
1525 | ||
1526 | tp->pci_dev = pdev; | |
1527 | tp->mmio_addr = ioaddr; | |
b88aafd3 | 1528 | tp->link_status = LNK_OFF; |
890e8d0a FR |
1529 | |
1530 | sis190_irq_mask_and_ack(ioaddr); | |
1531 | ||
1532 | sis190_soft_reset(ioaddr); | |
1533 | out: | |
1534 | return dev; | |
1535 | ||
1536 | err_free_res_3: | |
1537 | pci_release_regions(pdev); | |
1538 | err_pci_disable_2: | |
1539 | pci_disable_device(pdev); | |
1540 | err_free_dev_1: | |
1541 | free_netdev(dev); | |
1542 | err_out_0: | |
1543 | dev = ERR_PTR(rc); | |
1544 | goto out; | |
1545 | } | |
1546 | ||
1547 | static void sis190_tx_timeout(struct net_device *dev) | |
1548 | { | |
1549 | struct sis190_private *tp = netdev_priv(dev); | |
1550 | void __iomem *ioaddr = tp->mmio_addr; | |
1551 | u8 tmp8; | |
1552 | ||
1553 | /* Disable Tx, if not already */ | |
1554 | tmp8 = SIS_R8(TxControl); | |
1555 | if (tmp8 & CmdTxEnb) | |
1556 | SIS_W8(TxControl, tmp8 & ~CmdTxEnb); | |
1557 | ||
ad06ab2a JP |
1558 | netif_info(tp, tx_err, dev, "Transmit timeout, status %08x %08x\n", |
1559 | SIS_R32(TxControl), SIS_R32(TxSts)); | |
188f23ba | 1560 | |
890e8d0a FR |
1561 | /* Disable interrupts by clearing the interrupt mask. */ |
1562 | SIS_W32(IntrMask, 0x0000); | |
1563 | ||
1564 | /* Stop a shared interrupt from scavenging while we are. */ | |
1565 | spin_lock_irq(&tp->lock); | |
1566 | sis190_tx_clear(tp); | |
1567 | spin_unlock_irq(&tp->lock); | |
1568 | ||
1569 | /* ...and finally, reset everything. */ | |
1570 | sis190_hw_start(dev); | |
1571 | ||
1572 | netif_wake_queue(dev); | |
1573 | } | |
1574 | ||
900eb9d6 FR |
1575 | static void sis190_set_rgmii(struct sis190_private *tp, u8 reg) |
1576 | { | |
1577 | tp->features |= (reg & 0x80) ? F_HAS_RGMII : 0; | |
1578 | } | |
1579 | ||
830fb7d2 FR |
1580 | static int __devinit sis190_get_mac_addr_from_eeprom(struct pci_dev *pdev, |
1581 | struct net_device *dev) | |
1582 | { | |
1583 | struct sis190_private *tp = netdev_priv(dev); | |
1584 | void __iomem *ioaddr = tp->mmio_addr; | |
1585 | u16 sig; | |
1586 | int i; | |
1587 | ||
ad06ab2a JP |
1588 | if (netif_msg_probe(tp)) |
1589 | pr_info("%s: Read MAC address from EEPROM\n", pci_name(pdev)); | |
830fb7d2 FR |
1590 | |
1591 | /* Check to see if there is a sane EEPROM */ | |
1592 | sig = (u16) sis190_read_eeprom(ioaddr, EEPROMSignature); | |
1593 | ||
1594 | if ((sig == 0xffff) || (sig == 0x0000)) { | |
ad06ab2a JP |
1595 | if (netif_msg_probe(tp)) |
1596 | pr_info("%s: Error EEPROM read %x\n", | |
1597 | pci_name(pdev), sig); | |
830fb7d2 FR |
1598 | return -EIO; |
1599 | } | |
1600 | ||
1601 | /* Get MAC address from EEPROM */ | |
1602 | for (i = 0; i < MAC_ADDR_LEN / 2; i++) { | |
961994a0 | 1603 | u16 w = sis190_read_eeprom(ioaddr, EEPROMMACAddr + i); |
830fb7d2 | 1604 | |
961994a0 | 1605 | ((__le16 *)dev->dev_addr)[i] = cpu_to_le16(w); |
830fb7d2 FR |
1606 | } |
1607 | ||
900eb9d6 FR |
1608 | sis190_set_rgmii(tp, sis190_read_eeprom(ioaddr, EEPROMInfo)); |
1609 | ||
830fb7d2 FR |
1610 | return 0; |
1611 | } | |
1612 | ||
1613 | /** | |
ebc71647 | 1614 | * sis190_get_mac_addr_from_apc - Get MAC address for SiS96x model |
830fb7d2 FR |
1615 | * @pdev: PCI device |
1616 | * @dev: network device to get address for | |
1617 | * | |
ebc71647 | 1618 | * SiS96x model, use APC CMOS RAM to store MAC address. |
830fb7d2 FR |
1619 | * APC CMOS RAM is accessed through ISA bridge. |
1620 | * MAC address is read into @net_dev->dev_addr. | |
1621 | */ | |
1622 | static int __devinit sis190_get_mac_addr_from_apc(struct pci_dev *pdev, | |
1623 | struct net_device *dev) | |
1624 | { | |
ebc71647 | 1625 | static const u16 __devinitdata ids[] = { 0x0965, 0x0966, 0x0968 }; |
830fb7d2 FR |
1626 | struct sis190_private *tp = netdev_priv(dev); |
1627 | struct pci_dev *isa_bridge; | |
1628 | u8 reg, tmp8; | |
ebc71647 | 1629 | unsigned int i; |
830fb7d2 | 1630 | |
ad06ab2a JP |
1631 | if (netif_msg_probe(tp)) |
1632 | pr_info("%s: Read MAC address from APC\n", pci_name(pdev)); | |
830fb7d2 | 1633 | |
ebc71647 FR |
1634 | for (i = 0; i < ARRAY_SIZE(ids); i++) { |
1635 | isa_bridge = pci_get_device(PCI_VENDOR_ID_SI, ids[i], NULL); | |
1636 | if (isa_bridge) | |
1637 | break; | |
1638 | } | |
8eb7ad68 | 1639 | |
830fb7d2 | 1640 | if (!isa_bridge) { |
ad06ab2a JP |
1641 | if (netif_msg_probe(tp)) |
1642 | pr_info("%s: Can not find ISA bridge\n", | |
1643 | pci_name(pdev)); | |
830fb7d2 FR |
1644 | return -EIO; |
1645 | } | |
1646 | ||
1647 | /* Enable port 78h & 79h to access APC Registers. */ | |
1648 | pci_read_config_byte(isa_bridge, 0x48, &tmp8); | |
1649 | reg = (tmp8 & ~0x02); | |
1650 | pci_write_config_byte(isa_bridge, 0x48, reg); | |
1651 | udelay(50); | |
1652 | pci_read_config_byte(isa_bridge, 0x48, ®); | |
1653 | ||
1654 | for (i = 0; i < MAC_ADDR_LEN; i++) { | |
1655 | outb(0x9 + i, 0x78); | |
1656 | dev->dev_addr[i] = inb(0x79); | |
1657 | } | |
1658 | ||
1659 | outb(0x12, 0x78); | |
1660 | reg = inb(0x79); | |
1661 | ||
900eb9d6 FR |
1662 | sis190_set_rgmii(tp, reg); |
1663 | ||
830fb7d2 FR |
1664 | /* Restore the value to ISA Bridge */ |
1665 | pci_write_config_byte(isa_bridge, 0x48, tmp8); | |
1666 | pci_dev_put(isa_bridge); | |
1667 | ||
1668 | return 0; | |
1669 | } | |
1670 | ||
1671 | /** | |
1672 | * sis190_init_rxfilter - Initialize the Rx filter | |
1673 | * @dev: network device to initialize | |
1674 | * | |
1675 | * Set receive filter address to our MAC address | |
1676 | * and enable packet filtering. | |
1677 | */ | |
1678 | static inline void sis190_init_rxfilter(struct net_device *dev) | |
1679 | { | |
1680 | struct sis190_private *tp = netdev_priv(dev); | |
1681 | void __iomem *ioaddr = tp->mmio_addr; | |
1682 | u16 ctl; | |
1683 | int i; | |
1684 | ||
1685 | ctl = SIS_R16(RxMacControl); | |
1686 | /* | |
1687 | * Disable packet filtering before setting filter. | |
1688 | * Note: SiS's driver writes 32 bits but RxMacControl is 16 bits | |
1689 | * only and followed by RxMacAddr (6 bytes). Strange. -- FR | |
1690 | */ | |
1691 | SIS_W16(RxMacControl, ctl & ~0x0f00); | |
1692 | ||
1693 | for (i = 0; i < MAC_ADDR_LEN; i++) | |
1694 | SIS_W8(RxMacAddr + i, dev->dev_addr[i]); | |
1695 | ||
1696 | SIS_W16(RxMacControl, ctl); | |
1697 | SIS_PCI_COMMIT(); | |
1698 | } | |
1699 | ||
7d2e3cb7 | 1700 | static int __devinit sis190_get_mac_addr(struct pci_dev *pdev, |
d785ad74 | 1701 | struct net_device *dev) |
830fb7d2 | 1702 | { |
563e0ae0 FR |
1703 | int rc; |
1704 | ||
1705 | rc = sis190_get_mac_addr_from_eeprom(pdev, dev); | |
1706 | if (rc < 0) { | |
1707 | u8 reg; | |
830fb7d2 | 1708 | |
563e0ae0 | 1709 | pci_read_config_byte(pdev, 0x73, ®); |
830fb7d2 | 1710 | |
563e0ae0 FR |
1711 | if (reg & 0x00000001) |
1712 | rc = sis190_get_mac_addr_from_apc(pdev, dev); | |
1713 | } | |
1714 | return rc; | |
830fb7d2 FR |
1715 | } |
1716 | ||
890e8d0a FR |
1717 | static void sis190_set_speed_auto(struct net_device *dev) |
1718 | { | |
1719 | struct sis190_private *tp = netdev_priv(dev); | |
1720 | void __iomem *ioaddr = tp->mmio_addr; | |
9ede109b | 1721 | int phy_id = tp->mii_if.phy_id; |
890e8d0a FR |
1722 | int val; |
1723 | ||
ad06ab2a | 1724 | netif_info(tp, link, dev, "Enabling Auto-negotiation\n"); |
890e8d0a | 1725 | |
9ede109b | 1726 | val = mdio_read(ioaddr, phy_id, MII_ADVERTISE); |
890e8d0a FR |
1727 | |
1728 | // Enable 10/100 Full/Half Mode, leave MII_ADVERTISE bit4:0 | |
1729 | // unchanged. | |
9ede109b | 1730 | mdio_write(ioaddr, phy_id, MII_ADVERTISE, (val & ADVERTISE_SLCT) | |
890e8d0a FR |
1731 | ADVERTISE_100FULL | ADVERTISE_10FULL | |
1732 | ADVERTISE_100HALF | ADVERTISE_10HALF); | |
1733 | ||
1734 | // Enable 1000 Full Mode. | |
9ede109b | 1735 | mdio_write(ioaddr, phy_id, MII_CTRL1000, ADVERTISE_1000FULL); |
890e8d0a FR |
1736 | |
1737 | // Enable auto-negotiation and restart auto-negotiation. | |
9ede109b | 1738 | mdio_write(ioaddr, phy_id, MII_BMCR, |
890e8d0a FR |
1739 | BMCR_ANENABLE | BMCR_ANRESTART | BMCR_RESET); |
1740 | } | |
1741 | ||
43afb949 FR |
1742 | static int sis190_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) |
1743 | { | |
1744 | struct sis190_private *tp = netdev_priv(dev); | |
1745 | ||
1746 | return mii_ethtool_gset(&tp->mii_if, cmd); | |
1747 | } | |
1748 | ||
1749 | static int sis190_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
1750 | { | |
1751 | struct sis190_private *tp = netdev_priv(dev); | |
1752 | ||
1753 | return mii_ethtool_sset(&tp->mii_if, cmd); | |
1754 | } | |
1755 | ||
890e8d0a FR |
1756 | static void sis190_get_drvinfo(struct net_device *dev, |
1757 | struct ethtool_drvinfo *info) | |
1758 | { | |
1759 | struct sis190_private *tp = netdev_priv(dev); | |
1760 | ||
1761 | strcpy(info->driver, DRV_NAME); | |
1762 | strcpy(info->version, DRV_VERSION); | |
1763 | strcpy(info->bus_info, pci_name(tp->pci_dev)); | |
1764 | } | |
1765 | ||
1766 | static int sis190_get_regs_len(struct net_device *dev) | |
1767 | { | |
1768 | return SIS190_REGS_SIZE; | |
1769 | } | |
1770 | ||
1771 | static void sis190_get_regs(struct net_device *dev, struct ethtool_regs *regs, | |
1772 | void *p) | |
1773 | { | |
1774 | struct sis190_private *tp = netdev_priv(dev); | |
1775 | unsigned long flags; | |
1776 | ||
1777 | if (regs->len > SIS190_REGS_SIZE) | |
1778 | regs->len = SIS190_REGS_SIZE; | |
1779 | ||
1780 | spin_lock_irqsave(&tp->lock, flags); | |
1781 | memcpy_fromio(p, tp->mmio_addr, regs->len); | |
1782 | spin_unlock_irqrestore(&tp->lock, flags); | |
1783 | } | |
1784 | ||
43afb949 FR |
1785 | static int sis190_nway_reset(struct net_device *dev) |
1786 | { | |
1787 | struct sis190_private *tp = netdev_priv(dev); | |
1788 | ||
1789 | return mii_nway_restart(&tp->mii_if); | |
1790 | } | |
1791 | ||
890e8d0a FR |
1792 | static u32 sis190_get_msglevel(struct net_device *dev) |
1793 | { | |
1794 | struct sis190_private *tp = netdev_priv(dev); | |
1795 | ||
1796 | return tp->msg_enable; | |
1797 | } | |
1798 | ||
1799 | static void sis190_set_msglevel(struct net_device *dev, u32 value) | |
1800 | { | |
1801 | struct sis190_private *tp = netdev_priv(dev); | |
1802 | ||
1803 | tp->msg_enable = value; | |
1804 | } | |
1805 | ||
7282d491 | 1806 | static const struct ethtool_ops sis190_ethtool_ops = { |
43afb949 FR |
1807 | .get_settings = sis190_get_settings, |
1808 | .set_settings = sis190_set_settings, | |
890e8d0a FR |
1809 | .get_drvinfo = sis190_get_drvinfo, |
1810 | .get_regs_len = sis190_get_regs_len, | |
1811 | .get_regs = sis190_get_regs, | |
1812 | .get_link = ethtool_op_get_link, | |
1813 | .get_msglevel = sis190_get_msglevel, | |
1814 | .set_msglevel = sis190_set_msglevel, | |
43afb949 | 1815 | .nway_reset = sis190_nway_reset, |
890e8d0a FR |
1816 | }; |
1817 | ||
43afb949 FR |
1818 | static int sis190_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) |
1819 | { | |
1820 | struct sis190_private *tp = netdev_priv(dev); | |
1821 | ||
1822 | return !netif_running(dev) ? -EINVAL : | |
1823 | generic_mii_ioctl(&tp->mii_if, if_mii(ifr), cmd, NULL); | |
1824 | } | |
1825 | ||
97488c5b SH |
1826 | static const struct net_device_ops sis190_netdev_ops = { |
1827 | .ndo_open = sis190_open, | |
1828 | .ndo_stop = sis190_close, | |
1829 | .ndo_do_ioctl = sis190_ioctl, | |
1830 | .ndo_start_xmit = sis190_start_xmit, | |
1831 | .ndo_tx_timeout = sis190_tx_timeout, | |
1832 | .ndo_set_multicast_list = sis190_set_rx_mode, | |
1833 | .ndo_change_mtu = eth_change_mtu, | |
1834 | .ndo_set_mac_address = eth_mac_addr, | |
1835 | .ndo_validate_addr = eth_validate_addr, | |
1836 | #ifdef CONFIG_NET_POLL_CONTROLLER | |
1837 | .ndo_poll_controller = sis190_netpoll, | |
1838 | #endif | |
1839 | }; | |
1840 | ||
890e8d0a FR |
1841 | static int __devinit sis190_init_one(struct pci_dev *pdev, |
1842 | const struct pci_device_id *ent) | |
1843 | { | |
1844 | static int printed_version = 0; | |
1845 | struct sis190_private *tp; | |
1846 | struct net_device *dev; | |
1847 | void __iomem *ioaddr; | |
830fb7d2 | 1848 | int rc; |
890e8d0a FR |
1849 | |
1850 | if (!printed_version) { | |
ad06ab2a JP |
1851 | if (netif_msg_drv(&debug)) |
1852 | pr_info(SIS190_DRIVER_NAME " loaded\n"); | |
890e8d0a FR |
1853 | printed_version = 1; |
1854 | } | |
1855 | ||
1856 | dev = sis190_init_board(pdev); | |
1857 | if (IS_ERR(dev)) { | |
1858 | rc = PTR_ERR(dev); | |
1859 | goto out; | |
1860 | } | |
1861 | ||
10487fbd FR |
1862 | pci_set_drvdata(pdev, dev); |
1863 | ||
890e8d0a FR |
1864 | tp = netdev_priv(dev); |
1865 | ioaddr = tp->mmio_addr; | |
1866 | ||
830fb7d2 FR |
1867 | rc = sis190_get_mac_addr(pdev, dev); |
1868 | if (rc < 0) | |
1869 | goto err_release_board; | |
890e8d0a | 1870 | |
830fb7d2 | 1871 | sis190_init_rxfilter(dev); |
890e8d0a | 1872 | |
c4028958 | 1873 | INIT_WORK(&tp->phy_task, sis190_phy_task); |
890e8d0a | 1874 | |
97488c5b SH |
1875 | dev->netdev_ops = &sis190_netdev_ops; |
1876 | ||
890e8d0a FR |
1877 | SET_ETHTOOL_OPS(dev, &sis190_ethtool_ops); |
1878 | dev->irq = pdev->irq; | |
1879 | dev->base_addr = (unsigned long) 0xdead; | |
97488c5b | 1880 | dev->watchdog_timeo = SIS190_TX_TIMEOUT; |
890e8d0a FR |
1881 | |
1882 | spin_lock_init(&tp->lock); | |
3690b6c1 FR |
1883 | |
1884 | rc = sis190_mii_probe(dev); | |
830fb7d2 FR |
1885 | if (rc < 0) |
1886 | goto err_release_board; | |
890e8d0a | 1887 | |
3690b6c1 | 1888 | rc = register_netdev(dev); |
fcb9821d | 1889 | if (rc < 0) |
3690b6c1 FR |
1890 | goto err_remove_mii; |
1891 | ||
ad06ab2a JP |
1892 | if (netif_msg_probe(tp)) { |
1893 | netdev_info(dev, "%s: %s at %p (IRQ: %d), %pM\n", | |
1894 | pci_name(pdev), | |
1895 | sis_chip_info[ent->driver_data].name, | |
1896 | ioaddr, dev->irq, dev->dev_addr); | |
1897 | netdev_info(dev, "%s mode.\n", | |
1898 | (tp->features & F_HAS_RGMII) ? "RGMII" : "GMII"); | |
1899 | } | |
900eb9d6 | 1900 | |
890e8d0a FR |
1901 | netif_carrier_off(dev); |
1902 | ||
1903 | sis190_set_speed_auto(dev); | |
1904 | out: | |
1905 | return rc; | |
830fb7d2 | 1906 | |
3690b6c1 FR |
1907 | err_remove_mii: |
1908 | sis190_mii_remove(dev); | |
830fb7d2 FR |
1909 | err_release_board: |
1910 | sis190_release_board(pdev); | |
1911 | goto out; | |
890e8d0a FR |
1912 | } |
1913 | ||
1914 | static void __devexit sis190_remove_one(struct pci_dev *pdev) | |
1915 | { | |
1916 | struct net_device *dev = pci_get_drvdata(pdev); | |
1917 | ||
fcb9821d | 1918 | sis190_mii_remove(dev); |
c014f6c8 | 1919 | flush_scheduled_work(); |
890e8d0a FR |
1920 | unregister_netdev(dev); |
1921 | sis190_release_board(pdev); | |
1922 | pci_set_drvdata(pdev, NULL); | |
1923 | } | |
1924 | ||
1925 | static struct pci_driver sis190_pci_driver = { | |
1926 | .name = DRV_NAME, | |
1927 | .id_table = sis190_pci_tbl, | |
1928 | .probe = sis190_init_one, | |
1929 | .remove = __devexit_p(sis190_remove_one), | |
1930 | }; | |
1931 | ||
1932 | static int __init sis190_init_module(void) | |
1933 | { | |
29917620 | 1934 | return pci_register_driver(&sis190_pci_driver); |
890e8d0a FR |
1935 | } |
1936 | ||
1937 | static void __exit sis190_cleanup_module(void) | |
1938 | { | |
1939 | pci_unregister_driver(&sis190_pci_driver); | |
1940 | } | |
1941 | ||
1942 | module_init(sis190_init_module); | |
1943 | module_exit(sis190_cleanup_module); |