]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/net/smsc911x.c
projects / mirror_ubuntu-jammy-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge commit 'v2.6.29' into timers/core
[mirror_ubuntu-jammy-kernel.git] / drivers / net / smsc911x.c
CommitLineData
fd9abb3d
SG		 1/***************************************************************************
2 *
3 * Copyright (C) 2004-2008 SMSC
4 * Copyright (C) 2005-2008 ARM
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19 *
20 ***************************************************************************
21 * Rewritten, heavily based on smsc911x simple driver by SMSC.
22 * Partly uses io macros from smc91x.c by Nicolas Pitre
23 *
24 * Supported devices:
25 * LAN9115, LAN9116, LAN9117, LAN9118
26 * LAN9215, LAN9216, LAN9217, LAN9218
27 * LAN9210, LAN9211
28 * LAN9220, LAN9221
29 *
30 */
31
32#include <linux/crc32.h>
33#include <linux/delay.h>
34#include <linux/errno.h>
35#include <linux/etherdevice.h>
36#include <linux/ethtool.h>
37#include <linux/init.h>
38#include <linux/ioport.h>
39#include <linux/kernel.h>
40#include <linux/module.h>
41#include <linux/netdevice.h>
42#include <linux/platform_device.h>
43#include <linux/sched.h>
44#include <linux/slab.h>
45#include <linux/timer.h>
46#include <linux/version.h>
47#include <linux/bug.h>
48#include <linux/bitops.h>
49#include <linux/irq.h>
50#include <linux/io.h>
51#include <linux/phy.h>
52#include <linux/smsc911x.h>
53#include "smsc911x.h"
54
55#define SMSC_CHIPNAME "smsc911x"
56#define SMSC_MDIONAME "smsc911x-mdio"
57#define SMSC_DRV_VERSION "2008-10-21"
58
59MODULE_LICENSE("GPL");
60MODULE_VERSION(SMSC_DRV_VERSION);
61
62#if USE_DEBUG > 0
63static int debug = 16;
64#else
65static int debug = 3;
66#endif
67
68module_param(debug, int, 0);
69MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
70
71struct smsc911x_data {
72 void __iomem *ioaddr;
73
74 unsigned int idrev;
75
76 /* used to decide which workarounds apply */
77 unsigned int generation;
78
79 /* device configuration (copied from platform_data during probe) */
2107fb8b 80 struct smsc911x_platform_config config;
fd9abb3d
SG		 81
82 /* This needs to be acquired before calling any of below:
83 * smsc911x_mac_read(), smsc911x_mac_write()
84 */
85 spinlock_t mac_lock;
86
2107fb8b
SG		 87 /* spinlock to ensure 16-bit accesses are serialised.
88 * unused with a 32-bit bus */
fd9abb3d 89 spinlock_t dev_lock;
fd9abb3d
SG		 90
91 struct phy_device *phy_dev;
92 struct mii_bus *mii_bus;
93 int phy_irq[PHY_MAX_ADDR];
94 unsigned int using_extphy;
95 int last_duplex;
96 int last_carrier;
97
98 u32 msg_enable;
99 unsigned int gpio_setting;
100 unsigned int gpio_orig_setting;
101 struct net_device *dev;
102 struct napi_struct napi;
103
104 unsigned int software_irq_signal;
105
106#ifdef USE_PHY_WORK_AROUND
107#define MIN_PACKET_SIZE (64)
108 char loopback_tx_pkt[MIN_PACKET_SIZE];
109 char loopback_rx_pkt[MIN_PACKET_SIZE];
110 unsigned int resetcount;
111#endif
112
113 /* Members for Multicast filter workaround */
114 unsigned int multicast_update_pending;
115 unsigned int set_bits_mask;
116 unsigned int clear_bits_mask;
117 unsigned int hashhi;
118 unsigned int hashlo;
119};
120
2107fb8b 121/* The 16-bit access functions are significantly slower, due to the locking
fd9abb3d
SG		 122 * necessary. If your bus hardware can be configured to do this for you
123 * (in response to a single 32-bit operation from software), you should use
124 * the 32-bit access functions instead. */
125
126static inline u32 smsc911x_reg_read(struct smsc911x_data *pdata, u32 reg)
127{
2107fb8b
SG		 128 if (pdata->config.flags & SMSC911X_USE_32BIT)
129 return readl(pdata->ioaddr + reg);
130
131 if (pdata->config.flags & SMSC911X_USE_16BIT) {
132 u32 data;
133 unsigned long flags;
134
135 /* these two 16-bit reads must be performed consecutively, so
136 * must not be interrupted by our own ISR (which would start
137 * another read operation) */
138 spin_lock_irqsave(&pdata->dev_lock, flags);
139 data = ((readw(pdata->ioaddr + reg) & 0xFFFF) |
140 ((readw(pdata->ioaddr + reg + 2) & 0xFFFF) << 16));
141 spin_unlock_irqrestore(&pdata->dev_lock, flags);
142
143 return data;
144 }
fd9abb3d 145
2107fb8b 146 BUG();
702403af 147 return 0;
fd9abb3d
SG		 148}
149
150static inline void smsc911x_reg_write(struct smsc911x_data *pdata, u32 reg,
151 u32 val)
152{
2107fb8b
SG		 153 if (pdata->config.flags & SMSC911X_USE_32BIT) {
154 writel(val, pdata->ioaddr + reg);
155 return;
156 }
157
158 if (pdata->config.flags & SMSC911X_USE_16BIT) {
159 unsigned long flags;
160
161 /* these two 16-bit writes must be performed consecutively, so
162 * must not be interrupted by our own ISR (which would start
163 * another read operation) */
164 spin_lock_irqsave(&pdata->dev_lock, flags);
165 writew(val & 0xFFFF, pdata->ioaddr + reg);
166 writew((val >> 16) & 0xFFFF, pdata->ioaddr + reg + 2);
167 spin_unlock_irqrestore(&pdata->dev_lock, flags);
168 return;
169 }
fd9abb3d 170
2107fb8b 171 BUG();
fd9abb3d
SG		 172}
173
174/* Writes a packet to the TX_DATA_FIFO */
175static inline void
176smsc911x_tx_writefifo(struct smsc911x_data *pdata, unsigned int *buf,
177 unsigned int wordcount)
178{
2107fb8b
SG		 179 if (pdata->config.flags & SMSC911X_USE_32BIT) {
180 writesl(pdata->ioaddr + TX_DATA_FIFO, buf, wordcount);
181 return;
182 }
183
184 if (pdata->config.flags & SMSC911X_USE_16BIT) {
185 while (wordcount--)
186 smsc911x_reg_write(pdata, TX_DATA_FIFO, *buf++);
187 return;
188 }
189
190 BUG();
fd9abb3d
SG		 191}
192
193/* Reads a packet out of the RX_DATA_FIFO */
194static inline void
195smsc911x_rx_readfifo(struct smsc911x_data *pdata, unsigned int *buf,
196 unsigned int wordcount)
197{
2107fb8b
SG		 198 if (pdata->config.flags & SMSC911X_USE_32BIT) {
199 readsl(pdata->ioaddr + RX_DATA_FIFO, buf, wordcount);
200 return;
201 }
fd9abb3d 202
2107fb8b
SG		 203 if (pdata->config.flags & SMSC911X_USE_16BIT) {
204 while (wordcount--)
205 *buf++ = smsc911x_reg_read(pdata, RX_DATA_FIFO);
206 return;
207 }
208
209 BUG();
210}
fd9abb3d
SG		 211
212/* waits for MAC not busy, with timeout. Only called by smsc911x_mac_read
213 * and smsc911x_mac_write, so assumes mac_lock is held */
214static int smsc911x_mac_complete(struct smsc911x_data *pdata)
215{
216 int i;
217 u32 val;
218
219 SMSC_ASSERT_MAC_LOCK(pdata);
220
221 for (i = 0; i < 40; i++) {
222 val = smsc911x_reg_read(pdata, MAC_CSR_CMD);
223 if (!(val & MAC_CSR_CMD_CSR_BUSY_))
224 return 0;
225 }
226 SMSC_WARNING(HW, "Timed out waiting for MAC not BUSY. "
227 "MAC_CSR_CMD: 0x%08X", val);
228 return -EIO;
229}
230
231/* Fetches a MAC register value. Assumes mac_lock is acquired */
232static u32 smsc911x_mac_read(struct smsc911x_data *pdata, unsigned int offset)
233{
234 unsigned int temp;
235
236 SMSC_ASSERT_MAC_LOCK(pdata);
237
238 temp = smsc911x_reg_read(pdata, MAC_CSR_CMD);
239 if (unlikely(temp & MAC_CSR_CMD_CSR_BUSY_)) {
240 SMSC_WARNING(HW, "MAC busy at entry");
241 return 0xFFFFFFFF;
242 }
243
244 /* Send the MAC cmd */
245 smsc911x_reg_write(pdata, MAC_CSR_CMD, ((offset & 0xFF) |
246 MAC_CSR_CMD_CSR_BUSY_ | MAC_CSR_CMD_R_NOT_W_));
247
248 /* Workaround for hardware read-after-write restriction */
249 temp = smsc911x_reg_read(pdata, BYTE_TEST);
250
251 /* Wait for the read to complete */
252 if (likely(smsc911x_mac_complete(pdata) == 0))
253 return smsc911x_reg_read(pdata, MAC_CSR_DATA);
254
255 SMSC_WARNING(HW, "MAC busy after read");
256 return 0xFFFFFFFF;
257}
258
259/* Set a mac register, mac_lock must be acquired before calling */
260static void smsc911x_mac_write(struct smsc911x_data *pdata,
261 unsigned int offset, u32 val)
262{
263 unsigned int temp;
264
265 SMSC_ASSERT_MAC_LOCK(pdata);
266
267 temp = smsc911x_reg_read(pdata, MAC_CSR_CMD);
268 if (unlikely(temp & MAC_CSR_CMD_CSR_BUSY_)) {
269 SMSC_WARNING(HW,
270 "smsc911x_mac_write failed, MAC busy at entry");
271 return;
272 }
273
274 /* Send data to write */
275 smsc911x_reg_write(pdata, MAC_CSR_DATA, val);
276
277 /* Write the actual data */
278 smsc911x_reg_write(pdata, MAC_CSR_CMD, ((offset & 0xFF) |
279 MAC_CSR_CMD_CSR_BUSY_));
280
281 /* Workaround for hardware read-after-write restriction */
282 temp = smsc911x_reg_read(pdata, BYTE_TEST);
283
284 /* Wait for the write to complete */
285 if (likely(smsc911x_mac_complete(pdata) == 0))
286 return;
287
288 SMSC_WARNING(HW,
289 "smsc911x_mac_write failed, MAC busy after write");
290}
291
292/* Get a phy register */
293static int smsc911x_mii_read(struct mii_bus *bus, int phyaddr, int regidx)
294{
295 struct smsc911x_data *pdata = (struct smsc911x_data *)bus->priv;
296 unsigned long flags;
297 unsigned int addr;
298 int i, reg;
299
300 spin_lock_irqsave(&pdata->mac_lock, flags);
301
302 /* Confirm MII not busy */
303 if (unlikely(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
304 SMSC_WARNING(HW,
305 "MII is busy in smsc911x_mii_read???");
306 reg = -EIO;
307 goto out;
308 }
309
310 /* Set the address, index & direction (read from PHY) */
311 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6);
312 smsc911x_mac_write(pdata, MII_ACC, addr);
313
314 /* Wait for read to complete w/ timeout */
315 for (i = 0; i < 100; i++)
316 if (!(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
317 reg = smsc911x_mac_read(pdata, MII_DATA);
318 goto out;
319 }
320
321 SMSC_WARNING(HW, "Timed out waiting for MII write to finish");
322 reg = -EIO;
323
324out:
325 spin_unlock_irqrestore(&pdata->mac_lock, flags);
326 return reg;
327}
328
329/* Set a phy register */
330static int smsc911x_mii_write(struct mii_bus *bus, int phyaddr, int regidx,
331 u16 val)
332{
333 struct smsc911x_data *pdata = (struct smsc911x_data *)bus->priv;
334 unsigned long flags;
335 unsigned int addr;
336 int i, reg;
337
338 spin_lock_irqsave(&pdata->mac_lock, flags);
339
340 /* Confirm MII not busy */
341 if (unlikely(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
342 SMSC_WARNING(HW,
343 "MII is busy in smsc911x_mii_write???");
344 reg = -EIO;
345 goto out;
346 }
347
348 /* Put the data to write in the MAC */
349 smsc911x_mac_write(pdata, MII_DATA, val);
350
351 /* Set the address, index & direction (write to PHY) */
352 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6) |
353 MII_ACC_MII_WRITE_;
354 smsc911x_mac_write(pdata, MII_ACC, addr);
355
356 /* Wait for write to complete w/ timeout */
357 for (i = 0; i < 100; i++)
358 if (!(smsc911x_mac_read(pdata, MII_ACC) & MII_ACC_MII_BUSY_)) {
359 reg = 0;
360 goto out;
361 }
362
363 SMSC_WARNING(HW, "Timed out waiting for MII write to finish");
364 reg = -EIO;
365
366out:
367 spin_unlock_irqrestore(&pdata->mac_lock, flags);
368 return reg;
369}
370
371/* Autodetects and initialises external phy for SMSC9115 and SMSC9117 flavors.
372 * If something goes wrong, returns -ENODEV to revert back to internal phy.
373 * Performed at initialisation only, so interrupts are enabled */
374static int smsc911x_phy_initialise_external(struct smsc911x_data *pdata)
375{
376 unsigned int hwcfg = smsc911x_reg_read(pdata, HW_CFG);
377
378 /* External phy is requested, supported, and detected */
379 if (hwcfg & HW_CFG_EXT_PHY_DET_) {
380
381 /* Switch to external phy. Assuming tx and rx are stopped
382 * because smsc911x_phy_initialise is called before
383 * smsc911x_rx_initialise and tx_initialise. */
384
385 /* Disable phy clocks to the MAC */
386 hwcfg &= (~HW_CFG_PHY_CLK_SEL_);
387 hwcfg |= HW_CFG_PHY_CLK_SEL_CLK_DIS_;
388 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
389 udelay(10); /* Enough time for clocks to stop */
390
391 /* Switch to external phy */
392 hwcfg |= HW_CFG_EXT_PHY_EN_;
393 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
394
395 /* Enable phy clocks to the MAC */
396 hwcfg &= (~HW_CFG_PHY_CLK_SEL_);
397 hwcfg |= HW_CFG_PHY_CLK_SEL_EXT_PHY_;
398 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
399 udelay(10); /* Enough time for clocks to restart */
400
401 hwcfg |= HW_CFG_SMI_SEL_;
402 smsc911x_reg_write(pdata, HW_CFG, hwcfg);
403
404 SMSC_TRACE(HW, "Successfully switched to external PHY");
405 pdata->using_extphy = 1;
406 } else {
407 SMSC_WARNING(HW, "No external PHY detected, "
408 "Using internal PHY instead.");
409 /* Use internal phy */
410 return -ENODEV;
411 }
412 return 0;
413}
414
415/* Fetches a tx status out of the status fifo */
416static unsigned int smsc911x_tx_get_txstatus(struct smsc911x_data *pdata)
417{
418 unsigned int result =
419 smsc911x_reg_read(pdata, TX_FIFO_INF) & TX_FIFO_INF_TSUSED_;
420
421 if (result != 0)
422 result = smsc911x_reg_read(pdata, TX_STATUS_FIFO);
423
424 return result;
425}
426
427/* Fetches the next rx status */
428static unsigned int smsc911x_rx_get_rxstatus(struct smsc911x_data *pdata)
429{
430 unsigned int result =
431 smsc911x_reg_read(pdata, RX_FIFO_INF) & RX_FIFO_INF_RXSUSED_;
432
433 if (result != 0)
434 result = smsc911x_reg_read(pdata, RX_STATUS_FIFO);
435
436 return result;
437}
438
439#ifdef USE_PHY_WORK_AROUND
440static int smsc911x_phy_check_loopbackpkt(struct smsc911x_data *pdata)
441{
442 unsigned int tries;
443 u32 wrsz;
444 u32 rdsz;
445 ulong bufp;
446
447 for (tries = 0; tries < 10; tries++) {
448 unsigned int txcmd_a;
449 unsigned int txcmd_b;
450 unsigned int status;
451 unsigned int pktlength;
452 unsigned int i;
453
454 /* Zero-out rx packet memory */
455 memset(pdata->loopback_rx_pkt, 0, MIN_PACKET_SIZE);
456
457 /* Write tx packet to 118 */
458 txcmd_a = (u32)((ulong)pdata->loopback_tx_pkt & 0x03) << 16;
459 txcmd_a |= TX_CMD_A_FIRST_SEG_ | TX_CMD_A_LAST_SEG_;
460 txcmd_a |= MIN_PACKET_SIZE;
461
462 txcmd_b = MIN_PACKET_SIZE << 16 | MIN_PACKET_SIZE;
463
464 smsc911x_reg_write(pdata, TX_DATA_FIFO, txcmd_a);
465 smsc911x_reg_write(pdata, TX_DATA_FIFO, txcmd_b);
466
467 bufp = (ulong)pdata->loopback_tx_pkt & (~0x3);
468 wrsz = MIN_PACKET_SIZE + 3;
469 wrsz += (u32)((ulong)pdata->loopback_tx_pkt & 0x3);
470 wrsz >>= 2;
471
472 smsc911x_tx_writefifo(pdata, (unsigned int *)bufp, wrsz);
473
474 /* Wait till transmit is done */
475 i = 60;
476 do {
477 udelay(5);
478 status = smsc911x_tx_get_txstatus(pdata);
479 } while ((i--) && (!status));
480
481 if (!status) {
482 SMSC_WARNING(HW, "Failed to transmit "
483 "during loopback test");
484 continue;
485 }
486 if (status & TX_STS_ES_) {
487 SMSC_WARNING(HW, "Transmit encountered "
488 "errors during loopback test");
489 continue;
490 }
491
492 /* Wait till receive is done */
493 i = 60;
494 do {
495 udelay(5);
496 status = smsc911x_rx_get_rxstatus(pdata);
497 } while ((i--) && (!status));
498
499 if (!status) {
500 SMSC_WARNING(HW,
501 "Failed to receive during loopback test");
502 continue;
503 }
504 if (status & RX_STS_ES_) {
505 SMSC_WARNING(HW, "Receive encountered "
506 "errors during loopback test");
507 continue;
508 }
509
510 pktlength = ((status & 0x3FFF0000UL) >> 16);
511 bufp = (ulong)pdata->loopback_rx_pkt;
512 rdsz = pktlength + 3;
513 rdsz += (u32)((ulong)pdata->loopback_rx_pkt & 0x3);
514 rdsz >>= 2;
515
516 smsc911x_rx_readfifo(pdata, (unsigned int *)bufp, rdsz);
517
518 if (pktlength != (MIN_PACKET_SIZE + 4)) {
519 SMSC_WARNING(HW, "Unexpected packet size "
520 "during loop back test, size=%d, will retry",
521 pktlength);
522 } else {
523 unsigned int j;
524 int mismatch = 0;
525 for (j = 0; j < MIN_PACKET_SIZE; j++) {
526 if (pdata->loopback_tx_pkt[j]
527 != pdata->loopback_rx_pkt[j]) {
528 mismatch = 1;
529 break;
530 }
531 }
532 if (!mismatch) {
533 SMSC_TRACE(HW, "Successfully verified "
534 "loopback packet");
535 return 0;
536 } else {
537 SMSC_WARNING(HW, "Data mismatch "
538 "during loop back test, will retry");
539 }
540 }
541 }
542
543 return -EIO;
544}
545
546static int smsc911x_phy_reset(struct smsc911x_data *pdata)
547{
548 struct phy_device *phy_dev = pdata->phy_dev;
549 unsigned int temp;
550 unsigned int i = 100000;
551
552 BUG_ON(!phy_dev);
553 BUG_ON(!phy_dev->bus);
554
555 SMSC_TRACE(HW, "Performing PHY BCR Reset");
556 smsc911x_mii_write(phy_dev->bus, phy_dev->addr, MII_BMCR, BMCR_RESET);
557 do {
558 msleep(1);
559 temp = smsc911x_mii_read(phy_dev->bus, phy_dev->addr,
560 MII_BMCR);
561 } while ((i--) && (temp & BMCR_RESET));
562
563 if (temp & BMCR_RESET) {
564 SMSC_WARNING(HW, "PHY reset failed to complete.");
565 return -EIO;
566 }
567 /* Extra delay required because the phy may not be completed with
568 * its reset when BMCR_RESET is cleared. Specs say 256 uS is
569 * enough delay but using 1ms here to be safe */
570 msleep(1);
571
572 return 0;
573}
574
575static int smsc911x_phy_loopbacktest(struct net_device *dev)
576{
577 struct smsc911x_data *pdata = netdev_priv(dev);
578 struct phy_device *phy_dev = pdata->phy_dev;
579 int result = -EIO;
580 unsigned int i, val;
581 unsigned long flags;
582
583 /* Initialise tx packet using broadcast destination address */
584 memset(pdata->loopback_tx_pkt, 0xff, ETH_ALEN);
585
586 /* Use incrementing source address */
587 for (i = 6; i < 12; i++)
588 pdata->loopback_tx_pkt[i] = (char)i;
589
590 /* Set length type field */
591 pdata->loopback_tx_pkt[12] = 0x00;
592 pdata->loopback_tx_pkt[13] = 0x00;
593
594 for (i = 14; i < MIN_PACKET_SIZE; i++)
595 pdata->loopback_tx_pkt[i] = (char)i;
596
597 val = smsc911x_reg_read(pdata, HW_CFG);
598 val &= HW_CFG_TX_FIF_SZ_;
599 val |= HW_CFG_SF_;
600 smsc911x_reg_write(pdata, HW_CFG, val);
601
602 smsc911x_reg_write(pdata, TX_CFG, TX_CFG_TX_ON_);
603 smsc911x_reg_write(pdata, RX_CFG,
604 (u32)((ulong)pdata->loopback_rx_pkt & 0x03) << 8);
605
606 for (i = 0; i < 10; i++) {
607 /* Set PHY to 10/FD, no ANEG, and loopback mode */
608 smsc911x_mii_write(phy_dev->bus, phy_dev->addr, MII_BMCR,
609 BMCR_LOOPBACK | BMCR_FULLDPLX);
610
611 /* Enable MAC tx/rx, FD */
612 spin_lock_irqsave(&pdata->mac_lock, flags);
613 smsc911x_mac_write(pdata, MAC_CR, MAC_CR_FDPX_
614 | MAC_CR_TXEN_ | MAC_CR_RXEN_);
615 spin_unlock_irqrestore(&pdata->mac_lock, flags);
616
617 if (smsc911x_phy_check_loopbackpkt(pdata) == 0) {
618 result = 0;
619 break;
620 }
621 pdata->resetcount++;
622
623 /* Disable MAC rx */
624 spin_lock_irqsave(&pdata->mac_lock, flags);
625 smsc911x_mac_write(pdata, MAC_CR, 0);
626 spin_unlock_irqrestore(&pdata->mac_lock, flags);
627
628 smsc911x_phy_reset(pdata);
629 }
630
631 /* Disable MAC */
632 spin_lock_irqsave(&pdata->mac_lock, flags);
633 smsc911x_mac_write(pdata, MAC_CR, 0);
634 spin_unlock_irqrestore(&pdata->mac_lock, flags);
635
636 /* Cancel PHY loopback mode */
637 smsc911x_mii_write(phy_dev->bus, phy_dev->addr, MII_BMCR, 0);
638
639 smsc911x_reg_write(pdata, TX_CFG, 0);
640 smsc911x_reg_write(pdata, RX_CFG, 0);
641
642 return result;
643}
644#endif /* USE_PHY_WORK_AROUND */
645
fd9abb3d
SG		 646static void smsc911x_phy_update_flowcontrol(struct smsc911x_data *pdata)
647{
648 struct phy_device *phy_dev = pdata->phy_dev;
649 u32 afc = smsc911x_reg_read(pdata, AFC_CFG);
650 u32 flow;
651 unsigned long flags;
652
653 if (phy_dev->duplex == DUPLEX_FULL) {
654 u16 lcladv = phy_read(phy_dev, MII_ADVERTISE);
655 u16 rmtadv = phy_read(phy_dev, MII_LPA);
bc02ff95 656 u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
fd9abb3d
SG		 657
658 if (cap & FLOW_CTRL_RX)
659 flow = 0xFFFF0002;
660 else
661 flow = 0;
662
663 if (cap & FLOW_CTRL_TX)
664 afc |= 0xF;
665 else
666 afc &= ~0xF;
667
668 SMSC_TRACE(HW, "rx pause %s, tx pause %s",
669 (cap & FLOW_CTRL_RX ? "enabled" : "disabled"),
670 (cap & FLOW_CTRL_TX ? "enabled" : "disabled"));
671 } else {
672 SMSC_TRACE(HW, "half duplex");
673 flow = 0;
674 afc |= 0xF;
675 }
676
677 spin_lock_irqsave(&pdata->mac_lock, flags);
678 smsc911x_mac_write(pdata, FLOW, flow);
679 spin_unlock_irqrestore(&pdata->mac_lock, flags);
680
681 smsc911x_reg_write(pdata, AFC_CFG, afc);
682}
683
684/* Update link mode if anything has changed. Called periodically when the
685 * PHY is in polling mode, even if nothing has changed. */
686static void smsc911x_phy_adjust_link(struct net_device *dev)
687{
688 struct smsc911x_data *pdata = netdev_priv(dev);
689 struct phy_device *phy_dev = pdata->phy_dev;
690 unsigned long flags;
691 int carrier;
692
693 if (phy_dev->duplex != pdata->last_duplex) {
694 unsigned int mac_cr;
695 SMSC_TRACE(HW, "duplex state has changed");
696
697 spin_lock_irqsave(&pdata->mac_lock, flags);
698 mac_cr = smsc911x_mac_read(pdata, MAC_CR);
699 if (phy_dev->duplex) {
700 SMSC_TRACE(HW,
701 "configuring for full duplex mode");
702 mac_cr |= MAC_CR_FDPX_;
703 } else {
704 SMSC_TRACE(HW,
705 "configuring for half duplex mode");
706 mac_cr &= ~MAC_CR_FDPX_;
707 }
708 smsc911x_mac_write(pdata, MAC_CR, mac_cr);
709 spin_unlock_irqrestore(&pdata->mac_lock, flags);
710
711 smsc911x_phy_update_flowcontrol(pdata);
712 pdata->last_duplex = phy_dev->duplex;
713 }
714
715 carrier = netif_carrier_ok(dev);
716 if (carrier != pdata->last_carrier) {
717 SMSC_TRACE(HW, "carrier state has changed");
718 if (carrier) {
719 SMSC_TRACE(HW, "configuring for carrier OK");
720 if ((pdata->gpio_orig_setting & GPIO_CFG_LED1_EN_) &&
721 (!pdata->using_extphy)) {
722 /* Restore orginal GPIO configuration */
723 pdata->gpio_setting = pdata->gpio_orig_setting;
724 smsc911x_reg_write(pdata, GPIO_CFG,
725 pdata->gpio_setting);
726 }
727 } else {
728 SMSC_TRACE(HW, "configuring for no carrier");
729 /* Check global setting that LED1
730 * usage is 10/100 indicator */
731 pdata->gpio_setting = smsc911x_reg_read(pdata,
732 GPIO_CFG);
733 if ((pdata->gpio_setting & GPIO_CFG_LED1_EN_)
734 && (!pdata->using_extphy)) {
735 /* Force 10/100 LED off, after saving
736 * orginal GPIO configuration */
737 pdata->gpio_orig_setting = pdata->gpio_setting;
738
739 pdata->gpio_setting &= ~GPIO_CFG_LED1_EN_;
740 pdata->gpio_setting |= (GPIO_CFG_GPIOBUF0_
741 | GPIO_CFG_GPIODIR0_
742 | GPIO_CFG_GPIOD0_);
743 smsc911x_reg_write(pdata, GPIO_CFG,
744 pdata->gpio_setting);
745 }
746 }
747 pdata->last_carrier = carrier;
748 }
749}
750
751static int smsc911x_mii_probe(struct net_device *dev)
752{
753 struct smsc911x_data *pdata = netdev_priv(dev);
754 struct phy_device *phydev = NULL;
755 int phy_addr;
756
757 /* find the first phy */
758 for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++) {
759 if (pdata->mii_bus->phy_map[phy_addr]) {
760 phydev = pdata->mii_bus->phy_map[phy_addr];
761 SMSC_TRACE(PROBE, "PHY %d: addr %d, phy_id 0x%08X",
762 phy_addr, phydev->addr, phydev->phy_id);
763 break;
764 }
765 }
766
767 if (!phydev) {
768 pr_err("%s: no PHY found\n", dev->name);
769 return -ENODEV;
770 }
771
772 phydev = phy_connect(dev, phydev->dev.bus_id,
2107fb8b 773 &smsc911x_phy_adjust_link, 0, pdata->config.phy_interface);
fd9abb3d
SG		 774
775 if (IS_ERR(phydev)) {
776 pr_err("%s: Could not attach to PHY\n", dev->name);
777 return PTR_ERR(phydev);
778 }
779
780 pr_info("%s: attached PHY driver [%s] (mii_bus:phy_addr=%s, irq=%d)\n",
781 dev->name, phydev->drv->name, phydev->dev.bus_id, phydev->irq);
782
783 /* mask with MAC supported features */
784 phydev->supported &= (PHY_BASIC_FEATURES | SUPPORTED_Pause |
785 SUPPORTED_Asym_Pause);
786 phydev->advertising = phydev->supported;
787
788 pdata->phy_dev = phydev;
789 pdata->last_duplex = -1;
790 pdata->last_carrier = -1;
791
792#ifdef USE_PHY_WORK_AROUND
793 if (smsc911x_phy_loopbacktest(dev) < 0) {
794 SMSC_WARNING(HW, "Failed Loop Back Test");
795 return -ENODEV;
796 }
797 SMSC_TRACE(HW, "Passed Loop Back Test");
798#endif /* USE_PHY_WORK_AROUND */
799
800 SMSC_TRACE(HW, "phy initialised succesfully");
801 return 0;
802}
803
804static int __devinit smsc911x_mii_init(struct platform_device *pdev,
805 struct net_device *dev)
806{
807 struct smsc911x_data *pdata = netdev_priv(dev);
808 int err = -ENXIO, i;
809
810 pdata->mii_bus = mdiobus_alloc();
811 if (!pdata->mii_bus) {
812 err = -ENOMEM;
813 goto err_out_1;
814 }
815
816 pdata->mii_bus->name = SMSC_MDIONAME;
817 snprintf(pdata->mii_bus->id, MII_BUS_ID_SIZE, "%x", pdev->id);
818 pdata->mii_bus->priv = pdata;
819 pdata->mii_bus->read = smsc911x_mii_read;
820 pdata->mii_bus->write = smsc911x_mii_write;
821 pdata->mii_bus->irq = pdata->phy_irq;
822 for (i = 0; i < PHY_MAX_ADDR; ++i)
823 pdata->mii_bus->irq[i] = PHY_POLL;
824
825 pdata->mii_bus->parent = &pdev->dev;
fd9abb3d
SG		 826
827 pdata->using_extphy = 0;
828
829 switch (pdata->idrev & 0xFFFF0000) {
830 case 0x01170000:
831 case 0x01150000:
832 case 0x117A0000:
833 case 0x115A0000:
834 /* External PHY supported, try to autodetect */
835 if (smsc911x_phy_initialise_external(pdata) < 0) {
836 SMSC_TRACE(HW, "No external PHY detected, "
837 "using internal PHY");
838 }
839 break;
840 default:
841 SMSC_TRACE(HW, "External PHY is not supported, "
842 "using internal PHY");
843 break;
844 }
845
846 if (!pdata->using_extphy) {
847 /* Mask all PHYs except ID 1 (internal) */
848 pdata->mii_bus->phy_mask = ~(1 << 1);
849 }
850
851 if (mdiobus_register(pdata->mii_bus)) {
852 SMSC_WARNING(PROBE, "Error registering mii bus");
853 goto err_out_free_bus_2;
854 }
855
856 if (smsc911x_mii_probe(dev) < 0) {
857 SMSC_WARNING(PROBE, "Error registering mii bus");
858 goto err_out_unregister_bus_3;
859 }
860
861 return 0;
862
863err_out_unregister_bus_3:
864 mdiobus_unregister(pdata->mii_bus);
865err_out_free_bus_2:
866 mdiobus_free(pdata->mii_bus);
867err_out_1:
868 return err;
869}
870
871/* Gets the number of tx statuses in the fifo */
872static unsigned int smsc911x_tx_get_txstatcount(struct smsc911x_data *pdata)
873{
874 return (smsc911x_reg_read(pdata, TX_FIFO_INF)
875 & TX_FIFO_INF_TSUSED_) >> 16;
876}
877
878/* Reads tx statuses and increments counters where necessary */
879static void smsc911x_tx_update_txcounters(struct net_device *dev)
880{
881 struct smsc911x_data *pdata = netdev_priv(dev);
882 unsigned int tx_stat;
883
884 while ((tx_stat = smsc911x_tx_get_txstatus(pdata)) != 0) {
885 if (unlikely(tx_stat & 0x80000000)) {
886 /* In this driver the packet tag is used as the packet
887 * length. Since a packet length can never reach the
888 * size of 0x8000, this bit is reserved. It is worth
889 * noting that the "reserved bit" in the warning above
890 * does not reference a hardware defined reserved bit
891 * but rather a driver defined one.
892 */
893 SMSC_WARNING(HW,
894 "Packet tag reserved bit is high");
895 } else {
896 if (unlikely(tx_stat & 0x00008000)) {
897 dev->stats.tx_errors++;
898 } else {
899 dev->stats.tx_packets++;
900 dev->stats.tx_bytes += (tx_stat >> 16);
901 }
902 if (unlikely(tx_stat & 0x00000100)) {
903 dev->stats.collisions += 16;
904 dev->stats.tx_aborted_errors += 1;
905 } else {
906 dev->stats.collisions +=
907 ((tx_stat >> 3) & 0xF);
908 }
909 if (unlikely(tx_stat & 0x00000800))
910 dev->stats.tx_carrier_errors += 1;
911 if (unlikely(tx_stat & 0x00000200)) {
912 dev->stats.collisions++;
913 dev->stats.tx_aborted_errors++;
914 }
915 }
916 }
917}
918
919/* Increments the Rx error counters */
920static void
921smsc911x_rx_counterrors(struct net_device *dev, unsigned int rxstat)
922{
923 int crc_err = 0;
924
925 if (unlikely(rxstat & 0x00008000)) {
926 dev->stats.rx_errors++;
927 if (unlikely(rxstat & 0x00000002)) {
928 dev->stats.rx_crc_errors++;
929 crc_err = 1;
930 }
931 }
932 if (likely(!crc_err)) {
933 if (unlikely((rxstat & 0x00001020) == 0x00001020)) {
934 /* Frame type indicates length,
935 * and length error is set */
936 dev->stats.rx_length_errors++;
937 }
938 if (rxstat & RX_STS_MCAST_)
939 dev->stats.multicast++;
940 }
941}
942
943/* Quickly dumps bad packets */
944static void
945smsc911x_rx_fastforward(struct smsc911x_data *pdata, unsigned int pktbytes)
946{
947 unsigned int pktwords = (pktbytes + NET_IP_ALIGN + 3) >> 2;
948
949 if (likely(pktwords >= 4)) {
950 unsigned int timeout = 500;
951 unsigned int val;
952 smsc911x_reg_write(pdata, RX_DP_CTRL, RX_DP_CTRL_RX_FFWD_);
953 do {
954 udelay(1);
955 val = smsc911x_reg_read(pdata, RX_DP_CTRL);
f307dbd8 956 } while (--timeout && (val & RX_DP_CTRL_RX_FFWD_));
fd9abb3d
SG		 957
958 if (unlikely(timeout == 0))
959 SMSC_WARNING(HW, "Timed out waiting for "
960 "RX FFWD to finish, RX_DP_CTRL: 0x%08X", val);
961 } else {
962 unsigned int temp;
963 while (pktwords--)
964 temp = smsc911x_reg_read(pdata, RX_DATA_FIFO);
965 }
966}
967
968/* NAPI poll function */
969static int smsc911x_poll(struct napi_struct *napi, int budget)
970{
971 struct smsc911x_data *pdata =
972 container_of(napi, struct smsc911x_data, napi);
973 struct net_device *dev = pdata->dev;
974 int npackets = 0;
975
976 while (likely(netif_running(dev)) && (npackets < budget)) {
977 unsigned int pktlength;
978 unsigned int pktwords;
979 struct sk_buff *skb;
980 unsigned int rxstat = smsc911x_rx_get_rxstatus(pdata);
981
982 if (!rxstat) {
983 unsigned int temp;
984 /* We processed all packets available. Tell NAPI it can
985 * stop polling then re-enable rx interrupts */
986 smsc911x_reg_write(pdata, INT_STS, INT_STS_RSFL_);
908a7a16 987 netif_rx_complete(napi);
fd9abb3d
SG		 988 temp = smsc911x_reg_read(pdata, INT_EN);
989 temp |= INT_EN_RSFL_EN_;
990 smsc911x_reg_write(pdata, INT_EN, temp);
991 break;
992 }
993
994 /* Count packet for NAPI scheduling, even if it has an error.
995 * Error packets still require cycles to discard */
996 npackets++;
997
998 pktlength = ((rxstat & 0x3FFF0000) >> 16);
999 pktwords = (pktlength + NET_IP_ALIGN + 3) >> 2;
1000 smsc911x_rx_counterrors(dev, rxstat);
1001
1002 if (unlikely(rxstat & RX_STS_ES_)) {
1003 SMSC_WARNING(RX_ERR,
1004 "Discarding packet with error bit set");
1005 /* Packet has an error, discard it and continue with
1006 * the next */
1007 smsc911x_rx_fastforward(pdata, pktwords);
1008 dev->stats.rx_dropped++;
1009 continue;
1010 }
1011
1012 skb = netdev_alloc_skb(dev, pktlength + NET_IP_ALIGN);
1013 if (unlikely(!skb)) {
1014 SMSC_WARNING(RX_ERR,
1015 "Unable to allocate skb for rx packet");
1016 /* Drop the packet and stop this polling iteration */
1017 smsc911x_rx_fastforward(pdata, pktwords);
1018 dev->stats.rx_dropped++;
1019 break;
1020 }
1021
1022 skb->data = skb->head;
1023 skb_reset_tail_pointer(skb);
1024
1025 /* Align IP on 16B boundary */
1026 skb_reserve(skb, NET_IP_ALIGN);
1027 skb_put(skb, pktlength - 4);
1028 smsc911x_rx_readfifo(pdata, (unsigned int *)skb->head,
1029 pktwords);
1030 skb->protocol = eth_type_trans(skb, dev);
1031 skb->ip_summed = CHECKSUM_NONE;
1032 netif_receive_skb(skb);
1033
1034 /* Update counters */
1035 dev->stats.rx_packets++;
1036 dev->stats.rx_bytes += (pktlength - 4);
1037 dev->last_rx = jiffies;
1038 }
1039
1040 /* Return total received packets */
1041 return npackets;
1042}
1043
1044/* Returns hash bit number for given MAC address
1045 * Example:
1046 * 01 00 5E 00 00 01 -> returns bit number 31 */
1047static unsigned int smsc911x_hash(char addr[ETH_ALEN])
1048{
1049 return (ether_crc(ETH_ALEN, addr) >> 26) & 0x3f;
1050}
1051
1052static void smsc911x_rx_multicast_update(struct smsc911x_data *pdata)
1053{
1054 /* Performs the multicast & mac_cr update. This is called when
1055 * safe on the current hardware, and with the mac_lock held */
1056 unsigned int mac_cr;
1057
1058 SMSC_ASSERT_MAC_LOCK(pdata);
1059
1060 mac_cr = smsc911x_mac_read(pdata, MAC_CR);
1061 mac_cr |= pdata->set_bits_mask;
1062 mac_cr &= ~(pdata->clear_bits_mask);
1063 smsc911x_mac_write(pdata, MAC_CR, mac_cr);
1064 smsc911x_mac_write(pdata, HASHH, pdata->hashhi);
1065 smsc911x_mac_write(pdata, HASHL, pdata->hashlo);
1066 SMSC_TRACE(HW, "maccr 0x%08X, HASHH 0x%08X, HASHL 0x%08X",
1067 mac_cr, pdata->hashhi, pdata->hashlo);
1068}
1069
1070static void smsc911x_rx_multicast_update_workaround(struct smsc911x_data *pdata)
1071{
1072 unsigned int mac_cr;
1073
1074 /* This function is only called for older LAN911x devices
1075 * (revA or revB), where MAC_CR, HASHH and HASHL should not
1076 * be modified during Rx - newer devices immediately update the
1077 * registers.
1078 *
1079 * This is called from interrupt context */
1080
1081 spin_lock(&pdata->mac_lock);
1082
1083 /* Check Rx has stopped */
1084 if (smsc911x_mac_read(pdata, MAC_CR) & MAC_CR_RXEN_)
1085 SMSC_WARNING(DRV, "Rx not stopped");
1086
1087 /* Perform the update - safe to do now Rx has stopped */
1088 smsc911x_rx_multicast_update(pdata);
1089
1090 /* Re-enable Rx */
1091 mac_cr = smsc911x_mac_read(pdata, MAC_CR);
1092 mac_cr |= MAC_CR_RXEN_;
1093 smsc911x_mac_write(pdata, MAC_CR, mac_cr);
1094
1095 pdata->multicast_update_pending = 0;
1096
1097 spin_unlock(&pdata->mac_lock);
1098}
1099
1100static int smsc911x_soft_reset(struct smsc911x_data *pdata)
1101{
1102 unsigned int timeout;
1103 unsigned int temp;
1104
1105 /* Reset the LAN911x */
1106 smsc911x_reg_write(pdata, HW_CFG, HW_CFG_SRST_);
1107 timeout = 10;
1108 do {
1109 udelay(10);
1110 temp = smsc911x_reg_read(pdata, HW_CFG);
1111 } while ((--timeout) && (temp & HW_CFG_SRST_));
1112
1113 if (unlikely(temp & HW_CFG_SRST_)) {
1114 SMSC_WARNING(DRV, "Failed to complete reset");
1115 return -EIO;
1116 }
1117 return 0;
1118}
1119
1120/* Sets the device MAC address to dev_addr, called with mac_lock held */
1121static void
1122smsc911x_set_mac_address(struct smsc911x_data *pdata, u8 dev_addr[6])
1123{
1124 u32 mac_high16 = (dev_addr[5] << 8) | dev_addr[4];
1125 u32 mac_low32 = (dev_addr[3] << 24) | (dev_addr[2] << 16) |
1126 (dev_addr[1] << 8) | dev_addr[0];
1127
1128 SMSC_ASSERT_MAC_LOCK(pdata);
1129
1130 smsc911x_mac_write(pdata, ADDRH, mac_high16);
1131 smsc911x_mac_write(pdata, ADDRL, mac_low32);
1132}
1133
1134static int smsc911x_open(struct net_device *dev)
1135{
1136 struct smsc911x_data *pdata = netdev_priv(dev);
1137 unsigned int timeout;
1138 unsigned int temp;
1139 unsigned int intcfg;
1140
1141 /* if the phy is not yet registered, retry later*/
1142 if (!pdata->phy_dev) {
1143 SMSC_WARNING(HW, "phy_dev is NULL");
1144 return -EAGAIN;
1145 }
1146
1147 if (!is_valid_ether_addr(dev->dev_addr)) {
1148 SMSC_WARNING(HW, "dev_addr is not a valid MAC address");
1149 return -EADDRNOTAVAIL;
1150 }
1151
1152 /* Reset the LAN911x */
1153 if (smsc911x_soft_reset(pdata)) {
1154 SMSC_WARNING(HW, "soft reset failed");
1155 return -EIO;
1156 }
1157
1158 smsc911x_reg_write(pdata, HW_CFG, 0x00050000);
1159 smsc911x_reg_write(pdata, AFC_CFG, 0x006E3740);
1160
1161 /* Make sure EEPROM has finished loading before setting GPIO_CFG */
1162 timeout = 50;
1163 while ((timeout--) &&
1164 (smsc911x_reg_read(pdata, E2P_CMD) & E2P_CMD_EPC_BUSY_)) {
1165 udelay(10);
1166 }
1167
1168 if (unlikely(timeout == 0))
1169 SMSC_WARNING(IFUP,
1170 "Timed out waiting for EEPROM busy bit to clear");
1171
1172 smsc911x_reg_write(pdata, GPIO_CFG, 0x70070000);
1173
1174 /* The soft reset above cleared the device's MAC address,
1175 * restore it from local copy (set in probe) */
1176 spin_lock_irq(&pdata->mac_lock);
1177 smsc911x_set_mac_address(pdata, dev->dev_addr);
1178 spin_unlock_irq(&pdata->mac_lock);
1179
1180 /* Initialise irqs, but leave all sources disabled */
1181 smsc911x_reg_write(pdata, INT_EN, 0);
1182 smsc911x_reg_write(pdata, INT_STS, 0xFFFFFFFF);
1183
1184 /* Set interrupt deassertion to 100uS */
1185 intcfg = ((10 << 24) | INT_CFG_IRQ_EN_);
1186
2107fb8b 1187 if (pdata->config.irq_polarity) {
fd9abb3d
SG		 1188 SMSC_TRACE(IFUP, "irq polarity: active high");
1189 intcfg |= INT_CFG_IRQ_POL_;
1190 } else {
1191 SMSC_TRACE(IFUP, "irq polarity: active low");
1192 }
1193
2107fb8b 1194 if (pdata->config.irq_type) {
fd9abb3d
SG		 1195 SMSC_TRACE(IFUP, "irq type: push-pull");
1196 intcfg |= INT_CFG_IRQ_TYPE_;
1197 } else {
1198 SMSC_TRACE(IFUP, "irq type: open drain");
1199 }
1200
1201 smsc911x_reg_write(pdata, INT_CFG, intcfg);
1202
1203 SMSC_TRACE(IFUP, "Testing irq handler using IRQ %d", dev->irq);
1204 pdata->software_irq_signal = 0;
1205 smp_wmb();
1206
1207 temp = smsc911x_reg_read(pdata, INT_EN);
1208 temp |= INT_EN_SW_INT_EN_;
1209 smsc911x_reg_write(pdata, INT_EN, temp);
1210
1211 timeout = 1000;
1212 while (timeout--) {
1213 if (pdata->software_irq_signal)
1214 break;
1215 msleep(1);
1216 }
1217
1218 if (!pdata->software_irq_signal) {
1219 dev_warn(&dev->dev, "ISR failed signaling test (IRQ %d)\n",
1220 dev->irq);
1221 return -ENODEV;
1222 }
1223 SMSC_TRACE(IFUP, "IRQ handler passed test using IRQ %d", dev->irq);
1224
1225 dev_info(&dev->dev, "SMSC911x/921x identified at %#08lx, IRQ: %d\n",
1226 (unsigned long)pdata->ioaddr, dev->irq);
1227
44c1d6f9
SG		 1228 /* Reset the last known duplex and carrier */
1229 pdata->last_duplex = -1;
1230 pdata->last_carrier = -1;
1231
fd9abb3d
SG		 1232 /* Bring the PHY up */
1233 phy_start(pdata->phy_dev);
1234
1235 temp = smsc911x_reg_read(pdata, HW_CFG);
1236 /* Preserve TX FIFO size and external PHY configuration */
1237 temp &= (HW_CFG_TX_FIF_SZ_|0x00000FFF);
1238 temp |= HW_CFG_SF_;
1239 smsc911x_reg_write(pdata, HW_CFG, temp);
1240
1241 temp = smsc911x_reg_read(pdata, FIFO_INT);
1242 temp |= FIFO_INT_TX_AVAIL_LEVEL_;
1243 temp &= ~(FIFO_INT_RX_STS_LEVEL_);
1244 smsc911x_reg_write(pdata, FIFO_INT, temp);
1245
1246 /* set RX Data offset to 2 bytes for alignment */
1247 smsc911x_reg_write(pdata, RX_CFG, (2 << 8));
1248
1249 /* enable NAPI polling before enabling RX interrupts */
1250 napi_enable(&pdata->napi);
1251
1252 temp = smsc911x_reg_read(pdata, INT_EN);
1253 temp |= (INT_EN_TDFA_EN_ | INT_EN_RSFL_EN_);
1254 smsc911x_reg_write(pdata, INT_EN, temp);
1255
1256 spin_lock_irq(&pdata->mac_lock);
1257 temp = smsc911x_mac_read(pdata, MAC_CR);
1258 temp |= (MAC_CR_TXEN_ | MAC_CR_RXEN_ | MAC_CR_HBDIS_);
1259 smsc911x_mac_write(pdata, MAC_CR, temp);
1260 spin_unlock_irq(&pdata->mac_lock);
1261
1262 smsc911x_reg_write(pdata, TX_CFG, TX_CFG_TX_ON_);
1263
1264 netif_start_queue(dev);
1265 return 0;
1266}
1267
1268/* Entry point for stopping the interface */
1269static int smsc911x_stop(struct net_device *dev)
1270{
1271 struct smsc911x_data *pdata = netdev_priv(dev);
1272 unsigned int temp;
1273
fd9abb3d
SG		 1274 /* Disable all device interrupts */
1275 temp = smsc911x_reg_read(pdata, INT_CFG);
1276 temp &= ~INT_CFG_IRQ_EN_;
1277 smsc911x_reg_write(pdata, INT_CFG, temp);
1278
1279 /* Stop Tx and Rx polling */
1280 netif_stop_queue(dev);
1281 napi_disable(&pdata->napi);
1282
1283 /* At this point all Rx and Tx activity is stopped */
1284 dev->stats.rx_dropped += smsc911x_reg_read(pdata, RX_DROP);
1285 smsc911x_tx_update_txcounters(dev);
1286
1287 /* Bring the PHY down */
dd045193
SG		 1288 if (pdata->phy_dev)
1289 phy_stop(pdata->phy_dev);
fd9abb3d
SG		 1290
1291 SMSC_TRACE(IFDOWN, "Interface stopped");
1292 return 0;
1293}
1294
1295/* Entry point for transmitting a packet */
1296static int smsc911x_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
1297{
1298 struct smsc911x_data *pdata = netdev_priv(dev);
1299 unsigned int freespace;
1300 unsigned int tx_cmd_a;
1301 unsigned int tx_cmd_b;
1302 unsigned int temp;
1303 u32 wrsz;
1304 ulong bufp;
1305
1306 freespace = smsc911x_reg_read(pdata, TX_FIFO_INF) & TX_FIFO_INF_TDFREE_;
1307
1308 if (unlikely(freespace < TX_FIFO_LOW_THRESHOLD))
1309 SMSC_WARNING(TX_ERR,
1310 "Tx data fifo low, space available: %d", freespace);
1311
1312 /* Word alignment adjustment */
1313 tx_cmd_a = (u32)((ulong)skb->data & 0x03) << 16;
1314 tx_cmd_a |= TX_CMD_A_FIRST_SEG_ | TX_CMD_A_LAST_SEG_;
1315 tx_cmd_a |= (unsigned int)skb->len;
1316
1317 tx_cmd_b = ((unsigned int)skb->len) << 16;
1318 tx_cmd_b |= (unsigned int)skb->len;
1319
1320 smsc911x_reg_write(pdata, TX_DATA_FIFO, tx_cmd_a);
1321 smsc911x_reg_write(pdata, TX_DATA_FIFO, tx_cmd_b);
1322
1323 bufp = (ulong)skb->data & (~0x3);
1324 wrsz = (u32)skb->len + 3;
1325 wrsz += (u32)((ulong)skb->data & 0x3);
1326 wrsz >>= 2;
1327
1328 smsc911x_tx_writefifo(pdata, (unsigned int *)bufp, wrsz);
1329 freespace -= (skb->len + 32);
1330 dev_kfree_skb(skb);
1331 dev->trans_start = jiffies;
1332
1333 if (unlikely(smsc911x_tx_get_txstatcount(pdata) >= 30))
1334 smsc911x_tx_update_txcounters(dev);
1335
1336 if (freespace < TX_FIFO_LOW_THRESHOLD) {
1337 netif_stop_queue(dev);
1338 temp = smsc911x_reg_read(pdata, FIFO_INT);
1339 temp &= 0x00FFFFFF;
1340 temp |= 0x32000000;
1341 smsc911x_reg_write(pdata, FIFO_INT, temp);
1342 }
1343
1344 return NETDEV_TX_OK;
1345}
1346
1347/* Entry point for getting status counters */
1348static struct net_device_stats *smsc911x_get_stats(struct net_device *dev)
1349{
1350 struct smsc911x_data *pdata = netdev_priv(dev);
1351 smsc911x_tx_update_txcounters(dev);
1352 dev->stats.rx_dropped += smsc911x_reg_read(pdata, RX_DROP);
1353 return &dev->stats;
1354}
1355
1356/* Entry point for setting addressing modes */
1357static void smsc911x_set_multicast_list(struct net_device *dev)
1358{
1359 struct smsc911x_data *pdata = netdev_priv(dev);
1360 unsigned long flags;
1361
1362 if (dev->flags & IFF_PROMISC) {
1363 /* Enabling promiscuous mode */
1364 pdata->set_bits_mask = MAC_CR_PRMS_;
1365 pdata->clear_bits_mask = (MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
1366 pdata->hashhi = 0;
1367 pdata->hashlo = 0;
1368 } else if (dev->flags & IFF_ALLMULTI) {
1369 /* Enabling all multicast mode */
1370 pdata->set_bits_mask = MAC_CR_MCPAS_;
1371 pdata->clear_bits_mask = (MAC_CR_PRMS_ | MAC_CR_HPFILT_);
1372 pdata->hashhi = 0;
1373 pdata->hashlo = 0;
1374 } else if (dev->mc_count > 0) {
1375 /* Enabling specific multicast addresses */
1376 unsigned int hash_high = 0;
1377 unsigned int hash_low = 0;
1378 unsigned int count = 0;
1379 struct dev_mc_list *mc_list = dev->mc_list;
1380
1381 pdata->set_bits_mask = MAC_CR_HPFILT_;
1382 pdata->clear_bits_mask = (MAC_CR_PRMS_ | MAC_CR_MCPAS_);
1383
1384 while (mc_list) {
1385 count++;
1386 if ((mc_list->dmi_addrlen) == ETH_ALEN) {
1387 unsigned int bitnum =
1388 smsc911x_hash(mc_list->dmi_addr);
1389 unsigned int mask = 0x01 << (bitnum & 0x1F);
1390 if (bitnum & 0x20)
1391 hash_high |= mask;
1392 else
1393 hash_low |= mask;
1394 } else {
1395 SMSC_WARNING(DRV, "dmi_addrlen != 6");
1396 }
1397 mc_list = mc_list->next;
1398 }
1399 if (count != (unsigned int)dev->mc_count)
1400 SMSC_WARNING(DRV, "mc_count != dev->mc_count");
1401
1402 pdata->hashhi = hash_high;
1403 pdata->hashlo = hash_low;
1404 } else {
1405 /* Enabling local MAC address only */
1406 pdata->set_bits_mask = 0;
1407 pdata->clear_bits_mask =
1408 (MAC_CR_PRMS_ | MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
1409 pdata->hashhi = 0;
1410 pdata->hashlo = 0;
1411 }
1412
1413 spin_lock_irqsave(&pdata->mac_lock, flags);
1414
1415 if (pdata->generation <= 1) {
1416 /* Older hardware revision - cannot change these flags while
1417 * receiving data */
1418 if (!pdata->multicast_update_pending) {
1419 unsigned int temp;
1420 SMSC_TRACE(HW, "scheduling mcast update");
1421 pdata->multicast_update_pending = 1;
1422
1423 /* Request the hardware to stop, then perform the
1424 * update when we get an RX_STOP interrupt */
1425 smsc911x_reg_write(pdata, INT_STS, INT_STS_RXSTOP_INT_);
1426 temp = smsc911x_reg_read(pdata, INT_EN);
1427 temp |= INT_EN_RXSTOP_INT_EN_;
1428 smsc911x_reg_write(pdata, INT_EN, temp);
1429
1430 temp = smsc911x_mac_read(pdata, MAC_CR);
1431 temp &= ~(MAC_CR_RXEN_);
1432 smsc911x_mac_write(pdata, MAC_CR, temp);
1433 } else {
1434 /* There is another update pending, this should now
1435 * use the newer values */
1436 }
1437 } else {
1438 /* Newer hardware revision - can write immediately */
1439 smsc911x_rx_multicast_update(pdata);
1440 }
1441
1442 spin_unlock_irqrestore(&pdata->mac_lock, flags);
1443}
1444
1445static irqreturn_t smsc911x_irqhandler(int irq, void *dev_id)
1446{
1447 struct net_device *dev = dev_id;
1448 struct smsc911x_data *pdata = netdev_priv(dev);
1449 u32 intsts = smsc911x_reg_read(pdata, INT_STS);
1450 u32 inten = smsc911x_reg_read(pdata, INT_EN);
1451 int serviced = IRQ_NONE;
1452 u32 temp;
1453
1454 if (unlikely(intsts & inten & INT_STS_SW_INT_)) {
1455 temp = smsc911x_reg_read(pdata, INT_EN);
1456 temp &= (~INT_EN_SW_INT_EN_);
1457 smsc911x_reg_write(pdata, INT_EN, temp);
1458 smsc911x_reg_write(pdata, INT_STS, INT_STS_SW_INT_);
1459 pdata->software_irq_signal = 1;
1460 smp_wmb();
1461 serviced = IRQ_HANDLED;
1462 }
1463
1464 if (unlikely(intsts & inten & INT_STS_RXSTOP_INT_)) {
1465 /* Called when there is a multicast update scheduled and
1466 * it is now safe to complete the update */
1467 SMSC_TRACE(INTR, "RX Stop interrupt");
1468 temp = smsc911x_reg_read(pdata, INT_EN);
1469 temp &= (~INT_EN_RXSTOP_INT_EN_);
1470 smsc911x_reg_write(pdata, INT_EN, temp);
1471 smsc911x_reg_write(pdata, INT_STS, INT_STS_RXSTOP_INT_);
1472 smsc911x_rx_multicast_update_workaround(pdata);
1473 serviced = IRQ_HANDLED;
1474 }
1475
1476 if (intsts & inten & INT_STS_TDFA_) {
1477 temp = smsc911x_reg_read(pdata, FIFO_INT);
1478 temp |= FIFO_INT_TX_AVAIL_LEVEL_;
1479 smsc911x_reg_write(pdata, FIFO_INT, temp);
1480 smsc911x_reg_write(pdata, INT_STS, INT_STS_TDFA_);
1481 netif_wake_queue(dev);
1482 serviced = IRQ_HANDLED;
1483 }
1484
1485 if (unlikely(intsts & inten & INT_STS_RXE_)) {
1486 SMSC_TRACE(INTR, "RX Error interrupt");
1487 smsc911x_reg_write(pdata, INT_STS, INT_STS_RXE_);
1488 serviced = IRQ_HANDLED;
1489 }
1490
1491 if (likely(intsts & inten & INT_STS_RSFL_)) {
36f8b923 1492 if (likely(netif_rx_schedule_prep(&pdata->napi))) {
fd9abb3d
SG		 1493 /* Disable Rx interrupts */
1494 temp = smsc911x_reg_read(pdata, INT_EN);
1495 temp &= (~INT_EN_RSFL_EN_);
1496 smsc911x_reg_write(pdata, INT_EN, temp);
1497 /* Schedule a NAPI poll */
36f8b923 1498 __netif_rx_schedule(&pdata->napi);
fd9abb3d
SG		 1499 } else {
1500 SMSC_WARNING(RX_ERR,
1501 "netif_rx_schedule_prep failed");
1502 }
1503 serviced = IRQ_HANDLED;
1504 }
1505
1506 return serviced;
1507}
1508
1509#ifdef CONFIG_NET_POLL_CONTROLLER
1757ab2f 1510static void smsc911x_poll_controller(struct net_device *dev)
fd9abb3d
SG		 1511{
1512 disable_irq(dev->irq);
1513 smsc911x_irqhandler(0, dev);
1514 enable_irq(dev->irq);
1515}
1516#endif /* CONFIG_NET_POLL_CONTROLLER */
1517
1518/* Standard ioctls for mii-tool */
1519static int smsc911x_do_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1520{
1521 struct smsc911x_data *pdata = netdev_priv(dev);
1522
1523 if (!netif_running(dev) || !pdata->phy_dev)
1524 return -EINVAL;
1525
1526 return phy_mii_ioctl(pdata->phy_dev, if_mii(ifr), cmd);
1527}
1528
1529static int
1530smsc911x_ethtool_getsettings(struct net_device *dev, struct ethtool_cmd *cmd)
1531{
1532 struct smsc911x_data *pdata = netdev_priv(dev);
1533
1534 cmd->maxtxpkt = 1;
1535 cmd->maxrxpkt = 1;
1536 return phy_ethtool_gset(pdata->phy_dev, cmd);
1537}
1538
1539static int
1540smsc911x_ethtool_setsettings(struct net_device *dev, struct ethtool_cmd *cmd)
1541{
1542 struct smsc911x_data *pdata = netdev_priv(dev);
1543
1544 return phy_ethtool_sset(pdata->phy_dev, cmd);
1545}
1546
1547static void smsc911x_ethtool_getdrvinfo(struct net_device *dev,
1548 struct ethtool_drvinfo *info)
1549{
1550 strlcpy(info->driver, SMSC_CHIPNAME, sizeof(info->driver));
1551 strlcpy(info->version, SMSC_DRV_VERSION, sizeof(info->version));
1552 strlcpy(info->bus_info, dev->dev.parent->bus_id,
1553 sizeof(info->bus_info));
1554}
1555
1556static int smsc911x_ethtool_nwayreset(struct net_device *dev)
1557{
1558 struct smsc911x_data *pdata = netdev_priv(dev);
1559
1560 return phy_start_aneg(pdata->phy_dev);
1561}
1562
1563static u32 smsc911x_ethtool_getmsglevel(struct net_device *dev)
1564{
1565 struct smsc911x_data *pdata = netdev_priv(dev);
1566 return pdata->msg_enable;
1567}
1568
1569static void smsc911x_ethtool_setmsglevel(struct net_device *dev, u32 level)
1570{
1571 struct smsc911x_data *pdata = netdev_priv(dev);
1572 pdata->msg_enable = level;
1573}
1574
1575static int smsc911x_ethtool_getregslen(struct net_device *dev)
1576{
1577 return (((E2P_DATA - ID_REV) / 4 + 1) + (WUCSR - MAC_CR) + 1 + 32) *
1578 sizeof(u32);
1579}
1580
1581static void
1582smsc911x_ethtool_getregs(struct net_device *dev, struct ethtool_regs *regs,
1583 void *buf)
1584{
1585 struct smsc911x_data *pdata = netdev_priv(dev);
1586 struct phy_device *phy_dev = pdata->phy_dev;
1587 unsigned long flags;
1588 unsigned int i;
1589 unsigned int j = 0;
1590 u32 *data = buf;
1591
1592 regs->version = pdata->idrev;
1593 for (i = ID_REV; i <= E2P_DATA; i += (sizeof(u32)))
1594 data[j++] = smsc911x_reg_read(pdata, i);
1595
1596 for (i = MAC_CR; i <= WUCSR; i++) {
1597 spin_lock_irqsave(&pdata->mac_lock, flags);
1598 data[j++] = smsc911x_mac_read(pdata, i);
1599 spin_unlock_irqrestore(&pdata->mac_lock, flags);
1600 }
1601
1602 for (i = 0; i <= 31; i++)
1603 data[j++] = smsc911x_mii_read(phy_dev->bus, phy_dev->addr, i);
1604}
1605
1606static void smsc911x_eeprom_enable_access(struct smsc911x_data *pdata)
1607{
1608 unsigned int temp = smsc911x_reg_read(pdata, GPIO_CFG);
1609 temp &= ~GPIO_CFG_EEPR_EN_;
1610 smsc911x_reg_write(pdata, GPIO_CFG, temp);
1611 msleep(1);
1612}
1613
1614static int smsc911x_eeprom_send_cmd(struct smsc911x_data *pdata, u32 op)
1615{
1616 int timeout = 100;
1617 u32 e2cmd;
1618
1619 SMSC_TRACE(DRV, "op 0x%08x", op);
1620 if (smsc911x_reg_read(pdata, E2P_CMD) & E2P_CMD_EPC_BUSY_) {
1621 SMSC_WARNING(DRV, "Busy at start");
1622 return -EBUSY;
1623 }
1624
1625 e2cmd = op | E2P_CMD_EPC_BUSY_;
1626 smsc911x_reg_write(pdata, E2P_CMD, e2cmd);
1627
1628 do {
1629 msleep(1);
1630 e2cmd = smsc911x_reg_read(pdata, E2P_CMD);
2cf0dbed 1631 } while ((e2cmd & E2P_CMD_EPC_BUSY_) && (--timeout));
fd9abb3d
SG		 1632
1633 if (!timeout) {
1634 SMSC_TRACE(DRV, "TIMED OUT");
1635 return -EAGAIN;
1636 }
1637
1638 if (e2cmd & E2P_CMD_EPC_TIMEOUT_) {
1639 SMSC_TRACE(DRV, "Error occured during eeprom operation");
1640 return -EINVAL;
1641 }
1642
1643 return 0;
1644}
1645
1646static int smsc911x_eeprom_read_location(struct smsc911x_data *pdata,
1647 u8 address, u8 *data)
1648{
1649 u32 op = E2P_CMD_EPC_CMD_READ_ | address;
1650 int ret;
1651
1652 SMSC_TRACE(DRV, "address 0x%x", address);
1653 ret = smsc911x_eeprom_send_cmd(pdata, op);
1654
1655 if (!ret)
1656 data[address] = smsc911x_reg_read(pdata, E2P_DATA);
1657
1658 return ret;
1659}
1660
1661static int smsc911x_eeprom_write_location(struct smsc911x_data *pdata,
1662 u8 address, u8 data)
1663{
1664 u32 op = E2P_CMD_EPC_CMD_ERASE_ | address;
1665 int ret;
1666
1667 SMSC_TRACE(DRV, "address 0x%x, data 0x%x", address, data);
1668 ret = smsc911x_eeprom_send_cmd(pdata, op);
1669
1670 if (!ret) {
1671 op = E2P_CMD_EPC_CMD_WRITE_ | address;
1672 smsc911x_reg_write(pdata, E2P_DATA, (u32)data);
1673 ret = smsc911x_eeprom_send_cmd(pdata, op);
1674 }
1675
1676 return ret;
1677}
1678
1679static int smsc911x_ethtool_get_eeprom_len(struct net_device *dev)
1680{
1681 return SMSC911X_EEPROM_SIZE;
1682}
1683
1684static int smsc911x_ethtool_get_eeprom(struct net_device *dev,
1685 struct ethtool_eeprom *eeprom, u8 *data)
1686{
1687 struct smsc911x_data *pdata = netdev_priv(dev);
1688 u8 eeprom_data[SMSC911X_EEPROM_SIZE];
1689 int len;
1690 int i;
1691
1692 smsc911x_eeprom_enable_access(pdata);
1693
1694 len = min(eeprom->len, SMSC911X_EEPROM_SIZE);
1695 for (i = 0; i < len; i++) {
1696 int ret = smsc911x_eeprom_read_location(pdata, i, eeprom_data);
1697 if (ret < 0) {
1698 eeprom->len = 0;
1699 return ret;
1700 }
1701 }
1702
1703 memcpy(data, &eeprom_data[eeprom->offset], len);
1704 eeprom->len = len;
1705 return 0;
1706}
1707
1708static int smsc911x_ethtool_set_eeprom(struct net_device *dev,
1709 struct ethtool_eeprom *eeprom, u8 *data)
1710{
1711 int ret;
1712 struct smsc911x_data *pdata = netdev_priv(dev);
1713
1714 smsc911x_eeprom_enable_access(pdata);
1715 smsc911x_eeprom_send_cmd(pdata, E2P_CMD_EPC_CMD_EWEN_);
1716 ret = smsc911x_eeprom_write_location(pdata, eeprom->offset, *data);
1717 smsc911x_eeprom_send_cmd(pdata, E2P_CMD_EPC_CMD_EWDS_);
1718
1719 /* Single byte write, according to man page */
1720 eeprom->len = 1;
1721
1722 return ret;
1723}
1724
cb5b04fe 1725static const struct ethtool_ops smsc911x_ethtool_ops = {
fd9abb3d
SG		 1726 .get_settings = smsc911x_ethtool_getsettings,
1727 .set_settings = smsc911x_ethtool_setsettings,
1728 .get_link = ethtool_op_get_link,
1729 .get_drvinfo = smsc911x_ethtool_getdrvinfo,
1730 .nway_reset = smsc911x_ethtool_nwayreset,
1731 .get_msglevel = smsc911x_ethtool_getmsglevel,
1732 .set_msglevel = smsc911x_ethtool_setmsglevel,
1733 .get_regs_len = smsc911x_ethtool_getregslen,
1734 .get_regs = smsc911x_ethtool_getregs,
1735 .get_eeprom_len = smsc911x_ethtool_get_eeprom_len,
1736 .get_eeprom = smsc911x_ethtool_get_eeprom,
1737 .set_eeprom = smsc911x_ethtool_set_eeprom,
1738};
1739
631b7568
SG		 1740static const struct net_device_ops smsc911x_netdev_ops = {
1741 .ndo_open = smsc911x_open,
1742 .ndo_stop = smsc911x_stop,
1743 .ndo_start_xmit = smsc911x_hard_start_xmit,
1744 .ndo_get_stats = smsc911x_get_stats,
1745 .ndo_set_multicast_list = smsc911x_set_multicast_list,
1746 .ndo_do_ioctl = smsc911x_do_ioctl,
1747 .ndo_validate_addr = eth_validate_addr,
fe96aaa1 1748 .ndo_set_mac_address = eth_mac_addr,
631b7568
SG		 1749#ifdef CONFIG_NET_POLL_CONTROLLER
1750 .ndo_poll_controller = smsc911x_poll_controller,
1751#endif
1752};
1753
fd9abb3d
SG		 1754/* Initializing private device structures, only called from probe */
1755static int __devinit smsc911x_init(struct net_device *dev)
1756{
1757 struct smsc911x_data *pdata = netdev_priv(dev);
1758 unsigned int byte_test;
1759
1760 SMSC_TRACE(PROBE, "Driver Parameters:");
1761 SMSC_TRACE(PROBE, "LAN base: 0x%08lX",
1762 (unsigned long)pdata->ioaddr);
1763 SMSC_TRACE(PROBE, "IRQ: %d", dev->irq);
1764 SMSC_TRACE(PROBE, "PHY will be autodetected.");
1765
fd9abb3d 1766 spin_lock_init(&pdata->dev_lock);
fd9abb3d
SG		 1767
1768 if (pdata->ioaddr == 0) {
1769 SMSC_WARNING(PROBE, "pdata->ioaddr: 0x00000000");
1770 return -ENODEV;
1771 }
1772
1773 /* Check byte ordering */
1774 byte_test = smsc911x_reg_read(pdata, BYTE_TEST);
1775 SMSC_TRACE(PROBE, "BYTE_TEST: 0x%08X", byte_test);
1776 if (byte_test == 0x43218765) {
1777 SMSC_TRACE(PROBE, "BYTE_TEST looks swapped, "
1778 "applying WORD_SWAP");
1779 smsc911x_reg_write(pdata, WORD_SWAP, 0xffffffff);
1780
1781 /* 1 dummy read of BYTE_TEST is needed after a write to
1782 * WORD_SWAP before its contents are valid */
1783 byte_test = smsc911x_reg_read(pdata, BYTE_TEST);
1784
1785 byte_test = smsc911x_reg_read(pdata, BYTE_TEST);
1786 }
1787
1788 if (byte_test != 0x87654321) {
1789 SMSC_WARNING(DRV, "BYTE_TEST: 0x%08X", byte_test);
1790 if (((byte_test >> 16) & 0xFFFF) == (byte_test & 0xFFFF)) {
1791 SMSC_WARNING(PROBE,
1792 "top 16 bits equal to bottom 16 bits");
1793 SMSC_TRACE(PROBE, "This may mean the chip is set "
1794 "for 32 bit while the bus is reading 16 bit");
1795 }
1796 return -ENODEV;
1797 }
1798
1799 /* Default generation to zero (all workarounds apply) */
1800 pdata->generation = 0;
1801
1802 pdata->idrev = smsc911x_reg_read(pdata, ID_REV);
1803 switch (pdata->idrev & 0xFFFF0000) {
1804 case 0x01180000:
1805 case 0x01170000:
1806 case 0x01160000:
1807 case 0x01150000:
1808 /* LAN911[5678] family */
1809 pdata->generation = pdata->idrev & 0x0000FFFF;
1810 break;
1811
1812 case 0x118A0000:
1813 case 0x117A0000:
1814 case 0x116A0000:
1815 case 0x115A0000:
1816 /* LAN921[5678] family */
1817 pdata->generation = 3;
1818 break;
1819
1820 case 0x92100000:
1821 case 0x92110000:
1822 case 0x92200000:
1823 case 0x92210000:
1824 /* LAN9210/LAN9211/LAN9220/LAN9221 */
1825 pdata->generation = 4;
1826 break;
1827
1828 default:
1829 SMSC_WARNING(PROBE, "LAN911x not identified, idrev: 0x%08X",
1830 pdata->idrev);
1831 return -ENODEV;
1832 }
1833
1834 SMSC_TRACE(PROBE, "LAN911x identified, idrev: 0x%08X, generation: %d",
1835 pdata->idrev, pdata->generation);
1836
1837 if (pdata->generation == 0)
1838 SMSC_WARNING(PROBE,
1839 "This driver is not intended for this chip revision");
1840
1841 /* Reset the LAN911x */
1842 if (smsc911x_soft_reset(pdata))
1843 return -ENODEV;
1844
1845 /* Disable all interrupt sources until we bring the device up */
1846 smsc911x_reg_write(pdata, INT_EN, 0);
1847
1848 ether_setup(dev);
fd9abb3d 1849 dev->flags |= IFF_MULTICAST;
fd9abb3d 1850 netif_napi_add(dev, &pdata->napi, smsc911x_poll, SMSC_NAPI_WEIGHT);
631b7568 1851 dev->netdev_ops = &smsc911x_netdev_ops;
fd9abb3d
SG		 1852 dev->ethtool_ops = &smsc911x_ethtool_ops;
1853
fd9abb3d
SG		 1854 return 0;
1855}
1856
1857static int __devexit smsc911x_drv_remove(struct platform_device *pdev)
1858{
1859 struct net_device *dev;
1860 struct smsc911x_data *pdata;
1861 struct resource *res;
1862
1863 dev = platform_get_drvdata(pdev);
1864 BUG_ON(!dev);
1865 pdata = netdev_priv(dev);
1866 BUG_ON(!pdata);
1867 BUG_ON(!pdata->ioaddr);
1868 BUG_ON(!pdata->phy_dev);
1869
1870 SMSC_TRACE(IFDOWN, "Stopping driver.");
1871
1872 phy_disconnect(pdata->phy_dev);
1873 pdata->phy_dev = NULL;
1874 mdiobus_unregister(pdata->mii_bus);
1875 mdiobus_free(pdata->mii_bus);
1876
1877 platform_set_drvdata(pdev, NULL);
1878 unregister_netdev(dev);
1879 free_irq(dev->irq, dev);
1880 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
1881 "smsc911x-memory");
1882 if (!res)
d4522739 1883 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
fd9abb3d
SG		 1884
1885 release_mem_region(res->start, res->end - res->start);
1886
1887 iounmap(pdata->ioaddr);
1888
1889 free_netdev(dev);
1890
1891 return 0;
1892}
1893
1894static int __devinit smsc911x_drv_probe(struct platform_device *pdev)
1895{
1896 struct net_device *dev;
1897 struct smsc911x_data *pdata;
2107fb8b 1898 struct smsc911x_platform_config *config = pdev->dev.platform_data;
fd9abb3d
SG		 1899 struct resource *res;
1900 unsigned int intcfg = 0;
1901 int res_size;
1902 int retval;
1903 DECLARE_MAC_BUF(mac);
1904
1905 pr_info("%s: Driver version %s.\n", SMSC_CHIPNAME, SMSC_DRV_VERSION);
1906
2107fb8b
SG		 1907 /* platform data specifies irq & dynamic bus configuration */
1908 if (!pdev->dev.platform_data) {
1909 pr_warning("%s: platform_data not provided\n", SMSC_CHIPNAME);
1910 retval = -ENODEV;
1911 goto out_0;
1912 }
1913
fd9abb3d
SG		 1914 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
1915 "smsc911x-memory");
1916 if (!res)
1917 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1918 if (!res) {
1919 pr_warning("%s: Could not allocate resource.\n",
1920 SMSC_CHIPNAME);
1921 retval = -ENODEV;
1922 goto out_0;
1923 }
1924 res_size = res->end - res->start;
1925
1926 if (!request_mem_region(res->start, res_size, SMSC_CHIPNAME)) {
1927 retval = -EBUSY;
1928 goto out_0;
1929 }
1930
1931 dev = alloc_etherdev(sizeof(struct smsc911x_data));
1932 if (!dev) {
1933 pr_warning("%s: Could not allocate device.\n", SMSC_CHIPNAME);
1934 retval = -ENOMEM;
1935 goto out_release_io_1;
1936 }
1937
1938 SET_NETDEV_DEV(dev, &pdev->dev);
1939
1940 pdata = netdev_priv(dev);
1941
1942 dev->irq = platform_get_irq(pdev, 0);
1943 pdata->ioaddr = ioremap_nocache(res->start, res_size);
1944
2107fb8b
SG		 1945 /* copy config parameters across to pdata */
1946 memcpy(&pdata->config, config, sizeof(pdata->config));
fd9abb3d
SG		 1947
1948 pdata->dev = dev;
1949 pdata->msg_enable = ((1 << debug) - 1);
1950
1951 if (pdata->ioaddr == NULL) {
1952 SMSC_WARNING(PROBE,
1953 "Error smsc911x base address invalid");
1954 retval = -ENOMEM;
1955 goto out_free_netdev_2;
1956 }
1957
1958 retval = smsc911x_init(dev);
1959 if (retval < 0)
1960 goto out_unmap_io_3;
1961
1962 /* configure irq polarity and type before connecting isr */
2107fb8b 1963 if (pdata->config.irq_polarity == SMSC911X_IRQ_POLARITY_ACTIVE_HIGH)
fd9abb3d
SG		 1964 intcfg |= INT_CFG_IRQ_POL_;
1965
2107fb8b 1966 if (pdata->config.irq_type == SMSC911X_IRQ_TYPE_PUSH_PULL)
fd9abb3d
SG		 1967 intcfg |= INT_CFG_IRQ_TYPE_;
1968
1969 smsc911x_reg_write(pdata, INT_CFG, intcfg);
1970
1971 /* Ensure interrupts are globally disabled before connecting ISR */
1972 smsc911x_reg_write(pdata, INT_EN, 0);
1973 smsc911x_reg_write(pdata, INT_STS, 0xFFFFFFFF);
1974
1975 retval = request_irq(dev->irq, smsc911x_irqhandler, IRQF_DISABLED,
08168f71 1976 dev->name, dev);
fd9abb3d
SG		 1977 if (retval) {
1978 SMSC_WARNING(PROBE,
1979 "Unable to claim requested irq: %d", dev->irq);
1980 goto out_unmap_io_3;
1981 }
1982
1983 platform_set_drvdata(pdev, dev);
1984
1985 retval = register_netdev(dev);
1986 if (retval) {
1987 SMSC_WARNING(PROBE,
1988 "Error %i registering device", retval);
1989 goto out_unset_drvdata_4;
1990 } else {
1991 SMSC_TRACE(PROBE, "Network interface: \"%s\"", dev->name);
1992 }
1993
1994 spin_lock_init(&pdata->mac_lock);
1995
1996 retval = smsc911x_mii_init(pdev, dev);
1997 if (retval) {
1998 SMSC_WARNING(PROBE,
1999 "Error %i initialising mii", retval);
2000 goto out_unregister_netdev_5;
2001 }
2002
2003 spin_lock_irq(&pdata->mac_lock);
2004
2005 /* Check if mac address has been specified when bringing interface up */
2006 if (is_valid_ether_addr(dev->dev_addr)) {
2007 smsc911x_set_mac_address(pdata, dev->dev_addr);
2008 SMSC_TRACE(PROBE, "MAC Address is specified by configuration");
2009 } else {
2010 /* Try reading mac address from device. if EEPROM is present
2011 * it will already have been set */
2012 u32 mac_high16 = smsc911x_mac_read(pdata, ADDRH);
2013 u32 mac_low32 = smsc911x_mac_read(pdata, ADDRL);
2014 dev->dev_addr[0] = (u8)(mac_low32);
2015 dev->dev_addr[1] = (u8)(mac_low32 >> 8);
2016 dev->dev_addr[2] = (u8)(mac_low32 >> 16);
2017 dev->dev_addr[3] = (u8)(mac_low32 >> 24);
2018 dev->dev_addr[4] = (u8)(mac_high16);
2019 dev->dev_addr[5] = (u8)(mac_high16 >> 8);
2020
2021 if (is_valid_ether_addr(dev->dev_addr)) {
2022 /* eeprom values are valid so use them */
2023 SMSC_TRACE(PROBE,
2024 "Mac Address is read from LAN911x EEPROM");
2025 } else {
2026 /* eeprom values are invalid, generate random MAC */
2027 random_ether_addr(dev->dev_addr);
2028 smsc911x_set_mac_address(pdata, dev->dev_addr);
2029 SMSC_TRACE(PROBE,
2030 "MAC Address is set to random_ether_addr");
2031 }
2032 }
2033
2034 spin_unlock_irq(&pdata->mac_lock);
2035
2036 dev_info(&dev->dev, "MAC Address: %s\n",
2037 print_mac(mac, dev->dev_addr));
2038
2039 return 0;
2040
2041out_unregister_netdev_5:
2042 unregister_netdev(dev);
2043out_unset_drvdata_4:
2044 platform_set_drvdata(pdev, NULL);
2045 free_irq(dev->irq, dev);
2046out_unmap_io_3:
2047 iounmap(pdata->ioaddr);
2048out_free_netdev_2:
2049 free_netdev(dev);
2050out_release_io_1:
2051 release_mem_region(res->start, res->end - res->start);
2052out_0:
2053 return retval;
2054}
2055
2056static struct platform_driver smsc911x_driver = {
2057 .probe = smsc911x_drv_probe,
2058 .remove = smsc911x_drv_remove,
2059 .driver = {
2060 .name = SMSC_CHIPNAME,
2061 },
2062};
2063
2064/* Entry point for loading the module */
2065static int __init smsc911x_init_module(void)
2066{
2067 return platform_driver_register(&smsc911x_driver);
2068}
2069
2070/* entry point for unloading the module */
2071static void __exit smsc911x_cleanup_module(void)
2072{
2073 platform_driver_unregister(&smsc911x_driver);
2074}
2075
2076module_init(smsc911x_init_module);
2077module_exit(smsc911x_cleanup_module);
Ubuntu Jammy Linux kernel mirror