]>
Commit | Line | Data |
---|---|---|
4689ced9 PC |
1 | /* |
2 | This program is free software; you can redistribute it and/or | |
3 | modify it under the terms of the GNU General Public License | |
4 | as published by the Free Software Foundation; either version 2 | |
5 | of the License, or (at your option) any later version. | |
6 | ||
7 | This program is distributed in the hope that it will be useful, | |
8 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
9 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
10 | GNU General Public License for more details. | |
11 | ||
f3b197ac | 12 | |
4689ced9 PC |
13 | */ |
14 | ||
15 | #define DRV_NAME "uli526x" | |
16 | #define DRV_VERSION "0.9.3" | |
17 | #define DRV_RELDATE "2005-7-29" | |
18 | ||
19 | #include <linux/module.h> | |
20 | ||
21 | #include <linux/kernel.h> | |
22 | #include <linux/string.h> | |
23 | #include <linux/timer.h> | |
4689ced9 PC |
24 | #include <linux/errno.h> |
25 | #include <linux/ioport.h> | |
26 | #include <linux/slab.h> | |
27 | #include <linux/interrupt.h> | |
28 | #include <linux/pci.h> | |
29 | #include <linux/init.h> | |
30 | #include <linux/netdevice.h> | |
31 | #include <linux/etherdevice.h> | |
32 | #include <linux/ethtool.h> | |
33 | #include <linux/skbuff.h> | |
34 | #include <linux/delay.h> | |
35 | #include <linux/spinlock.h> | |
6cafa99f | 36 | #include <linux/dma-mapping.h> |
4689ced9 PC |
37 | |
38 | #include <asm/processor.h> | |
39 | #include <asm/bitops.h> | |
40 | #include <asm/io.h> | |
41 | #include <asm/dma.h> | |
42 | #include <asm/uaccess.h> | |
43 | ||
44 | ||
45 | /* Board/System/Debug information/definition ---------------- */ | |
46 | #define PCI_ULI5261_ID 0x526110B9 /* ULi M5261 ID*/ | |
47 | #define PCI_ULI5263_ID 0x526310B9 /* ULi M5263 ID*/ | |
48 | ||
49 | #define ULI526X_IO_SIZE 0x100 | |
50 | #define TX_DESC_CNT 0x20 /* Allocated Tx descriptors */ | |
51 | #define RX_DESC_CNT 0x30 /* Allocated Rx descriptors */ | |
52 | #define TX_FREE_DESC_CNT (TX_DESC_CNT - 2) /* Max TX packet count */ | |
53 | #define TX_WAKE_DESC_CNT (TX_DESC_CNT - 3) /* TX wakeup count */ | |
54 | #define DESC_ALL_CNT (TX_DESC_CNT + RX_DESC_CNT) | |
55 | #define TX_BUF_ALLOC 0x600 | |
56 | #define RX_ALLOC_SIZE 0x620 | |
57 | #define ULI526X_RESET 1 | |
58 | #define CR0_DEFAULT 0 | |
945a7876 | 59 | #define CR6_DEFAULT 0x22200000 |
4689ced9 PC |
60 | #define CR7_DEFAULT 0x180c1 |
61 | #define CR15_DEFAULT 0x06 /* TxJabber RxWatchdog */ | |
62 | #define TDES0_ERR_MASK 0x4302 /* TXJT, LC, EC, FUE */ | |
63 | #define MAX_PACKET_SIZE 1514 | |
64 | #define ULI5261_MAX_MULTICAST 14 | |
65 | #define RX_COPY_SIZE 100 | |
66 | #define MAX_CHECK_PACKET 0x8000 | |
67 | ||
68 | #define ULI526X_10MHF 0 | |
69 | #define ULI526X_100MHF 1 | |
70 | #define ULI526X_10MFD 4 | |
71 | #define ULI526X_100MFD 5 | |
72 | #define ULI526X_AUTO 8 | |
73 | ||
74 | #define ULI526X_TXTH_72 0x400000 /* TX TH 72 byte */ | |
75 | #define ULI526X_TXTH_96 0x404000 /* TX TH 96 byte */ | |
76 | #define ULI526X_TXTH_128 0x0000 /* TX TH 128 byte */ | |
77 | #define ULI526X_TXTH_256 0x4000 /* TX TH 256 byte */ | |
78 | #define ULI526X_TXTH_512 0x8000 /* TX TH 512 byte */ | |
79 | #define ULI526X_TXTH_1K 0xC000 /* TX TH 1K byte */ | |
80 | ||
81 | #define ULI526X_TIMER_WUT (jiffies + HZ * 1)/* timer wakeup time : 1 second */ | |
82 | #define ULI526X_TX_TIMEOUT ((16*HZ)/2) /* tx packet time-out time 8 s" */ | |
83 | #define ULI526X_TX_KICK (4*HZ/2) /* tx packet Kick-out time 2 s" */ | |
84 | ||
85 | #define ULI526X_DBUG(dbug_now, msg, value) if (uli526x_debug || (dbug_now)) printk(KERN_ERR DRV_NAME ": %s %lx\n", (msg), (long) (value)) | |
86 | ||
87 | #define SHOW_MEDIA_TYPE(mode) printk(KERN_ERR DRV_NAME ": Change Speed to %sMhz %s duplex\n",mode & 1 ?"100":"10", mode & 4 ? "full":"half"); | |
88 | ||
89 | ||
90 | /* CR9 definition: SROM/MII */ | |
91 | #define CR9_SROM_READ 0x4800 | |
92 | #define CR9_SRCS 0x1 | |
93 | #define CR9_SRCLK 0x2 | |
94 | #define CR9_CRDOUT 0x8 | |
95 | #define SROM_DATA_0 0x0 | |
96 | #define SROM_DATA_1 0x4 | |
97 | #define PHY_DATA_1 0x20000 | |
98 | #define PHY_DATA_0 0x00000 | |
99 | #define MDCLKH 0x10000 | |
100 | ||
101 | #define PHY_POWER_DOWN 0x800 | |
102 | ||
103 | #define SROM_V41_CODE 0x14 | |
104 | ||
945a7876 PC |
105 | #define SROM_CLK_WRITE(data, ioaddr) \ |
106 | outl(data|CR9_SROM_READ|CR9_SRCS,ioaddr); \ | |
107 | udelay(5); \ | |
108 | outl(data|CR9_SROM_READ|CR9_SRCS|CR9_SRCLK,ioaddr); \ | |
109 | udelay(5); \ | |
110 | outl(data|CR9_SROM_READ|CR9_SRCS,ioaddr); \ | |
111 | udelay(5); | |
4689ced9 PC |
112 | |
113 | /* Structure/enum declaration ------------------------------- */ | |
114 | struct tx_desc { | |
115 | u32 tdes0, tdes1, tdes2, tdes3; /* Data for the card */ | |
116 | char *tx_buf_ptr; /* Data for us */ | |
117 | struct tx_desc *next_tx_desc; | |
118 | } __attribute__(( aligned(32) )); | |
119 | ||
120 | struct rx_desc { | |
121 | u32 rdes0, rdes1, rdes2, rdes3; /* Data for the card */ | |
122 | struct sk_buff *rx_skb_ptr; /* Data for us */ | |
123 | struct rx_desc *next_rx_desc; | |
124 | } __attribute__(( aligned(32) )); | |
125 | ||
126 | struct uli526x_board_info { | |
127 | u32 chip_id; /* Chip vendor/Device ID */ | |
945a7876 | 128 | struct net_device *next_dev; /* next device */ |
4689ced9 PC |
129 | struct pci_dev *pdev; /* PCI device */ |
130 | spinlock_t lock; | |
131 | ||
132 | long ioaddr; /* I/O base address */ | |
133 | u32 cr0_data; | |
134 | u32 cr5_data; | |
135 | u32 cr6_data; | |
136 | u32 cr7_data; | |
137 | u32 cr15_data; | |
138 | ||
139 | /* pointer for memory physical address */ | |
140 | dma_addr_t buf_pool_dma_ptr; /* Tx buffer pool memory */ | |
141 | dma_addr_t buf_pool_dma_start; /* Tx buffer pool align dword */ | |
142 | dma_addr_t desc_pool_dma_ptr; /* descriptor pool memory */ | |
143 | dma_addr_t first_tx_desc_dma; | |
144 | dma_addr_t first_rx_desc_dma; | |
145 | ||
146 | /* descriptor pointer */ | |
147 | unsigned char *buf_pool_ptr; /* Tx buffer pool memory */ | |
148 | unsigned char *buf_pool_start; /* Tx buffer pool align dword */ | |
149 | unsigned char *desc_pool_ptr; /* descriptor pool memory */ | |
150 | struct tx_desc *first_tx_desc; | |
151 | struct tx_desc *tx_insert_ptr; | |
152 | struct tx_desc *tx_remove_ptr; | |
153 | struct rx_desc *first_rx_desc; | |
154 | struct rx_desc *rx_insert_ptr; | |
155 | struct rx_desc *rx_ready_ptr; /* packet come pointer */ | |
156 | unsigned long tx_packet_cnt; /* transmitted packet count */ | |
157 | unsigned long rx_avail_cnt; /* available rx descriptor count */ | |
158 | unsigned long interval_rx_cnt; /* rx packet count a callback time */ | |
159 | ||
160 | u16 dbug_cnt; | |
161 | u16 NIC_capability; /* NIC media capability */ | |
162 | u16 PHY_reg4; /* Saved Phyxcer register 4 value */ | |
163 | ||
164 | u8 media_mode; /* user specify media mode */ | |
165 | u8 op_mode; /* real work media mode */ | |
166 | u8 phy_addr; | |
167 | u8 link_failed; /* Ever link failed */ | |
168 | u8 wait_reset; /* Hardware failed, need to reset */ | |
169 | struct timer_list timer; | |
170 | ||
171 | /* System defined statistic counter */ | |
172 | struct net_device_stats stats; | |
173 | ||
174 | /* Driver defined statistic counter */ | |
175 | unsigned long tx_fifo_underrun; | |
176 | unsigned long tx_loss_carrier; | |
177 | unsigned long tx_no_carrier; | |
178 | unsigned long tx_late_collision; | |
179 | unsigned long tx_excessive_collision; | |
180 | unsigned long tx_jabber_timeout; | |
181 | unsigned long reset_count; | |
182 | unsigned long reset_cr8; | |
183 | unsigned long reset_fatal; | |
184 | unsigned long reset_TXtimeout; | |
185 | ||
186 | /* NIC SROM data */ | |
187 | unsigned char srom[128]; | |
f3b197ac | 188 | u8 init; |
4689ced9 PC |
189 | }; |
190 | ||
191 | enum uli526x_offsets { | |
192 | DCR0 = 0x00, DCR1 = 0x08, DCR2 = 0x10, DCR3 = 0x18, DCR4 = 0x20, | |
193 | DCR5 = 0x28, DCR6 = 0x30, DCR7 = 0x38, DCR8 = 0x40, DCR9 = 0x48, | |
194 | DCR10 = 0x50, DCR11 = 0x58, DCR12 = 0x60, DCR13 = 0x68, DCR14 = 0x70, | |
195 | DCR15 = 0x78 | |
196 | }; | |
197 | ||
198 | enum uli526x_CR6_bits { | |
199 | CR6_RXSC = 0x2, CR6_PBF = 0x8, CR6_PM = 0x40, CR6_PAM = 0x80, | |
200 | CR6_FDM = 0x200, CR6_TXSC = 0x2000, CR6_STI = 0x100000, | |
201 | CR6_SFT = 0x200000, CR6_RXA = 0x40000000, CR6_NO_PURGE = 0x20000000 | |
202 | }; | |
203 | ||
204 | /* Global variable declaration ----------------------------- */ | |
205 | static int __devinitdata printed_version; | |
206 | static char version[] __devinitdata = | |
207 | KERN_INFO DRV_NAME ": ULi M5261/M5263 net driver, version " | |
208 | DRV_VERSION " (" DRV_RELDATE ")\n"; | |
209 | ||
210 | static int uli526x_debug; | |
211 | static unsigned char uli526x_media_mode = ULI526X_AUTO; | |
212 | static u32 uli526x_cr6_user_set; | |
213 | ||
214 | /* For module input parameter */ | |
215 | static int debug; | |
216 | static u32 cr6set; | |
99bb2579 | 217 | static int mode = 8; |
4689ced9 PC |
218 | |
219 | /* function declaration ------------------------------------- */ | |
945a7876 PC |
220 | static int uli526x_open(struct net_device *); |
221 | static int uli526x_start_xmit(struct sk_buff *, struct net_device *); | |
222 | static int uli526x_stop(struct net_device *); | |
223 | static struct net_device_stats * uli526x_get_stats(struct net_device *); | |
224 | static void uli526x_set_filter_mode(struct net_device *); | |
7282d491 | 225 | static const struct ethtool_ops netdev_ethtool_ops; |
945a7876 | 226 | static u16 read_srom_word(long, int); |
7d12e780 | 227 | static irqreturn_t uli526x_interrupt(int, void *); |
4689ced9 PC |
228 | static void uli526x_descriptor_init(struct uli526x_board_info *, unsigned long); |
229 | static void allocate_rx_buffer(struct uli526x_board_info *); | |
230 | static void update_cr6(u32, unsigned long); | |
945a7876 | 231 | static void send_filter_frame(struct net_device *, int); |
4689ced9 PC |
232 | static u16 phy_read(unsigned long, u8, u8, u32); |
233 | static u16 phy_readby_cr10(unsigned long, u8, u8); | |
234 | static void phy_write(unsigned long, u8, u8, u16, u32); | |
235 | static void phy_writeby_cr10(unsigned long, u8, u8, u16); | |
236 | static void phy_write_1bit(unsigned long, u32, u32); | |
237 | static u16 phy_read_1bit(unsigned long, u32); | |
238 | static u8 uli526x_sense_speed(struct uli526x_board_info *); | |
239 | static void uli526x_process_mode(struct uli526x_board_info *); | |
240 | static void uli526x_timer(unsigned long); | |
945a7876 PC |
241 | static void uli526x_rx_packet(struct net_device *, struct uli526x_board_info *); |
242 | static void uli526x_free_tx_pkt(struct net_device *, struct uli526x_board_info *); | |
4689ced9 | 243 | static void uli526x_reuse_skb(struct uli526x_board_info *, struct sk_buff *); |
945a7876 | 244 | static void uli526x_dynamic_reset(struct net_device *); |
4689ced9 | 245 | static void uli526x_free_rxbuffer(struct uli526x_board_info *); |
945a7876 | 246 | static void uli526x_init(struct net_device *); |
4689ced9 PC |
247 | static void uli526x_set_phyxcer(struct uli526x_board_info *); |
248 | ||
945a7876 | 249 | /* ULI526X network board routine ---------------------------- */ |
4689ced9 PC |
250 | |
251 | /* | |
945a7876 | 252 | * Search ULI526X board, allocate space and register it |
4689ced9 PC |
253 | */ |
254 | ||
255 | static int __devinit uli526x_init_one (struct pci_dev *pdev, | |
256 | const struct pci_device_id *ent) | |
257 | { | |
258 | struct uli526x_board_info *db; /* board information structure */ | |
259 | struct net_device *dev; | |
260 | int i, err; | |
0795af57 | 261 | DECLARE_MAC_BUF(mac); |
f3b197ac | 262 | |
4689ced9 PC |
263 | ULI526X_DBUG(0, "uli526x_init_one()", 0); |
264 | ||
265 | if (!printed_version++) | |
266 | printk(version); | |
267 | ||
268 | /* Init network device */ | |
269 | dev = alloc_etherdev(sizeof(*db)); | |
270 | if (dev == NULL) | |
271 | return -ENOMEM; | |
4689ced9 PC |
272 | SET_NETDEV_DEV(dev, &pdev->dev); |
273 | ||
945a7876 | 274 | if (pci_set_dma_mask(pdev, DMA_32BIT_MASK)) { |
4689ced9 PC |
275 | printk(KERN_WARNING DRV_NAME ": 32-bit PCI DMA not available.\n"); |
276 | err = -ENODEV; | |
277 | goto err_out_free; | |
278 | } | |
279 | ||
280 | /* Enable Master/IO access, Disable memory access */ | |
281 | err = pci_enable_device(pdev); | |
282 | if (err) | |
283 | goto err_out_free; | |
284 | ||
285 | if (!pci_resource_start(pdev, 0)) { | |
286 | printk(KERN_ERR DRV_NAME ": I/O base is zero\n"); | |
287 | err = -ENODEV; | |
288 | goto err_out_disable; | |
289 | } | |
290 | ||
291 | if (pci_resource_len(pdev, 0) < (ULI526X_IO_SIZE) ) { | |
292 | printk(KERN_ERR DRV_NAME ": Allocated I/O size too small\n"); | |
293 | err = -ENODEV; | |
294 | goto err_out_disable; | |
295 | } | |
296 | ||
297 | if (pci_request_regions(pdev, DRV_NAME)) { | |
298 | printk(KERN_ERR DRV_NAME ": Failed to request PCI regions\n"); | |
299 | err = -ENODEV; | |
300 | goto err_out_disable; | |
301 | } | |
302 | ||
4689ced9 PC |
303 | /* Init system & device */ |
304 | db = netdev_priv(dev); | |
305 | ||
306 | /* Allocate Tx/Rx descriptor memory */ | |
307 | db->desc_pool_ptr = pci_alloc_consistent(pdev, sizeof(struct tx_desc) * DESC_ALL_CNT + 0x20, &db->desc_pool_dma_ptr); | |
945a7876 PC |
308 | if(db->desc_pool_ptr == NULL) |
309 | { | |
310 | err = -ENOMEM; | |
311 | goto err_out_nomem; | |
312 | } | |
4689ced9 | 313 | db->buf_pool_ptr = pci_alloc_consistent(pdev, TX_BUF_ALLOC * TX_DESC_CNT + 4, &db->buf_pool_dma_ptr); |
945a7876 PC |
314 | if(db->buf_pool_ptr == NULL) |
315 | { | |
316 | err = -ENOMEM; | |
317 | goto err_out_nomem; | |
318 | } | |
f3b197ac | 319 | |
4689ced9 PC |
320 | db->first_tx_desc = (struct tx_desc *) db->desc_pool_ptr; |
321 | db->first_tx_desc_dma = db->desc_pool_dma_ptr; | |
322 | db->buf_pool_start = db->buf_pool_ptr; | |
323 | db->buf_pool_dma_start = db->buf_pool_dma_ptr; | |
324 | ||
325 | db->chip_id = ent->driver_data; | |
326 | db->ioaddr = pci_resource_start(pdev, 0); | |
f3b197ac | 327 | |
4689ced9 PC |
328 | db->pdev = pdev; |
329 | db->init = 1; | |
f3b197ac | 330 | |
4689ced9 PC |
331 | dev->base_addr = db->ioaddr; |
332 | dev->irq = pdev->irq; | |
333 | pci_set_drvdata(pdev, dev); | |
f3b197ac | 334 | |
4689ced9 PC |
335 | /* Register some necessary functions */ |
336 | dev->open = &uli526x_open; | |
337 | dev->hard_start_xmit = &uli526x_start_xmit; | |
338 | dev->stop = &uli526x_stop; | |
339 | dev->get_stats = &uli526x_get_stats; | |
340 | dev->set_multicast_list = &uli526x_set_filter_mode; | |
341 | dev->ethtool_ops = &netdev_ethtool_ops; | |
342 | spin_lock_init(&db->lock); | |
343 | ||
f3b197ac | 344 | |
4689ced9 PC |
345 | /* read 64 word srom data */ |
346 | for (i = 0; i < 64; i++) | |
347 | ((u16 *) db->srom)[i] = cpu_to_le16(read_srom_word(db->ioaddr, i)); | |
348 | ||
349 | /* Set Node address */ | |
945a7876 | 350 | if(((u16 *) db->srom)[0] == 0xffff || ((u16 *) db->srom)[0] == 0) /* SROM absent, so read MAC address from ID Table */ |
4689ced9 PC |
351 | { |
352 | outl(0x10000, db->ioaddr + DCR0); //Diagnosis mode | |
353 | outl(0x1c0, db->ioaddr + DCR13); //Reset dianostic pointer port | |
354 | outl(0, db->ioaddr + DCR14); //Clear reset port | |
355 | outl(0x10, db->ioaddr + DCR14); //Reset ID Table pointer | |
356 | outl(0, db->ioaddr + DCR14); //Clear reset port | |
357 | outl(0, db->ioaddr + DCR13); //Clear CR13 | |
358 | outl(0x1b0, db->ioaddr + DCR13); //Select ID Table access port | |
359 | //Read MAC address from CR14 | |
360 | for (i = 0; i < 6; i++) | |
361 | dev->dev_addr[i] = inl(db->ioaddr + DCR14); | |
362 | //Read end | |
363 | outl(0, db->ioaddr + DCR13); //Clear CR13 | |
364 | outl(0, db->ioaddr + DCR0); //Clear CR0 | |
365 | udelay(10); | |
366 | } | |
367 | else /*Exist SROM*/ | |
368 | { | |
369 | for (i = 0; i < 6; i++) | |
370 | dev->dev_addr[i] = db->srom[20 + i]; | |
371 | } | |
372 | err = register_netdev (dev); | |
373 | if (err) | |
374 | goto err_out_res; | |
375 | ||
0795af57 JP |
376 | printk(KERN_INFO "%s: ULi M%04lx at pci%s, %s, irq %d.\n", |
377 | dev->name,ent->driver_data >> 16,pci_name(pdev), | |
378 | print_mac(mac, dev->dev_addr), dev->irq); | |
4689ced9 PC |
379 | |
380 | pci_set_master(pdev); | |
381 | ||
382 | return 0; | |
383 | ||
384 | err_out_res: | |
385 | pci_release_regions(pdev); | |
945a7876 PC |
386 | err_out_nomem: |
387 | if(db->desc_pool_ptr) | |
388 | pci_free_consistent(pdev, sizeof(struct tx_desc) * DESC_ALL_CNT + 0x20, | |
389 | db->desc_pool_ptr, db->desc_pool_dma_ptr); | |
f3b197ac | 390 | |
945a7876 PC |
391 | if(db->buf_pool_ptr != NULL) |
392 | pci_free_consistent(pdev, TX_BUF_ALLOC * TX_DESC_CNT + 4, | |
393 | db->buf_pool_ptr, db->buf_pool_dma_ptr); | |
4689ced9 PC |
394 | err_out_disable: |
395 | pci_disable_device(pdev); | |
396 | err_out_free: | |
397 | pci_set_drvdata(pdev, NULL); | |
398 | free_netdev(dev); | |
399 | ||
400 | return err; | |
401 | } | |
402 | ||
403 | ||
404 | static void __devexit uli526x_remove_one (struct pci_dev *pdev) | |
405 | { | |
406 | struct net_device *dev = pci_get_drvdata(pdev); | |
407 | struct uli526x_board_info *db = netdev_priv(dev); | |
408 | ||
409 | ULI526X_DBUG(0, "uli526x_remove_one()", 0); | |
410 | ||
945a7876 PC |
411 | pci_free_consistent(db->pdev, sizeof(struct tx_desc) * |
412 | DESC_ALL_CNT + 0x20, db->desc_pool_ptr, | |
413 | db->desc_pool_dma_ptr); | |
414 | pci_free_consistent(db->pdev, TX_BUF_ALLOC * TX_DESC_CNT + 4, | |
415 | db->buf_pool_ptr, db->buf_pool_dma_ptr); | |
416 | unregister_netdev(dev); | |
417 | pci_release_regions(pdev); | |
418 | free_netdev(dev); /* free board information */ | |
419 | pci_set_drvdata(pdev, NULL); | |
420 | pci_disable_device(pdev); | |
4689ced9 PC |
421 | ULI526X_DBUG(0, "uli526x_remove_one() exit", 0); |
422 | } | |
423 | ||
424 | ||
425 | /* | |
426 | * Open the interface. | |
945a7876 | 427 | * The interface is opened whenever "ifconfig" activates it. |
4689ced9 PC |
428 | */ |
429 | ||
945a7876 | 430 | static int uli526x_open(struct net_device *dev) |
4689ced9 PC |
431 | { |
432 | int ret; | |
433 | struct uli526x_board_info *db = netdev_priv(dev); | |
f3b197ac | 434 | |
4689ced9 PC |
435 | ULI526X_DBUG(0, "uli526x_open", 0); |
436 | ||
1fb9df5d | 437 | ret = request_irq(dev->irq, &uli526x_interrupt, IRQF_SHARED, dev->name, dev); |
4689ced9 PC |
438 | if (ret) |
439 | return ret; | |
440 | ||
441 | /* system variable init */ | |
442 | db->cr6_data = CR6_DEFAULT | uli526x_cr6_user_set; | |
4689ced9 PC |
443 | db->tx_packet_cnt = 0; |
444 | db->rx_avail_cnt = 0; | |
445 | db->link_failed = 1; | |
446 | netif_carrier_off(dev); | |
447 | db->wait_reset = 0; | |
448 | ||
449 | db->NIC_capability = 0xf; /* All capability*/ | |
450 | db->PHY_reg4 = 0x1e0; | |
451 | ||
452 | /* CR6 operation mode decision */ | |
453 | db->cr6_data |= ULI526X_TXTH_256; | |
454 | db->cr0_data = CR0_DEFAULT; | |
f3b197ac | 455 | |
945a7876 | 456 | /* Initialize ULI526X board */ |
4689ced9 PC |
457 | uli526x_init(dev); |
458 | ||
459 | /* Active System Interface */ | |
460 | netif_wake_queue(dev); | |
461 | ||
462 | /* set and active a timer process */ | |
463 | init_timer(&db->timer); | |
464 | db->timer.expires = ULI526X_TIMER_WUT + HZ * 2; | |
465 | db->timer.data = (unsigned long)dev; | |
466 | db->timer.function = &uli526x_timer; | |
467 | add_timer(&db->timer); | |
468 | ||
469 | return 0; | |
470 | } | |
471 | ||
472 | ||
945a7876 | 473 | /* Initialize ULI526X board |
4689ced9 | 474 | * Reset ULI526X board |
945a7876 | 475 | * Initialize TX/Rx descriptor chain structure |
4689ced9 PC |
476 | * Send the set-up frame |
477 | * Enable Tx/Rx machine | |
478 | */ | |
479 | ||
945a7876 | 480 | static void uli526x_init(struct net_device *dev) |
4689ced9 PC |
481 | { |
482 | struct uli526x_board_info *db = netdev_priv(dev); | |
483 | unsigned long ioaddr = db->ioaddr; | |
484 | u8 phy_tmp; | |
485 | u16 phy_value; | |
486 | u16 phy_reg_reset; | |
487 | ||
488 | ULI526X_DBUG(0, "uli526x_init()", 0); | |
489 | ||
490 | /* Reset M526x MAC controller */ | |
491 | outl(ULI526X_RESET, ioaddr + DCR0); /* RESET MAC */ | |
492 | udelay(100); | |
493 | outl(db->cr0_data, ioaddr + DCR0); | |
494 | udelay(5); | |
495 | ||
496 | /* Phy addr : In some boards,M5261/M5263 phy address != 1 */ | |
497 | db->phy_addr = 1; | |
498 | for(phy_tmp=0;phy_tmp<32;phy_tmp++) | |
499 | { | |
500 | phy_value=phy_read(db->ioaddr,phy_tmp,3,db->chip_id);//peer add | |
501 | if(phy_value != 0xffff&&phy_value!=0) | |
502 | { | |
503 | db->phy_addr = phy_tmp; | |
504 | break; | |
505 | } | |
506 | } | |
507 | if(phy_tmp == 32) | |
508 | printk(KERN_WARNING "Can not find the phy address!!!"); | |
509 | /* Parser SROM and media mode */ | |
510 | db->media_mode = uli526x_media_mode; | |
511 | ||
4689ced9 PC |
512 | /* Phyxcer capability setting */ |
513 | phy_reg_reset = phy_read(db->ioaddr, db->phy_addr, 0, db->chip_id); | |
514 | phy_reg_reset = (phy_reg_reset | 0x8000); | |
515 | phy_write(db->ioaddr, db->phy_addr, 0, phy_reg_reset, db->chip_id); | |
516 | udelay(500); | |
517 | ||
518 | /* Process Phyxcer Media Mode */ | |
519 | uli526x_set_phyxcer(db); | |
520 | ||
521 | /* Media Mode Process */ | |
522 | if ( !(db->media_mode & ULI526X_AUTO) ) | |
523 | db->op_mode = db->media_mode; /* Force Mode */ | |
524 | ||
945a7876 | 525 | /* Initialize Transmit/Receive decriptor and CR3/4 */ |
4689ced9 PC |
526 | uli526x_descriptor_init(db, ioaddr); |
527 | ||
528 | /* Init CR6 to program M526X operation */ | |
529 | update_cr6(db->cr6_data, ioaddr); | |
530 | ||
531 | /* Send setup frame */ | |
532 | send_filter_frame(dev, dev->mc_count); /* M5261/M5263 */ | |
533 | ||
534 | /* Init CR7, interrupt active bit */ | |
535 | db->cr7_data = CR7_DEFAULT; | |
536 | outl(db->cr7_data, ioaddr + DCR7); | |
537 | ||
538 | /* Init CR15, Tx jabber and Rx watchdog timer */ | |
539 | outl(db->cr15_data, ioaddr + DCR15); | |
540 | ||
541 | /* Enable ULI526X Tx/Rx function */ | |
542 | db->cr6_data |= CR6_RXSC | CR6_TXSC; | |
543 | update_cr6(db->cr6_data, ioaddr); | |
544 | } | |
545 | ||
546 | ||
547 | /* | |
548 | * Hardware start transmission. | |
549 | * Send a packet to media from the upper layer. | |
550 | */ | |
551 | ||
945a7876 | 552 | static int uli526x_start_xmit(struct sk_buff *skb, struct net_device *dev) |
4689ced9 PC |
553 | { |
554 | struct uli526x_board_info *db = netdev_priv(dev); | |
555 | struct tx_desc *txptr; | |
556 | unsigned long flags; | |
557 | ||
558 | ULI526X_DBUG(0, "uli526x_start_xmit", 0); | |
559 | ||
560 | /* Resource flag check */ | |
561 | netif_stop_queue(dev); | |
562 | ||
563 | /* Too large packet check */ | |
564 | if (skb->len > MAX_PACKET_SIZE) { | |
565 | printk(KERN_ERR DRV_NAME ": big packet = %d\n", (u16)skb->len); | |
566 | dev_kfree_skb(skb); | |
567 | return 0; | |
568 | } | |
569 | ||
570 | spin_lock_irqsave(&db->lock, flags); | |
571 | ||
572 | /* No Tx resource check, it never happen nromally */ | |
573 | if (db->tx_packet_cnt >= TX_FREE_DESC_CNT) { | |
574 | spin_unlock_irqrestore(&db->lock, flags); | |
575 | printk(KERN_ERR DRV_NAME ": No Tx resource %ld\n", db->tx_packet_cnt); | |
576 | return 1; | |
577 | } | |
578 | ||
579 | /* Disable NIC interrupt */ | |
580 | outl(0, dev->base_addr + DCR7); | |
581 | ||
582 | /* transmit this packet */ | |
583 | txptr = db->tx_insert_ptr; | |
d626f62b | 584 | skb_copy_from_linear_data(skb, txptr->tx_buf_ptr, skb->len); |
4689ced9 PC |
585 | txptr->tdes1 = cpu_to_le32(0xe1000000 | skb->len); |
586 | ||
587 | /* Point to next transmit free descriptor */ | |
588 | db->tx_insert_ptr = txptr->next_tx_desc; | |
589 | ||
590 | /* Transmit Packet Process */ | |
591 | if ( (db->tx_packet_cnt < TX_DESC_CNT) ) { | |
592 | txptr->tdes0 = cpu_to_le32(0x80000000); /* Set owner bit */ | |
593 | db->tx_packet_cnt++; /* Ready to send */ | |
594 | outl(0x1, dev->base_addr + DCR1); /* Issue Tx polling */ | |
595 | dev->trans_start = jiffies; /* saved time stamp */ | |
596 | } | |
597 | ||
598 | /* Tx resource check */ | |
599 | if ( db->tx_packet_cnt < TX_FREE_DESC_CNT ) | |
600 | netif_wake_queue(dev); | |
601 | ||
602 | /* Restore CR7 to enable interrupt */ | |
603 | spin_unlock_irqrestore(&db->lock, flags); | |
604 | outl(db->cr7_data, dev->base_addr + DCR7); | |
f3b197ac | 605 | |
4689ced9 PC |
606 | /* free this SKB */ |
607 | dev_kfree_skb(skb); | |
608 | ||
609 | return 0; | |
610 | } | |
611 | ||
612 | ||
613 | /* | |
614 | * Stop the interface. | |
615 | * The interface is stopped when it is brought. | |
616 | */ | |
617 | ||
945a7876 | 618 | static int uli526x_stop(struct net_device *dev) |
4689ced9 PC |
619 | { |
620 | struct uli526x_board_info *db = netdev_priv(dev); | |
621 | unsigned long ioaddr = dev->base_addr; | |
622 | ||
623 | ULI526X_DBUG(0, "uli526x_stop", 0); | |
624 | ||
625 | /* disable system */ | |
626 | netif_stop_queue(dev); | |
627 | ||
628 | /* deleted timer */ | |
629 | del_timer_sync(&db->timer); | |
630 | ||
631 | /* Reset & stop ULI526X board */ | |
632 | outl(ULI526X_RESET, ioaddr + DCR0); | |
633 | udelay(5); | |
634 | phy_write(db->ioaddr, db->phy_addr, 0, 0x8000, db->chip_id); | |
635 | ||
636 | /* free interrupt */ | |
637 | free_irq(dev->irq, dev); | |
638 | ||
639 | /* free allocated rx buffer */ | |
640 | uli526x_free_rxbuffer(db); | |
641 | ||
642 | #if 0 | |
643 | /* show statistic counter */ | |
644 | printk(DRV_NAME ": FU:%lx EC:%lx LC:%lx NC:%lx LOC:%lx TXJT:%lx RESET:%lx RCR8:%lx FAL:%lx TT:%lx\n", | |
645 | db->tx_fifo_underrun, db->tx_excessive_collision, | |
646 | db->tx_late_collision, db->tx_no_carrier, db->tx_loss_carrier, | |
647 | db->tx_jabber_timeout, db->reset_count, db->reset_cr8, | |
648 | db->reset_fatal, db->reset_TXtimeout); | |
649 | #endif | |
650 | ||
651 | return 0; | |
652 | } | |
653 | ||
654 | ||
655 | /* | |
656 | * M5261/M5263 insterrupt handler | |
657 | * receive the packet to upper layer, free the transmitted packet | |
658 | */ | |
659 | ||
7d12e780 | 660 | static irqreturn_t uli526x_interrupt(int irq, void *dev_id) |
4689ced9 | 661 | { |
945a7876 | 662 | struct net_device *dev = dev_id; |
4689ced9 PC |
663 | struct uli526x_board_info *db = netdev_priv(dev); |
664 | unsigned long ioaddr = dev->base_addr; | |
665 | unsigned long flags; | |
666 | ||
4689ced9 PC |
667 | if (!dev) { |
668 | ULI526X_DBUG(1, "uli526x_interrupt() without DEVICE arg", 0); | |
669 | return IRQ_NONE; | |
670 | } | |
671 | ||
4689ced9 PC |
672 | spin_lock_irqsave(&db->lock, flags); |
673 | outl(0, ioaddr + DCR7); | |
674 | ||
675 | /* Got ULI526X status */ | |
676 | db->cr5_data = inl(ioaddr + DCR5); | |
677 | outl(db->cr5_data, ioaddr + DCR5); | |
678 | if ( !(db->cr5_data & 0x180c1) ) { | |
679 | spin_unlock_irqrestore(&db->lock, flags); | |
680 | outl(db->cr7_data, ioaddr + DCR7); | |
681 | return IRQ_HANDLED; | |
682 | } | |
683 | ||
4689ced9 PC |
684 | /* Check system status */ |
685 | if (db->cr5_data & 0x2000) { | |
686 | /* system bus error happen */ | |
687 | ULI526X_DBUG(1, "System bus error happen. CR5=", db->cr5_data); | |
688 | db->reset_fatal++; | |
689 | db->wait_reset = 1; /* Need to RESET */ | |
690 | spin_unlock_irqrestore(&db->lock, flags); | |
691 | return IRQ_HANDLED; | |
692 | } | |
693 | ||
694 | /* Received the coming packet */ | |
695 | if ( (db->cr5_data & 0x40) && db->rx_avail_cnt ) | |
696 | uli526x_rx_packet(dev, db); | |
697 | ||
698 | /* reallocate rx descriptor buffer */ | |
699 | if (db->rx_avail_cnt<RX_DESC_CNT) | |
700 | allocate_rx_buffer(db); | |
701 | ||
702 | /* Free the transmitted descriptor */ | |
703 | if ( db->cr5_data & 0x01) | |
704 | uli526x_free_tx_pkt(dev, db); | |
705 | ||
706 | /* Restore CR7 to enable interrupt mask */ | |
707 | outl(db->cr7_data, ioaddr + DCR7); | |
708 | ||
709 | spin_unlock_irqrestore(&db->lock, flags); | |
710 | return IRQ_HANDLED; | |
711 | } | |
712 | ||
713 | ||
714 | /* | |
715 | * Free TX resource after TX complete | |
716 | */ | |
717 | ||
945a7876 | 718 | static void uli526x_free_tx_pkt(struct net_device *dev, struct uli526x_board_info * db) |
4689ced9 PC |
719 | { |
720 | struct tx_desc *txptr; | |
4689ced9 PC |
721 | u32 tdes0; |
722 | ||
723 | txptr = db->tx_remove_ptr; | |
724 | while(db->tx_packet_cnt) { | |
725 | tdes0 = le32_to_cpu(txptr->tdes0); | |
726 | /* printk(DRV_NAME ": tdes0=%x\n", tdes0); */ | |
727 | if (tdes0 & 0x80000000) | |
728 | break; | |
729 | ||
730 | /* A packet sent completed */ | |
731 | db->tx_packet_cnt--; | |
732 | db->stats.tx_packets++; | |
733 | ||
734 | /* Transmit statistic counter */ | |
735 | if ( tdes0 != 0x7fffffff ) { | |
736 | /* printk(DRV_NAME ": tdes0=%x\n", tdes0); */ | |
737 | db->stats.collisions += (tdes0 >> 3) & 0xf; | |
738 | db->stats.tx_bytes += le32_to_cpu(txptr->tdes1) & 0x7ff; | |
739 | if (tdes0 & TDES0_ERR_MASK) { | |
740 | db->stats.tx_errors++; | |
741 | if (tdes0 & 0x0002) { /* UnderRun */ | |
742 | db->tx_fifo_underrun++; | |
743 | if ( !(db->cr6_data & CR6_SFT) ) { | |
744 | db->cr6_data = db->cr6_data | CR6_SFT; | |
745 | update_cr6(db->cr6_data, db->ioaddr); | |
746 | } | |
747 | } | |
748 | if (tdes0 & 0x0100) | |
749 | db->tx_excessive_collision++; | |
750 | if (tdes0 & 0x0200) | |
751 | db->tx_late_collision++; | |
752 | if (tdes0 & 0x0400) | |
753 | db->tx_no_carrier++; | |
754 | if (tdes0 & 0x0800) | |
755 | db->tx_loss_carrier++; | |
756 | if (tdes0 & 0x4000) | |
757 | db->tx_jabber_timeout++; | |
758 | } | |
759 | } | |
760 | ||
761 | txptr = txptr->next_tx_desc; | |
762 | }/* End of while */ | |
763 | ||
764 | /* Update TX remove pointer to next */ | |
765 | db->tx_remove_ptr = txptr; | |
766 | ||
767 | /* Resource available check */ | |
768 | if ( db->tx_packet_cnt < TX_WAKE_DESC_CNT ) | |
769 | netif_wake_queue(dev); /* Active upper layer, send again */ | |
770 | } | |
771 | ||
772 | ||
773 | /* | |
774 | * Receive the come packet and pass to upper layer | |
775 | */ | |
776 | ||
945a7876 | 777 | static void uli526x_rx_packet(struct net_device *dev, struct uli526x_board_info * db) |
4689ced9 PC |
778 | { |
779 | struct rx_desc *rxptr; | |
780 | struct sk_buff *skb; | |
781 | int rxlen; | |
782 | u32 rdes0; | |
f3b197ac | 783 | |
4689ced9 PC |
784 | rxptr = db->rx_ready_ptr; |
785 | ||
786 | while(db->rx_avail_cnt) { | |
787 | rdes0 = le32_to_cpu(rxptr->rdes0); | |
788 | if (rdes0 & 0x80000000) /* packet owner check */ | |
789 | { | |
790 | break; | |
791 | } | |
792 | ||
793 | db->rx_avail_cnt--; | |
794 | db->interval_rx_cnt++; | |
795 | ||
796 | pci_unmap_single(db->pdev, le32_to_cpu(rxptr->rdes2), RX_ALLOC_SIZE, PCI_DMA_FROMDEVICE); | |
797 | if ( (rdes0 & 0x300) != 0x300) { | |
798 | /* A packet without First/Last flag */ | |
799 | /* reuse this SKB */ | |
800 | ULI526X_DBUG(0, "Reuse SK buffer, rdes0", rdes0); | |
801 | uli526x_reuse_skb(db, rxptr->rx_skb_ptr); | |
802 | } else { | |
803 | /* A packet with First/Last flag */ | |
804 | rxlen = ( (rdes0 >> 16) & 0x3fff) - 4; | |
805 | ||
806 | /* error summary bit check */ | |
807 | if (rdes0 & 0x8000) { | |
808 | /* This is a error packet */ | |
809 | //printk(DRV_NAME ": rdes0: %lx\n", rdes0); | |
810 | db->stats.rx_errors++; | |
811 | if (rdes0 & 1) | |
812 | db->stats.rx_fifo_errors++; | |
813 | if (rdes0 & 2) | |
814 | db->stats.rx_crc_errors++; | |
815 | if (rdes0 & 0x80) | |
816 | db->stats.rx_length_errors++; | |
817 | } | |
818 | ||
819 | if ( !(rdes0 & 0x8000) || | |
820 | ((db->cr6_data & CR6_PM) && (rxlen>6)) ) { | |
821 | skb = rxptr->rx_skb_ptr; | |
f3b197ac | 822 | |
4689ced9 PC |
823 | /* Good packet, send to upper layer */ |
824 | /* Shorst packet used new SKB */ | |
825 | if ( (rxlen < RX_COPY_SIZE) && | |
826 | ( (skb = dev_alloc_skb(rxlen + 2) ) | |
827 | != NULL) ) { | |
828 | /* size less than COPY_SIZE, allocate a rxlen SKB */ | |
4689ced9 | 829 | skb_reserve(skb, 2); /* 16byte align */ |
27a884dc ACM |
830 | memcpy(skb_put(skb, rxlen), |
831 | skb_tail_pointer(rxptr->rx_skb_ptr), | |
832 | rxlen); | |
4689ced9 | 833 | uli526x_reuse_skb(db, rxptr->rx_skb_ptr); |
4c13eb66 | 834 | } else |
4689ced9 | 835 | skb_put(skb, rxlen); |
4c13eb66 | 836 | |
4689ced9 PC |
837 | skb->protocol = eth_type_trans(skb, dev); |
838 | netif_rx(skb); | |
839 | dev->last_rx = jiffies; | |
840 | db->stats.rx_packets++; | |
841 | db->stats.rx_bytes += rxlen; | |
f3b197ac | 842 | |
4689ced9 PC |
843 | } else { |
844 | /* Reuse SKB buffer when the packet is error */ | |
845 | ULI526X_DBUG(0, "Reuse SK buffer, rdes0", rdes0); | |
846 | uli526x_reuse_skb(db, rxptr->rx_skb_ptr); | |
847 | } | |
848 | } | |
849 | ||
850 | rxptr = rxptr->next_rx_desc; | |
851 | } | |
852 | ||
853 | db->rx_ready_ptr = rxptr; | |
854 | } | |
855 | ||
856 | ||
857 | /* | |
858 | * Get statistics from driver. | |
859 | */ | |
860 | ||
945a7876 | 861 | static struct net_device_stats * uli526x_get_stats(struct net_device *dev) |
4689ced9 PC |
862 | { |
863 | struct uli526x_board_info *db = netdev_priv(dev); | |
864 | ||
865 | ULI526X_DBUG(0, "uli526x_get_stats", 0); | |
866 | return &db->stats; | |
867 | } | |
868 | ||
869 | ||
870 | /* | |
871 | * Set ULI526X multicast address | |
872 | */ | |
873 | ||
945a7876 | 874 | static void uli526x_set_filter_mode(struct net_device * dev) |
4689ced9 PC |
875 | { |
876 | struct uli526x_board_info *db = dev->priv; | |
877 | unsigned long flags; | |
878 | ||
879 | ULI526X_DBUG(0, "uli526x_set_filter_mode()", 0); | |
880 | spin_lock_irqsave(&db->lock, flags); | |
881 | ||
882 | if (dev->flags & IFF_PROMISC) { | |
883 | ULI526X_DBUG(0, "Enable PROM Mode", 0); | |
884 | db->cr6_data |= CR6_PM | CR6_PBF; | |
885 | update_cr6(db->cr6_data, db->ioaddr); | |
886 | spin_unlock_irqrestore(&db->lock, flags); | |
887 | return; | |
888 | } | |
889 | ||
890 | if (dev->flags & IFF_ALLMULTI || dev->mc_count > ULI5261_MAX_MULTICAST) { | |
891 | ULI526X_DBUG(0, "Pass all multicast address", dev->mc_count); | |
892 | db->cr6_data &= ~(CR6_PM | CR6_PBF); | |
893 | db->cr6_data |= CR6_PAM; | |
894 | spin_unlock_irqrestore(&db->lock, flags); | |
895 | return; | |
896 | } | |
897 | ||
898 | ULI526X_DBUG(0, "Set multicast address", dev->mc_count); | |
899 | send_filter_frame(dev, dev->mc_count); /* M5261/M5263 */ | |
900 | spin_unlock_irqrestore(&db->lock, flags); | |
901 | } | |
902 | ||
903 | static void | |
904 | ULi_ethtool_gset(struct uli526x_board_info *db, struct ethtool_cmd *ecmd) | |
905 | { | |
945a7876 PC |
906 | ecmd->supported = (SUPPORTED_10baseT_Half | |
907 | SUPPORTED_10baseT_Full | | |
908 | SUPPORTED_100baseT_Half | | |
909 | SUPPORTED_100baseT_Full | | |
910 | SUPPORTED_Autoneg | | |
911 | SUPPORTED_MII); | |
f3b197ac | 912 | |
945a7876 PC |
913 | ecmd->advertising = (ADVERTISED_10baseT_Half | |
914 | ADVERTISED_10baseT_Full | | |
915 | ADVERTISED_100baseT_Half | | |
916 | ADVERTISED_100baseT_Full | | |
917 | ADVERTISED_Autoneg | | |
918 | ADVERTISED_MII); | |
4689ced9 PC |
919 | |
920 | ||
945a7876 PC |
921 | ecmd->port = PORT_MII; |
922 | ecmd->phy_address = db->phy_addr; | |
4689ced9 | 923 | |
945a7876 | 924 | ecmd->transceiver = XCVR_EXTERNAL; |
f3b197ac | 925 | |
4689ced9 PC |
926 | ecmd->speed = 10; |
927 | ecmd->duplex = DUPLEX_HALF; | |
f3b197ac | 928 | |
4689ced9 PC |
929 | if(db->op_mode==ULI526X_100MHF || db->op_mode==ULI526X_100MFD) |
930 | { | |
f3b197ac | 931 | ecmd->speed = 100; |
4689ced9 PC |
932 | } |
933 | if(db->op_mode==ULI526X_10MFD || db->op_mode==ULI526X_100MFD) | |
934 | { | |
935 | ecmd->duplex = DUPLEX_FULL; | |
936 | } | |
937 | if(db->link_failed) | |
938 | { | |
939 | ecmd->speed = -1; | |
f3b197ac | 940 | ecmd->duplex = -1; |
4689ced9 | 941 | } |
f3b197ac | 942 | |
4689ced9 | 943 | if (db->media_mode & ULI526X_AUTO) |
f3b197ac | 944 | { |
4689ced9 PC |
945 | ecmd->autoneg = AUTONEG_ENABLE; |
946 | } | |
4689ced9 PC |
947 | } |
948 | ||
949 | static void netdev_get_drvinfo(struct net_device *dev, | |
950 | struct ethtool_drvinfo *info) | |
951 | { | |
952 | struct uli526x_board_info *np = netdev_priv(dev); | |
953 | ||
954 | strcpy(info->driver, DRV_NAME); | |
955 | strcpy(info->version, DRV_VERSION); | |
956 | if (np->pdev) | |
957 | strcpy(info->bus_info, pci_name(np->pdev)); | |
958 | else | |
959 | sprintf(info->bus_info, "EISA 0x%lx %d", | |
960 | dev->base_addr, dev->irq); | |
961 | } | |
962 | ||
963 | static int netdev_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) { | |
964 | struct uli526x_board_info *np = netdev_priv(dev); | |
f3b197ac | 965 | |
4689ced9 | 966 | ULi_ethtool_gset(np, cmd); |
f3b197ac | 967 | |
4689ced9 PC |
968 | return 0; |
969 | } | |
970 | ||
971 | static u32 netdev_get_link(struct net_device *dev) { | |
972 | struct uli526x_board_info *np = netdev_priv(dev); | |
f3b197ac | 973 | |
4689ced9 PC |
974 | if(np->link_failed) |
975 | return 0; | |
976 | else | |
977 | return 1; | |
978 | } | |
979 | ||
980 | static void uli526x_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
981 | { | |
982 | wol->supported = WAKE_PHY | WAKE_MAGIC; | |
983 | wol->wolopts = 0; | |
984 | } | |
985 | ||
7282d491 | 986 | static const struct ethtool_ops netdev_ethtool_ops = { |
4689ced9 PC |
987 | .get_drvinfo = netdev_get_drvinfo, |
988 | .get_settings = netdev_get_settings, | |
989 | .get_link = netdev_get_link, | |
990 | .get_wol = uli526x_get_wol, | |
991 | }; | |
992 | ||
993 | /* | |
994 | * A periodic timer routine | |
995 | * Dynamic media sense, allocate Rx buffer... | |
996 | */ | |
997 | ||
998 | static void uli526x_timer(unsigned long data) | |
999 | { | |
1000 | u32 tmp_cr8; | |
1001 | unsigned char tmp_cr12=0; | |
945a7876 | 1002 | struct net_device *dev = (struct net_device *) data; |
4689ced9 PC |
1003 | struct uli526x_board_info *db = netdev_priv(dev); |
1004 | unsigned long flags; | |
1005 | u8 TmpSpeed=10; | |
f3b197ac | 1006 | |
4689ced9 PC |
1007 | //ULI526X_DBUG(0, "uli526x_timer()", 0); |
1008 | spin_lock_irqsave(&db->lock, flags); | |
1009 | ||
f3b197ac | 1010 | |
4689ced9 PC |
1011 | /* Dynamic reset ULI526X : system error or transmit time-out */ |
1012 | tmp_cr8 = inl(db->ioaddr + DCR8); | |
1013 | if ( (db->interval_rx_cnt==0) && (tmp_cr8) ) { | |
1014 | db->reset_cr8++; | |
1015 | db->wait_reset = 1; | |
1016 | } | |
1017 | db->interval_rx_cnt = 0; | |
1018 | ||
1019 | /* TX polling kick monitor */ | |
1020 | if ( db->tx_packet_cnt && | |
1021 | time_after(jiffies, dev->trans_start + ULI526X_TX_KICK) ) { | |
f3b197ac | 1022 | outl(0x1, dev->base_addr + DCR1); // Tx polling again |
4689ced9 | 1023 | |
f3b197ac | 1024 | // TX Timeout |
4689ced9 PC |
1025 | if ( time_after(jiffies, dev->trans_start + ULI526X_TX_TIMEOUT) ) { |
1026 | db->reset_TXtimeout++; | |
1027 | db->wait_reset = 1; | |
1028 | printk( "%s: Tx timeout - resetting\n", | |
1029 | dev->name); | |
1030 | } | |
1031 | } | |
1032 | ||
1033 | if (db->wait_reset) { | |
1034 | ULI526X_DBUG(0, "Dynamic Reset device", db->tx_packet_cnt); | |
1035 | db->reset_count++; | |
1036 | uli526x_dynamic_reset(dev); | |
1037 | db->timer.expires = ULI526X_TIMER_WUT; | |
1038 | add_timer(&db->timer); | |
1039 | spin_unlock_irqrestore(&db->lock, flags); | |
1040 | return; | |
1041 | } | |
1042 | ||
1043 | /* Link status check, Dynamic media type change */ | |
1044 | if((phy_read(db->ioaddr, db->phy_addr, 5, db->chip_id) & 0x01e0)!=0) | |
1045 | tmp_cr12 = 3; | |
1046 | ||
1047 | if ( !(tmp_cr12 & 0x3) && !db->link_failed ) { | |
1048 | /* Link Failed */ | |
1049 | ULI526X_DBUG(0, "Link Failed", tmp_cr12); | |
1050 | netif_carrier_off(dev); | |
1051 | printk(KERN_INFO "uli526x: %s NIC Link is Down\n",dev->name); | |
1052 | db->link_failed = 1; | |
1053 | ||
1054 | /* For Force 10/100M Half/Full mode: Enable Auto-Nego mode */ | |
1055 | /* AUTO don't need */ | |
1056 | if ( !(db->media_mode & 0x8) ) | |
1057 | phy_write(db->ioaddr, db->phy_addr, 0, 0x1000, db->chip_id); | |
1058 | ||
1059 | /* AUTO mode, if INT phyxcer link failed, select EXT device */ | |
1060 | if (db->media_mode & ULI526X_AUTO) { | |
1061 | db->cr6_data&=~0x00000200; /* bit9=0, HD mode */ | |
1062 | update_cr6(db->cr6_data, db->ioaddr); | |
1063 | } | |
1064 | } else | |
1065 | if ((tmp_cr12 & 0x3) && db->link_failed) { | |
1066 | ULI526X_DBUG(0, "Link link OK", tmp_cr12); | |
1067 | db->link_failed = 0; | |
1068 | ||
1069 | /* Auto Sense Speed */ | |
1070 | if ( (db->media_mode & ULI526X_AUTO) && | |
1071 | uli526x_sense_speed(db) ) | |
1072 | db->link_failed = 1; | |
1073 | uli526x_process_mode(db); | |
f3b197ac | 1074 | |
4689ced9 PC |
1075 | if(db->link_failed==0) |
1076 | { | |
1077 | if(db->op_mode==ULI526X_100MHF || db->op_mode==ULI526X_100MFD) | |
1078 | { | |
1079 | TmpSpeed = 100; | |
1080 | } | |
1081 | if(db->op_mode==ULI526X_10MFD || db->op_mode==ULI526X_100MFD) | |
1082 | { | |
1083 | printk(KERN_INFO "uli526x: %s NIC Link is Up %d Mbps Full duplex\n",dev->name,TmpSpeed); | |
1084 | } | |
1085 | else | |
1086 | { | |
1087 | printk(KERN_INFO "uli526x: %s NIC Link is Up %d Mbps Half duplex\n",dev->name,TmpSpeed); | |
1088 | } | |
1089 | netif_carrier_on(dev); | |
1090 | } | |
1091 | /* SHOW_MEDIA_TYPE(db->op_mode); */ | |
1092 | } | |
1093 | else if(!(tmp_cr12 & 0x3) && db->link_failed) | |
1094 | { | |
1095 | if(db->init==1) | |
1096 | { | |
1097 | printk(KERN_INFO "uli526x: %s NIC Link is Down\n",dev->name); | |
1098 | netif_carrier_off(dev); | |
1099 | } | |
1100 | } | |
1101 | db->init=0; | |
1102 | ||
1103 | /* Timer active again */ | |
1104 | db->timer.expires = ULI526X_TIMER_WUT; | |
1105 | add_timer(&db->timer); | |
1106 | spin_unlock_irqrestore(&db->lock, flags); | |
1107 | } | |
1108 | ||
1109 | ||
1110 | /* | |
4689ced9 PC |
1111 | * Stop ULI526X board |
1112 | * Free Tx/Rx allocated memory | |
b6aec32a | 1113 | * Init system variable |
4689ced9 PC |
1114 | */ |
1115 | ||
b6aec32a | 1116 | static void uli526x_reset_prepare(struct net_device *dev) |
4689ced9 PC |
1117 | { |
1118 | struct uli526x_board_info *db = netdev_priv(dev); | |
1119 | ||
4689ced9 PC |
1120 | /* Sopt MAC controller */ |
1121 | db->cr6_data &= ~(CR6_RXSC | CR6_TXSC); /* Disable Tx/Rx */ | |
1122 | update_cr6(db->cr6_data, dev->base_addr); | |
1123 | outl(0, dev->base_addr + DCR7); /* Disable Interrupt */ | |
1124 | outl(inl(dev->base_addr + DCR5), dev->base_addr + DCR5); | |
1125 | ||
1126 | /* Disable upper layer interface */ | |
1127 | netif_stop_queue(dev); | |
1128 | ||
1129 | /* Free Rx Allocate buffer */ | |
1130 | uli526x_free_rxbuffer(db); | |
1131 | ||
1132 | /* system variable init */ | |
1133 | db->tx_packet_cnt = 0; | |
1134 | db->rx_avail_cnt = 0; | |
1135 | db->link_failed = 1; | |
1136 | db->init=1; | |
1137 | db->wait_reset = 0; | |
b6aec32a RW |
1138 | } |
1139 | ||
1140 | ||
1141 | /* | |
1142 | * Dynamic reset the ULI526X board | |
1143 | * Stop ULI526X board | |
1144 | * Free Tx/Rx allocated memory | |
1145 | * Reset ULI526X board | |
1146 | * Re-initialize ULI526X board | |
1147 | */ | |
1148 | ||
1149 | static void uli526x_dynamic_reset(struct net_device *dev) | |
1150 | { | |
1151 | ULI526X_DBUG(0, "uli526x_dynamic_reset()", 0); | |
1152 | ||
1153 | uli526x_reset_prepare(dev); | |
4689ced9 | 1154 | |
945a7876 | 1155 | /* Re-initialize ULI526X board */ |
4689ced9 PC |
1156 | uli526x_init(dev); |
1157 | ||
1158 | /* Restart upper layer interface */ | |
1159 | netif_wake_queue(dev); | |
1160 | } | |
1161 | ||
1162 | ||
b6aec32a RW |
1163 | #ifdef CONFIG_PM |
1164 | ||
1165 | /* | |
1166 | * Suspend the interface. | |
1167 | */ | |
1168 | ||
1169 | static int uli526x_suspend(struct pci_dev *pdev, pm_message_t state) | |
1170 | { | |
1171 | struct net_device *dev = pci_get_drvdata(pdev); | |
1172 | pci_power_t power_state; | |
1173 | int err; | |
1174 | ||
1175 | ULI526X_DBUG(0, "uli526x_suspend", 0); | |
1176 | ||
1177 | if (!netdev_priv(dev)) | |
1178 | return 0; | |
1179 | ||
1180 | pci_save_state(pdev); | |
1181 | ||
1182 | if (!netif_running(dev)) | |
1183 | return 0; | |
1184 | ||
1185 | netif_device_detach(dev); | |
1186 | uli526x_reset_prepare(dev); | |
1187 | ||
1188 | power_state = pci_choose_state(pdev, state); | |
1189 | pci_enable_wake(pdev, power_state, 0); | |
1190 | err = pci_set_power_state(pdev, power_state); | |
1191 | if (err) { | |
1192 | netif_device_attach(dev); | |
1193 | /* Re-initialize ULI526X board */ | |
1194 | uli526x_init(dev); | |
1195 | /* Restart upper layer interface */ | |
1196 | netif_wake_queue(dev); | |
1197 | } | |
1198 | ||
1199 | return err; | |
1200 | } | |
1201 | ||
1202 | /* | |
1203 | * Resume the interface. | |
1204 | */ | |
1205 | ||
1206 | static int uli526x_resume(struct pci_dev *pdev) | |
1207 | { | |
1208 | struct net_device *dev = pci_get_drvdata(pdev); | |
1209 | int err; | |
1210 | ||
1211 | ULI526X_DBUG(0, "uli526x_resume", 0); | |
1212 | ||
1213 | if (!netdev_priv(dev)) | |
1214 | return 0; | |
1215 | ||
1216 | pci_restore_state(pdev); | |
1217 | ||
1218 | if (!netif_running(dev)) | |
1219 | return 0; | |
1220 | ||
1221 | err = pci_set_power_state(pdev, PCI_D0); | |
1222 | if (err) { | |
1223 | printk(KERN_WARNING "%s: Could not put device into D0\n", | |
1224 | dev->name); | |
1225 | return err; | |
1226 | } | |
1227 | ||
1228 | netif_device_attach(dev); | |
1229 | /* Re-initialize ULI526X board */ | |
1230 | uli526x_init(dev); | |
1231 | /* Restart upper layer interface */ | |
1232 | netif_wake_queue(dev); | |
1233 | ||
1234 | return 0; | |
1235 | } | |
1236 | ||
1237 | #else /* !CONFIG_PM */ | |
1238 | ||
1239 | #define uli526x_suspend NULL | |
1240 | #define uli526x_resume NULL | |
1241 | ||
1242 | #endif /* !CONFIG_PM */ | |
1243 | ||
1244 | ||
4689ced9 PC |
1245 | /* |
1246 | * free all allocated rx buffer | |
1247 | */ | |
1248 | ||
1249 | static void uli526x_free_rxbuffer(struct uli526x_board_info * db) | |
1250 | { | |
1251 | ULI526X_DBUG(0, "uli526x_free_rxbuffer()", 0); | |
1252 | ||
1253 | /* free allocated rx buffer */ | |
1254 | while (db->rx_avail_cnt) { | |
1255 | dev_kfree_skb(db->rx_ready_ptr->rx_skb_ptr); | |
1256 | db->rx_ready_ptr = db->rx_ready_ptr->next_rx_desc; | |
1257 | db->rx_avail_cnt--; | |
1258 | } | |
1259 | } | |
1260 | ||
1261 | ||
1262 | /* | |
1263 | * Reuse the SK buffer | |
1264 | */ | |
1265 | ||
1266 | static void uli526x_reuse_skb(struct uli526x_board_info *db, struct sk_buff * skb) | |
1267 | { | |
1268 | struct rx_desc *rxptr = db->rx_insert_ptr; | |
1269 | ||
1270 | if (!(rxptr->rdes0 & cpu_to_le32(0x80000000))) { | |
1271 | rxptr->rx_skb_ptr = skb; | |
27a884dc ACM |
1272 | rxptr->rdes2 = cpu_to_le32(pci_map_single(db->pdev, |
1273 | skb_tail_pointer(skb), | |
1274 | RX_ALLOC_SIZE, | |
1275 | PCI_DMA_FROMDEVICE)); | |
4689ced9 PC |
1276 | wmb(); |
1277 | rxptr->rdes0 = cpu_to_le32(0x80000000); | |
1278 | db->rx_avail_cnt++; | |
1279 | db->rx_insert_ptr = rxptr->next_rx_desc; | |
1280 | } else | |
1281 | ULI526X_DBUG(0, "SK Buffer reuse method error", db->rx_avail_cnt); | |
1282 | } | |
1283 | ||
1284 | ||
1285 | /* | |
1286 | * Initialize transmit/Receive descriptor | |
1287 | * Using Chain structure, and allocate Tx/Rx buffer | |
1288 | */ | |
1289 | ||
1290 | static void uli526x_descriptor_init(struct uli526x_board_info *db, unsigned long ioaddr) | |
1291 | { | |
1292 | struct tx_desc *tmp_tx; | |
1293 | struct rx_desc *tmp_rx; | |
1294 | unsigned char *tmp_buf; | |
1295 | dma_addr_t tmp_tx_dma, tmp_rx_dma; | |
1296 | dma_addr_t tmp_buf_dma; | |
1297 | int i; | |
1298 | ||
1299 | ULI526X_DBUG(0, "uli526x_descriptor_init()", 0); | |
1300 | ||
1301 | /* tx descriptor start pointer */ | |
1302 | db->tx_insert_ptr = db->first_tx_desc; | |
1303 | db->tx_remove_ptr = db->first_tx_desc; | |
1304 | outl(db->first_tx_desc_dma, ioaddr + DCR4); /* TX DESC address */ | |
1305 | ||
1306 | /* rx descriptor start pointer */ | |
1307 | db->first_rx_desc = (void *)db->first_tx_desc + sizeof(struct tx_desc) * TX_DESC_CNT; | |
1308 | db->first_rx_desc_dma = db->first_tx_desc_dma + sizeof(struct tx_desc) * TX_DESC_CNT; | |
1309 | db->rx_insert_ptr = db->first_rx_desc; | |
1310 | db->rx_ready_ptr = db->first_rx_desc; | |
1311 | outl(db->first_rx_desc_dma, ioaddr + DCR3); /* RX DESC address */ | |
1312 | ||
1313 | /* Init Transmit chain */ | |
1314 | tmp_buf = db->buf_pool_start; | |
1315 | tmp_buf_dma = db->buf_pool_dma_start; | |
1316 | tmp_tx_dma = db->first_tx_desc_dma; | |
1317 | for (tmp_tx = db->first_tx_desc, i = 0; i < TX_DESC_CNT; i++, tmp_tx++) { | |
1318 | tmp_tx->tx_buf_ptr = tmp_buf; | |
1319 | tmp_tx->tdes0 = cpu_to_le32(0); | |
1320 | tmp_tx->tdes1 = cpu_to_le32(0x81000000); /* IC, chain */ | |
1321 | tmp_tx->tdes2 = cpu_to_le32(tmp_buf_dma); | |
1322 | tmp_tx_dma += sizeof(struct tx_desc); | |
1323 | tmp_tx->tdes3 = cpu_to_le32(tmp_tx_dma); | |
1324 | tmp_tx->next_tx_desc = tmp_tx + 1; | |
1325 | tmp_buf = tmp_buf + TX_BUF_ALLOC; | |
1326 | tmp_buf_dma = tmp_buf_dma + TX_BUF_ALLOC; | |
1327 | } | |
1328 | (--tmp_tx)->tdes3 = cpu_to_le32(db->first_tx_desc_dma); | |
1329 | tmp_tx->next_tx_desc = db->first_tx_desc; | |
1330 | ||
1331 | /* Init Receive descriptor chain */ | |
1332 | tmp_rx_dma=db->first_rx_desc_dma; | |
1333 | for (tmp_rx = db->first_rx_desc, i = 0; i < RX_DESC_CNT; i++, tmp_rx++) { | |
1334 | tmp_rx->rdes0 = cpu_to_le32(0); | |
1335 | tmp_rx->rdes1 = cpu_to_le32(0x01000600); | |
1336 | tmp_rx_dma += sizeof(struct rx_desc); | |
1337 | tmp_rx->rdes3 = cpu_to_le32(tmp_rx_dma); | |
1338 | tmp_rx->next_rx_desc = tmp_rx + 1; | |
1339 | } | |
1340 | (--tmp_rx)->rdes3 = cpu_to_le32(db->first_rx_desc_dma); | |
1341 | tmp_rx->next_rx_desc = db->first_rx_desc; | |
1342 | ||
1343 | /* pre-allocate Rx buffer */ | |
1344 | allocate_rx_buffer(db); | |
1345 | } | |
1346 | ||
1347 | ||
1348 | /* | |
1349 | * Update CR6 value | |
945a7876 | 1350 | * Firstly stop ULI526X, then written value and start |
4689ced9 PC |
1351 | */ |
1352 | ||
1353 | static void update_cr6(u32 cr6_data, unsigned long ioaddr) | |
1354 | { | |
1355 | ||
1356 | outl(cr6_data, ioaddr + DCR6); | |
1357 | udelay(5); | |
1358 | } | |
1359 | ||
1360 | ||
1361 | /* | |
1362 | * Send a setup frame for M5261/M5263 | |
945a7876 | 1363 | * This setup frame initialize ULI526X address filter mode |
4689ced9 PC |
1364 | */ |
1365 | ||
945a7876 | 1366 | static void send_filter_frame(struct net_device *dev, int mc_cnt) |
4689ced9 PC |
1367 | { |
1368 | struct uli526x_board_info *db = netdev_priv(dev); | |
1369 | struct dev_mc_list *mcptr; | |
1370 | struct tx_desc *txptr; | |
1371 | u16 * addrptr; | |
1372 | u32 * suptr; | |
1373 | int i; | |
1374 | ||
1375 | ULI526X_DBUG(0, "send_filter_frame()", 0); | |
1376 | ||
1377 | txptr = db->tx_insert_ptr; | |
1378 | suptr = (u32 *) txptr->tx_buf_ptr; | |
1379 | ||
1380 | /* Node address */ | |
1381 | addrptr = (u16 *) dev->dev_addr; | |
1382 | *suptr++ = addrptr[0]; | |
1383 | *suptr++ = addrptr[1]; | |
1384 | *suptr++ = addrptr[2]; | |
1385 | ||
1386 | /* broadcast address */ | |
1387 | *suptr++ = 0xffff; | |
1388 | *suptr++ = 0xffff; | |
1389 | *suptr++ = 0xffff; | |
1390 | ||
1391 | /* fit the multicast address */ | |
1392 | for (mcptr = dev->mc_list, i = 0; i < mc_cnt; i++, mcptr = mcptr->next) { | |
1393 | addrptr = (u16 *) mcptr->dmi_addr; | |
1394 | *suptr++ = addrptr[0]; | |
1395 | *suptr++ = addrptr[1]; | |
1396 | *suptr++ = addrptr[2]; | |
1397 | } | |
1398 | ||
1399 | for (; i<14; i++) { | |
1400 | *suptr++ = 0xffff; | |
1401 | *suptr++ = 0xffff; | |
1402 | *suptr++ = 0xffff; | |
1403 | } | |
1404 | ||
1405 | /* prepare the setup frame */ | |
1406 | db->tx_insert_ptr = txptr->next_tx_desc; | |
1407 | txptr->tdes1 = cpu_to_le32(0x890000c0); | |
1408 | ||
1409 | /* Resource Check and Send the setup packet */ | |
1410 | if (db->tx_packet_cnt < TX_DESC_CNT) { | |
1411 | /* Resource Empty */ | |
1412 | db->tx_packet_cnt++; | |
1413 | txptr->tdes0 = cpu_to_le32(0x80000000); | |
1414 | update_cr6(db->cr6_data | 0x2000, dev->base_addr); | |
1415 | outl(0x1, dev->base_addr + DCR1); /* Issue Tx polling */ | |
1416 | update_cr6(db->cr6_data, dev->base_addr); | |
1417 | dev->trans_start = jiffies; | |
1418 | } else | |
1419 | printk(KERN_ERR DRV_NAME ": No Tx resource - Send_filter_frame!\n"); | |
1420 | } | |
1421 | ||
1422 | ||
1423 | /* | |
1424 | * Allocate rx buffer, | |
1425 | * As possible as allocate maxiumn Rx buffer | |
1426 | */ | |
1427 | ||
1428 | static void allocate_rx_buffer(struct uli526x_board_info *db) | |
1429 | { | |
1430 | struct rx_desc *rxptr; | |
1431 | struct sk_buff *skb; | |
1432 | ||
1433 | rxptr = db->rx_insert_ptr; | |
1434 | ||
1435 | while(db->rx_avail_cnt < RX_DESC_CNT) { | |
1436 | if ( ( skb = dev_alloc_skb(RX_ALLOC_SIZE) ) == NULL ) | |
1437 | break; | |
1438 | rxptr->rx_skb_ptr = skb; /* FIXME (?) */ | |
27a884dc ACM |
1439 | rxptr->rdes2 = cpu_to_le32(pci_map_single(db->pdev, |
1440 | skb_tail_pointer(skb), | |
1441 | RX_ALLOC_SIZE, | |
1442 | PCI_DMA_FROMDEVICE)); | |
4689ced9 PC |
1443 | wmb(); |
1444 | rxptr->rdes0 = cpu_to_le32(0x80000000); | |
1445 | rxptr = rxptr->next_rx_desc; | |
1446 | db->rx_avail_cnt++; | |
1447 | } | |
1448 | ||
1449 | db->rx_insert_ptr = rxptr; | |
1450 | } | |
1451 | ||
1452 | ||
1453 | /* | |
1454 | * Read one word data from the serial ROM | |
1455 | */ | |
1456 | ||
1457 | static u16 read_srom_word(long ioaddr, int offset) | |
1458 | { | |
1459 | int i; | |
1460 | u16 srom_data = 0; | |
1461 | long cr9_ioaddr = ioaddr + DCR9; | |
1462 | ||
1463 | outl(CR9_SROM_READ, cr9_ioaddr); | |
1464 | outl(CR9_SROM_READ | CR9_SRCS, cr9_ioaddr); | |
1465 | ||
1466 | /* Send the Read Command 110b */ | |
1467 | SROM_CLK_WRITE(SROM_DATA_1, cr9_ioaddr); | |
1468 | SROM_CLK_WRITE(SROM_DATA_1, cr9_ioaddr); | |
1469 | SROM_CLK_WRITE(SROM_DATA_0, cr9_ioaddr); | |
1470 | ||
1471 | /* Send the offset */ | |
1472 | for (i = 5; i >= 0; i--) { | |
1473 | srom_data = (offset & (1 << i)) ? SROM_DATA_1 : SROM_DATA_0; | |
1474 | SROM_CLK_WRITE(srom_data, cr9_ioaddr); | |
1475 | } | |
1476 | ||
1477 | outl(CR9_SROM_READ | CR9_SRCS, cr9_ioaddr); | |
1478 | ||
1479 | for (i = 16; i > 0; i--) { | |
1480 | outl(CR9_SROM_READ | CR9_SRCS | CR9_SRCLK, cr9_ioaddr); | |
1481 | udelay(5); | |
1482 | srom_data = (srom_data << 1) | ((inl(cr9_ioaddr) & CR9_CRDOUT) ? 1 : 0); | |
1483 | outl(CR9_SROM_READ | CR9_SRCS, cr9_ioaddr); | |
1484 | udelay(5); | |
1485 | } | |
1486 | ||
1487 | outl(CR9_SROM_READ, cr9_ioaddr); | |
1488 | return srom_data; | |
1489 | } | |
1490 | ||
1491 | ||
1492 | /* | |
1493 | * Auto sense the media mode | |
1494 | */ | |
1495 | ||
1496 | static u8 uli526x_sense_speed(struct uli526x_board_info * db) | |
1497 | { | |
1498 | u8 ErrFlag = 0; | |
1499 | u16 phy_mode; | |
1500 | ||
1501 | phy_mode = phy_read(db->ioaddr, db->phy_addr, 1, db->chip_id); | |
1502 | phy_mode = phy_read(db->ioaddr, db->phy_addr, 1, db->chip_id); | |
1503 | ||
1504 | if ( (phy_mode & 0x24) == 0x24 ) { | |
f3b197ac | 1505 | |
4689ced9 PC |
1506 | phy_mode = ((phy_read(db->ioaddr, db->phy_addr, 5, db->chip_id) & 0x01e0)<<7); |
1507 | if(phy_mode&0x8000) | |
1508 | phy_mode = 0x8000; | |
1509 | else if(phy_mode&0x4000) | |
1510 | phy_mode = 0x4000; | |
1511 | else if(phy_mode&0x2000) | |
1512 | phy_mode = 0x2000; | |
1513 | else | |
1514 | phy_mode = 0x1000; | |
f3b197ac | 1515 | |
4689ced9 PC |
1516 | /* printk(DRV_NAME ": Phy_mode %x ",phy_mode); */ |
1517 | switch (phy_mode) { | |
1518 | case 0x1000: db->op_mode = ULI526X_10MHF; break; | |
1519 | case 0x2000: db->op_mode = ULI526X_10MFD; break; | |
1520 | case 0x4000: db->op_mode = ULI526X_100MHF; break; | |
1521 | case 0x8000: db->op_mode = ULI526X_100MFD; break; | |
1522 | default: db->op_mode = ULI526X_10MHF; ErrFlag = 1; break; | |
1523 | } | |
1524 | } else { | |
1525 | db->op_mode = ULI526X_10MHF; | |
1526 | ULI526X_DBUG(0, "Link Failed :", phy_mode); | |
1527 | ErrFlag = 1; | |
1528 | } | |
1529 | ||
1530 | return ErrFlag; | |
1531 | } | |
1532 | ||
1533 | ||
1534 | /* | |
1535 | * Set 10/100 phyxcer capability | |
1536 | * AUTO mode : phyxcer register4 is NIC capability | |
1537 | * Force mode: phyxcer register4 is the force media | |
1538 | */ | |
1539 | ||
1540 | static void uli526x_set_phyxcer(struct uli526x_board_info *db) | |
1541 | { | |
1542 | u16 phy_reg; | |
f3b197ac | 1543 | |
4689ced9 PC |
1544 | /* Phyxcer capability setting */ |
1545 | phy_reg = phy_read(db->ioaddr, db->phy_addr, 4, db->chip_id) & ~0x01e0; | |
1546 | ||
1547 | if (db->media_mode & ULI526X_AUTO) { | |
1548 | /* AUTO Mode */ | |
1549 | phy_reg |= db->PHY_reg4; | |
1550 | } else { | |
1551 | /* Force Mode */ | |
1552 | switch(db->media_mode) { | |
1553 | case ULI526X_10MHF: phy_reg |= 0x20; break; | |
1554 | case ULI526X_10MFD: phy_reg |= 0x40; break; | |
1555 | case ULI526X_100MHF: phy_reg |= 0x80; break; | |
1556 | case ULI526X_100MFD: phy_reg |= 0x100; break; | |
1557 | } | |
f3b197ac | 1558 | |
4689ced9 PC |
1559 | } |
1560 | ||
1561 | /* Write new capability to Phyxcer Reg4 */ | |
1562 | if ( !(phy_reg & 0x01e0)) { | |
1563 | phy_reg|=db->PHY_reg4; | |
1564 | db->media_mode|=ULI526X_AUTO; | |
1565 | } | |
1566 | phy_write(db->ioaddr, db->phy_addr, 4, phy_reg, db->chip_id); | |
1567 | ||
1568 | /* Restart Auto-Negotiation */ | |
1569 | phy_write(db->ioaddr, db->phy_addr, 0, 0x1200, db->chip_id); | |
1570 | udelay(50); | |
1571 | } | |
1572 | ||
1573 | ||
1574 | /* | |
1575 | * Process op-mode | |
1576 | AUTO mode : PHY controller in Auto-negotiation Mode | |
1577 | * Force mode: PHY controller in force mode with HUB | |
1578 | * N-way force capability with SWITCH | |
1579 | */ | |
1580 | ||
1581 | static void uli526x_process_mode(struct uli526x_board_info *db) | |
1582 | { | |
1583 | u16 phy_reg; | |
1584 | ||
1585 | /* Full Duplex Mode Check */ | |
1586 | if (db->op_mode & 0x4) | |
1587 | db->cr6_data |= CR6_FDM; /* Set Full Duplex Bit */ | |
1588 | else | |
1589 | db->cr6_data &= ~CR6_FDM; /* Clear Full Duplex Bit */ | |
1590 | ||
1591 | update_cr6(db->cr6_data, db->ioaddr); | |
1592 | ||
1593 | /* 10/100M phyxcer force mode need */ | |
1594 | if ( !(db->media_mode & 0x8)) { | |
1595 | /* Forece Mode */ | |
1596 | phy_reg = phy_read(db->ioaddr, db->phy_addr, 6, db->chip_id); | |
1597 | if ( !(phy_reg & 0x1) ) { | |
1598 | /* parter without N-Way capability */ | |
1599 | phy_reg = 0x0; | |
1600 | switch(db->op_mode) { | |
1601 | case ULI526X_10MHF: phy_reg = 0x0; break; | |
1602 | case ULI526X_10MFD: phy_reg = 0x100; break; | |
1603 | case ULI526X_100MHF: phy_reg = 0x2000; break; | |
1604 | case ULI526X_100MFD: phy_reg = 0x2100; break; | |
1605 | } | |
1606 | phy_write(db->ioaddr, db->phy_addr, 0, phy_reg, db->chip_id); | |
1607 | phy_write(db->ioaddr, db->phy_addr, 0, phy_reg, db->chip_id); | |
1608 | } | |
1609 | } | |
1610 | } | |
1611 | ||
1612 | ||
1613 | /* | |
1614 | * Write a word to Phy register | |
1615 | */ | |
1616 | ||
1617 | static void phy_write(unsigned long iobase, u8 phy_addr, u8 offset, u16 phy_data, u32 chip_id) | |
1618 | { | |
1619 | u16 i; | |
1620 | unsigned long ioaddr; | |
1621 | ||
1622 | if(chip_id == PCI_ULI5263_ID) | |
1623 | { | |
1624 | phy_writeby_cr10(iobase, phy_addr, offset, phy_data); | |
1625 | return; | |
1626 | } | |
1627 | /* M5261/M5263 Chip */ | |
1628 | ioaddr = iobase + DCR9; | |
1629 | ||
1630 | /* Send 33 synchronization clock to Phy controller */ | |
1631 | for (i = 0; i < 35; i++) | |
1632 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1633 | ||
1634 | /* Send start command(01) to Phy */ | |
1635 | phy_write_1bit(ioaddr, PHY_DATA_0, chip_id); | |
1636 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1637 | ||
1638 | /* Send write command(01) to Phy */ | |
1639 | phy_write_1bit(ioaddr, PHY_DATA_0, chip_id); | |
1640 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1641 | ||
1642 | /* Send Phy address */ | |
1643 | for (i = 0x10; i > 0; i = i >> 1) | |
1644 | phy_write_1bit(ioaddr, phy_addr & i ? PHY_DATA_1 : PHY_DATA_0, chip_id); | |
1645 | ||
1646 | /* Send register address */ | |
1647 | for (i = 0x10; i > 0; i = i >> 1) | |
1648 | phy_write_1bit(ioaddr, offset & i ? PHY_DATA_1 : PHY_DATA_0, chip_id); | |
1649 | ||
1650 | /* written trasnition */ | |
1651 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1652 | phy_write_1bit(ioaddr, PHY_DATA_0, chip_id); | |
1653 | ||
1654 | /* Write a word data to PHY controller */ | |
1655 | for ( i = 0x8000; i > 0; i >>= 1) | |
1656 | phy_write_1bit(ioaddr, phy_data & i ? PHY_DATA_1 : PHY_DATA_0, chip_id); | |
f3b197ac | 1657 | |
4689ced9 PC |
1658 | } |
1659 | ||
1660 | ||
1661 | /* | |
1662 | * Read a word data from phy register | |
1663 | */ | |
1664 | ||
1665 | static u16 phy_read(unsigned long iobase, u8 phy_addr, u8 offset, u32 chip_id) | |
1666 | { | |
1667 | int i; | |
1668 | u16 phy_data; | |
1669 | unsigned long ioaddr; | |
1670 | ||
1671 | if(chip_id == PCI_ULI5263_ID) | |
1672 | return phy_readby_cr10(iobase, phy_addr, offset); | |
1673 | /* M5261/M5263 Chip */ | |
1674 | ioaddr = iobase + DCR9; | |
f3b197ac | 1675 | |
4689ced9 PC |
1676 | /* Send 33 synchronization clock to Phy controller */ |
1677 | for (i = 0; i < 35; i++) | |
1678 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1679 | ||
1680 | /* Send start command(01) to Phy */ | |
1681 | phy_write_1bit(ioaddr, PHY_DATA_0, chip_id); | |
1682 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1683 | ||
1684 | /* Send read command(10) to Phy */ | |
1685 | phy_write_1bit(ioaddr, PHY_DATA_1, chip_id); | |
1686 | phy_write_1bit(ioaddr, PHY_DATA_0, chip_id); | |
1687 | ||
1688 | /* Send Phy address */ | |
1689 | for (i = 0x10; i > 0; i = i >> 1) | |
1690 | phy_write_1bit(ioaddr, phy_addr & i ? PHY_DATA_1 : PHY_DATA_0, chip_id); | |
1691 | ||
1692 | /* Send register address */ | |
1693 | for (i = 0x10; i > 0; i = i >> 1) | |
1694 | phy_write_1bit(ioaddr, offset & i ? PHY_DATA_1 : PHY_DATA_0, chip_id); | |
1695 | ||
1696 | /* Skip transition state */ | |
1697 | phy_read_1bit(ioaddr, chip_id); | |
1698 | ||
1699 | /* read 16bit data */ | |
1700 | for (phy_data = 0, i = 0; i < 16; i++) { | |
1701 | phy_data <<= 1; | |
1702 | phy_data |= phy_read_1bit(ioaddr, chip_id); | |
1703 | } | |
1704 | ||
1705 | return phy_data; | |
1706 | } | |
1707 | ||
1708 | static u16 phy_readby_cr10(unsigned long iobase, u8 phy_addr, u8 offset) | |
1709 | { | |
1710 | unsigned long ioaddr,cr10_value; | |
f3b197ac | 1711 | |
4689ced9 PC |
1712 | ioaddr = iobase + DCR10; |
1713 | cr10_value = phy_addr; | |
1714 | cr10_value = (cr10_value<<5) + offset; | |
1715 | cr10_value = (cr10_value<<16) + 0x08000000; | |
1716 | outl(cr10_value,ioaddr); | |
1717 | udelay(1); | |
1718 | while(1) | |
1719 | { | |
1720 | cr10_value = inl(ioaddr); | |
1721 | if(cr10_value&0x10000000) | |
1722 | break; | |
1723 | } | |
1724 | return (cr10_value&0x0ffff); | |
1725 | } | |
1726 | ||
1727 | static void phy_writeby_cr10(unsigned long iobase, u8 phy_addr, u8 offset, u16 phy_data) | |
1728 | { | |
1729 | unsigned long ioaddr,cr10_value; | |
f3b197ac | 1730 | |
4689ced9 PC |
1731 | ioaddr = iobase + DCR10; |
1732 | cr10_value = phy_addr; | |
1733 | cr10_value = (cr10_value<<5) + offset; | |
1734 | cr10_value = (cr10_value<<16) + 0x04000000 + phy_data; | |
1735 | outl(cr10_value,ioaddr); | |
1736 | udelay(1); | |
1737 | } | |
1738 | /* | |
1739 | * Write one bit data to Phy Controller | |
1740 | */ | |
1741 | ||
1742 | static void phy_write_1bit(unsigned long ioaddr, u32 phy_data, u32 chip_id) | |
1743 | { | |
1744 | outl(phy_data , ioaddr); /* MII Clock Low */ | |
1745 | udelay(1); | |
1746 | outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ | |
1747 | udelay(1); | |
1748 | outl(phy_data , ioaddr); /* MII Clock Low */ | |
1749 | udelay(1); | |
1750 | } | |
1751 | ||
1752 | ||
1753 | /* | |
1754 | * Read one bit phy data from PHY controller | |
1755 | */ | |
1756 | ||
1757 | static u16 phy_read_1bit(unsigned long ioaddr, u32 chip_id) | |
1758 | { | |
1759 | u16 phy_data; | |
f3b197ac | 1760 | |
4689ced9 PC |
1761 | outl(0x50000 , ioaddr); |
1762 | udelay(1); | |
1763 | phy_data = ( inl(ioaddr) >> 19 ) & 0x1; | |
1764 | outl(0x40000 , ioaddr); | |
1765 | udelay(1); | |
1766 | ||
1767 | return phy_data; | |
1768 | } | |
1769 | ||
1770 | ||
1771 | static struct pci_device_id uli526x_pci_tbl[] = { | |
1772 | { 0x10B9, 0x5261, PCI_ANY_ID, PCI_ANY_ID, 0, 0, PCI_ULI5261_ID }, | |
1773 | { 0x10B9, 0x5263, PCI_ANY_ID, PCI_ANY_ID, 0, 0, PCI_ULI5263_ID }, | |
1774 | { 0, } | |
1775 | }; | |
1776 | MODULE_DEVICE_TABLE(pci, uli526x_pci_tbl); | |
1777 | ||
1778 | ||
1779 | static struct pci_driver uli526x_driver = { | |
1780 | .name = "uli526x", | |
1781 | .id_table = uli526x_pci_tbl, | |
1782 | .probe = uli526x_init_one, | |
1783 | .remove = __devexit_p(uli526x_remove_one), | |
b6aec32a RW |
1784 | .suspend = uli526x_suspend, |
1785 | .resume = uli526x_resume, | |
4689ced9 PC |
1786 | }; |
1787 | ||
1788 | MODULE_AUTHOR("Peer Chen, peer.chen@uli.com.tw"); | |
1789 | MODULE_DESCRIPTION("ULi M5261/M5263 fast ethernet driver"); | |
1790 | MODULE_LICENSE("GPL"); | |
1791 | ||
c213460f ES |
1792 | module_param(debug, int, 0644); |
1793 | module_param(mode, int, 0); | |
1794 | module_param(cr6set, int, 0); | |
4689ced9 PC |
1795 | MODULE_PARM_DESC(debug, "ULi M5261/M5263 enable debugging (0-1)"); |
1796 | MODULE_PARM_DESC(mode, "ULi M5261/M5263: Bit 0: 10/100Mbps, bit 2: duplex, bit 8: HomePNA"); | |
1797 | ||
1798 | /* Description: | |
1799 | * when user used insmod to add module, system invoked init_module() | |
945a7876 | 1800 | * to register the services. |
4689ced9 PC |
1801 | */ |
1802 | ||
1803 | static int __init uli526x_init_module(void) | |
1804 | { | |
4689ced9 PC |
1805 | |
1806 | printk(version); | |
1807 | printed_version = 1; | |
1808 | ||
1809 | ULI526X_DBUG(0, "init_module() ", debug); | |
1810 | ||
1811 | if (debug) | |
1812 | uli526x_debug = debug; /* set debug flag */ | |
1813 | if (cr6set) | |
1814 | uli526x_cr6_user_set = cr6set; | |
1815 | ||
e1c3e501 | 1816 | switch (mode) { |
4689ced9 PC |
1817 | case ULI526X_10MHF: |
1818 | case ULI526X_100MHF: | |
1819 | case ULI526X_10MFD: | |
1820 | case ULI526X_100MFD: | |
1821 | uli526x_media_mode = mode; | |
1822 | break; | |
e1c3e501 HK |
1823 | default: |
1824 | uli526x_media_mode = ULI526X_AUTO; | |
4689ced9 PC |
1825 | break; |
1826 | } | |
1827 | ||
e1c3e501 | 1828 | return pci_register_driver(&uli526x_driver); |
4689ced9 PC |
1829 | } |
1830 | ||
1831 | ||
1832 | /* | |
1833 | * Description: | |
1834 | * when user used rmmod to delete module, system invoked clean_module() | |
1835 | * to un-register all registered services. | |
1836 | */ | |
1837 | ||
1838 | static void __exit uli526x_cleanup_module(void) | |
1839 | { | |
1840 | ULI526X_DBUG(0, "uli526x_clean_module() ", debug); | |
1841 | pci_unregister_driver(&uli526x_driver); | |
1842 | } | |
1843 | ||
1844 | module_init(uli526x_init_module); | |
1845 | module_exit(uli526x_cleanup_module); |