]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/net/usb/ax88179_178a.c
config: Add RTL8XXXU wifi module
[mirror_ubuntu-zesty-kernel.git] / drivers / net / usb / ax88179_178a.c
CommitLineData
e2ca90c2
FX
1/*
2 * ASIX AX88179/178A USB 3.0/2.0 to Gigabit Ethernet Devices
3 *
4 * Copyright (C) 2011-2013 ASIX
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
9cb00073 17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
e2ca90c2
FX
18 */
19
20#include <linux/module.h>
21#include <linux/etherdevice.h>
22#include <linux/mii.h>
23#include <linux/usb.h>
24#include <linux/crc32.h>
25#include <linux/usb/usbnet.h>
e98d69ba
FX
26#include <uapi/linux/mdio.h>
27#include <linux/mdio.h>
e2ca90c2
FX
28
29#define AX88179_PHY_ID 0x03
30#define AX_EEPROM_LEN 0x100
31#define AX88179_EEPROM_MAGIC 0x17900b95
32#define AX_MCAST_FLTSIZE 8
33#define AX_MAX_MCAST 64
34#define AX_INT_PPLS_LINK ((u32)BIT(16))
35#define AX_RXHDR_L4_TYPE_MASK 0x1c
36#define AX_RXHDR_L4_TYPE_UDP 4
37#define AX_RXHDR_L4_TYPE_TCP 16
38#define AX_RXHDR_L3CSUM_ERR 2
39#define AX_RXHDR_L4CSUM_ERR 1
7e78b83c
FX
40#define AX_RXHDR_CRC_ERR ((u32)BIT(29))
41#define AX_RXHDR_DROP_ERR ((u32)BIT(31))
e2ca90c2
FX
42#define AX_ACCESS_MAC 0x01
43#define AX_ACCESS_PHY 0x02
44#define AX_ACCESS_EEPROM 0x04
45#define AX_ACCESS_EFUS 0x05
46#define AX_PAUSE_WATERLVL_HIGH 0x54
47#define AX_PAUSE_WATERLVL_LOW 0x55
48
49#define PHYSICAL_LINK_STATUS 0x02
50 #define AX_USB_SS 0x04
51 #define AX_USB_HS 0x02
52
53#define GENERAL_STATUS 0x03
54/* Check AX88179 version. UA1:Bit2 = 0, UA2:Bit2 = 1 */
55 #define AX_SECLD 0x04
56
57#define AX_SROM_ADDR 0x07
58#define AX_SROM_CMD 0x0a
59 #define EEP_RD 0x04
60 #define EEP_BUSY 0x10
61
62#define AX_SROM_DATA_LOW 0x08
63#define AX_SROM_DATA_HIGH 0x09
64
65#define AX_RX_CTL 0x0b
66 #define AX_RX_CTL_DROPCRCERR 0x0100
67 #define AX_RX_CTL_IPE 0x0200
68 #define AX_RX_CTL_START 0x0080
69 #define AX_RX_CTL_AP 0x0020
70 #define AX_RX_CTL_AM 0x0010
71 #define AX_RX_CTL_AB 0x0008
72 #define AX_RX_CTL_AMALL 0x0002
73 #define AX_RX_CTL_PRO 0x0001
74 #define AX_RX_CTL_STOP 0x0000
75
76#define AX_NODE_ID 0x10
77#define AX_MULFLTARY 0x16
78
79#define AX_MEDIUM_STATUS_MODE 0x22
80 #define AX_MEDIUM_GIGAMODE 0x01
81 #define AX_MEDIUM_FULL_DUPLEX 0x02
e2ca90c2
FX
82 #define AX_MEDIUM_EN_125MHZ 0x08
83 #define AX_MEDIUM_RXFLOW_CTRLEN 0x10
84 #define AX_MEDIUM_TXFLOW_CTRLEN 0x20
85 #define AX_MEDIUM_RECEIVE_EN 0x100
86 #define AX_MEDIUM_PS 0x200
87 #define AX_MEDIUM_JUMBO_EN 0x8040
88
89#define AX_MONITOR_MOD 0x24
90 #define AX_MONITOR_MODE_RWLC 0x02
91 #define AX_MONITOR_MODE_RWMP 0x04
92 #define AX_MONITOR_MODE_PMEPOL 0x20
93 #define AX_MONITOR_MODE_PMETYPE 0x40
94
95#define AX_GPIO_CTRL 0x25
96 #define AX_GPIO_CTRL_GPIO3EN 0x80
97 #define AX_GPIO_CTRL_GPIO2EN 0x40
98 #define AX_GPIO_CTRL_GPIO1EN 0x20
99
100#define AX_PHYPWR_RSTCTL 0x26
101 #define AX_PHYPWR_RSTCTL_BZ 0x0010
102 #define AX_PHYPWR_RSTCTL_IPRL 0x0020
103 #define AX_PHYPWR_RSTCTL_AT 0x1000
104
105#define AX_RX_BULKIN_QCTRL 0x2e
106#define AX_CLK_SELECT 0x33
107 #define AX_CLK_SELECT_BCS 0x01
108 #define AX_CLK_SELECT_ACS 0x02
109 #define AX_CLK_SELECT_ULR 0x08
110
111#define AX_RXCOE_CTL 0x34
112 #define AX_RXCOE_IP 0x01
113 #define AX_RXCOE_TCP 0x02
114 #define AX_RXCOE_UDP 0x04
115 #define AX_RXCOE_TCPV6 0x20
116 #define AX_RXCOE_UDPV6 0x40
117
118#define AX_TXCOE_CTL 0x35
119 #define AX_TXCOE_IP 0x01
120 #define AX_TXCOE_TCP 0x02
121 #define AX_TXCOE_UDP 0x04
122 #define AX_TXCOE_TCPV6 0x20
123 #define AX_TXCOE_UDPV6 0x40
124
125#define AX_LEDCTRL 0x73
126
127#define GMII_PHY_PHYSR 0x11
128 #define GMII_PHY_PHYSR_SMASK 0xc000
129 #define GMII_PHY_PHYSR_GIGA 0x8000
130 #define GMII_PHY_PHYSR_100 0x4000
131 #define GMII_PHY_PHYSR_FULL 0x2000
132 #define GMII_PHY_PHYSR_LINK 0x400
133
134#define GMII_LED_ACT 0x1a
135 #define GMII_LED_ACTIVE_MASK 0xff8f
136 #define GMII_LED0_ACTIVE BIT(4)
137 #define GMII_LED1_ACTIVE BIT(5)
138 #define GMII_LED2_ACTIVE BIT(6)
139
140#define GMII_LED_LINK 0x1c
141 #define GMII_LED_LINK_MASK 0xf888
142 #define GMII_LED0_LINK_10 BIT(0)
143 #define GMII_LED0_LINK_100 BIT(1)
144 #define GMII_LED0_LINK_1000 BIT(2)
145 #define GMII_LED1_LINK_10 BIT(4)
146 #define GMII_LED1_LINK_100 BIT(5)
147 #define GMII_LED1_LINK_1000 BIT(6)
148 #define GMII_LED2_LINK_10 BIT(8)
149 #define GMII_LED2_LINK_100 BIT(9)
150 #define GMII_LED2_LINK_1000 BIT(10)
151 #define LED0_ACTIVE BIT(0)
152 #define LED0_LINK_10 BIT(1)
153 #define LED0_LINK_100 BIT(2)
154 #define LED0_LINK_1000 BIT(3)
155 #define LED0_FD BIT(4)
156 #define LED0_USB3_MASK 0x001f
157 #define LED1_ACTIVE BIT(5)
158 #define LED1_LINK_10 BIT(6)
159 #define LED1_LINK_100 BIT(7)
160 #define LED1_LINK_1000 BIT(8)
161 #define LED1_FD BIT(9)
162 #define LED1_USB3_MASK 0x03e0
163 #define LED2_ACTIVE BIT(10)
164 #define LED2_LINK_1000 BIT(13)
165 #define LED2_LINK_100 BIT(12)
166 #define LED2_LINK_10 BIT(11)
167 #define LED2_FD BIT(14)
168 #define LED_VALID BIT(15)
169 #define LED2_USB3_MASK 0x7c00
170
171#define GMII_PHYPAGE 0x1e
172#define GMII_PHY_PAGE_SELECT 0x1f
173 #define GMII_PHY_PGSEL_EXT 0x0007
174 #define GMII_PHY_PGSEL_PAGE0 0x0000
e98d69ba
FX
175 #define GMII_PHY_PGSEL_PAGE3 0x0003
176 #define GMII_PHY_PGSEL_PAGE5 0x0005
e2ca90c2
FX
177
178struct ax88179_data {
e98d69ba
FX
179 u8 eee_enabled;
180 u8 eee_active;
e2ca90c2
FX
181 u16 rxctl;
182 u16 reserved;
183};
184
185struct ax88179_int_data {
186 __le32 intdata1;
187 __le32 intdata2;
188};
189
190static const struct {
191 unsigned char ctrl, timer_l, timer_h, size, ifg;
192} AX88179_BULKIN_SIZE[] = {
193 {7, 0x4f, 0, 0x12, 0xff},
194 {7, 0x20, 3, 0x16, 0xff},
195 {7, 0xae, 7, 0x18, 0xff},
196 {7, 0xcc, 0x4c, 0x18, 8},
197};
198
199static int __ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
200 u16 size, void *data, int in_pm)
201{
202 int ret;
203 int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
204
205 BUG_ON(!dev);
206
207 if (!in_pm)
208 fn = usbnet_read_cmd;
209 else
210 fn = usbnet_read_cmd_nopm;
211
212 ret = fn(dev, cmd, USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
213 value, index, data, size);
214
215 if (unlikely(ret < 0))
216 netdev_warn(dev->net, "Failed to read reg index 0x%04x: %d\n",
217 index, ret);
218
219 return ret;
220}
221
222static int __ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
223 u16 size, void *data, int in_pm)
224{
225 int ret;
226 int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
227
228 BUG_ON(!dev);
229
230 if (!in_pm)
231 fn = usbnet_write_cmd;
232 else
233 fn = usbnet_write_cmd_nopm;
234
235 ret = fn(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
236 value, index, data, size);
237
238 if (unlikely(ret < 0))
239 netdev_warn(dev->net, "Failed to write reg index 0x%04x: %d\n",
240 index, ret);
241
242 return ret;
243}
244
245static void ax88179_write_cmd_async(struct usbnet *dev, u8 cmd, u16 value,
246 u16 index, u16 size, void *data)
247{
248 u16 buf;
249
250 if (2 == size) {
251 buf = *((u16 *)data);
252 cpu_to_le16s(&buf);
253 usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
254 USB_RECIP_DEVICE, value, index, &buf,
255 size);
256 } else {
257 usbnet_write_cmd_async(dev, cmd, USB_DIR_OUT | USB_TYPE_VENDOR |
258 USB_RECIP_DEVICE, value, index, data,
259 size);
260 }
261}
262
263static int ax88179_read_cmd_nopm(struct usbnet *dev, u8 cmd, u16 value,
264 u16 index, u16 size, void *data)
265{
266 int ret;
267
268 if (2 == size) {
269 u16 buf;
270 ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf, 1);
271 le16_to_cpus(&buf);
272 *((u16 *)data) = buf;
273 } else if (4 == size) {
274 u32 buf;
275 ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf, 1);
276 le32_to_cpus(&buf);
277 *((u32 *)data) = buf;
278 } else {
279 ret = __ax88179_read_cmd(dev, cmd, value, index, size, data, 1);
280 }
281
282 return ret;
283}
284
285static int ax88179_write_cmd_nopm(struct usbnet *dev, u8 cmd, u16 value,
286 u16 index, u16 size, void *data)
287{
288 int ret;
289
290 if (2 == size) {
291 u16 buf;
292 buf = *((u16 *)data);
293 cpu_to_le16s(&buf);
294 ret = __ax88179_write_cmd(dev, cmd, value, index,
295 size, &buf, 1);
296 } else {
297 ret = __ax88179_write_cmd(dev, cmd, value, index,
298 size, data, 1);
299 }
300
301 return ret;
302}
303
304static int ax88179_read_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
305 u16 size, void *data)
306{
307 int ret;
308
309 if (2 == size) {
310 u16 buf;
311 ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf, 0);
312 le16_to_cpus(&buf);
313 *((u16 *)data) = buf;
314 } else if (4 == size) {
315 u32 buf;
316 ret = __ax88179_read_cmd(dev, cmd, value, index, size, &buf, 0);
317 le32_to_cpus(&buf);
318 *((u32 *)data) = buf;
319 } else {
320 ret = __ax88179_read_cmd(dev, cmd, value, index, size, data, 0);
321 }
322
323 return ret;
324}
325
326static int ax88179_write_cmd(struct usbnet *dev, u8 cmd, u16 value, u16 index,
327 u16 size, void *data)
328{
329 int ret;
330
331 if (2 == size) {
332 u16 buf;
333 buf = *((u16 *)data);
334 cpu_to_le16s(&buf);
335 ret = __ax88179_write_cmd(dev, cmd, value, index,
336 size, &buf, 0);
337 } else {
338 ret = __ax88179_write_cmd(dev, cmd, value, index,
339 size, data, 0);
340 }
341
342 return ret;
343}
344
345static void ax88179_status(struct usbnet *dev, struct urb *urb)
346{
347 struct ax88179_int_data *event;
348 u32 link;
349
350 if (urb->actual_length < 8)
351 return;
352
353 event = urb->transfer_buffer;
354 le32_to_cpus((void *)&event->intdata1);
355
356 link = (((__force u32)event->intdata1) & AX_INT_PPLS_LINK) >> 16;
357
358 if (netif_carrier_ok(dev->net) != link) {
7a97856e 359 usbnet_link_change(dev, link, 1);
e2ca90c2
FX
360 netdev_info(dev->net, "ax88179 - Link status is: %d\n", link);
361 }
362}
363
364static int ax88179_mdio_read(struct net_device *netdev, int phy_id, int loc)
365{
366 struct usbnet *dev = netdev_priv(netdev);
367 u16 res;
368
369 ax88179_read_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
370 return res;
371}
372
373static void ax88179_mdio_write(struct net_device *netdev, int phy_id, int loc,
374 int val)
375{
376 struct usbnet *dev = netdev_priv(netdev);
377 u16 res = (u16) val;
378
379 ax88179_write_cmd(dev, AX_ACCESS_PHY, phy_id, (__u16)loc, 2, &res);
380}
381
e98d69ba
FX
382static inline int ax88179_phy_mmd_indirect(struct usbnet *dev, u16 prtad,
383 u16 devad)
384{
385 u16 tmp16;
386 int ret;
387
388 tmp16 = devad;
389 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
390 MII_MMD_CTRL, 2, &tmp16);
391
392 tmp16 = prtad;
393 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
394 MII_MMD_DATA, 2, &tmp16);
395
396 tmp16 = devad | MII_MMD_CTRL_NOINCR;
397 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
398 MII_MMD_CTRL, 2, &tmp16);
399
400 return ret;
401}
402
403static int
404ax88179_phy_read_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad)
405{
406 int ret;
407 u16 tmp16;
408
409 ax88179_phy_mmd_indirect(dev, prtad, devad);
410
411 ret = ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
412 MII_MMD_DATA, 2, &tmp16);
413 if (ret < 0)
414 return ret;
415
416 return tmp16;
417}
418
419static int
420ax88179_phy_write_mmd_indirect(struct usbnet *dev, u16 prtad, u16 devad,
421 u16 data)
422{
423 int ret;
424
425 ax88179_phy_mmd_indirect(dev, prtad, devad);
426
427 ret = ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
428 MII_MMD_DATA, 2, &data);
429
430 if (ret < 0)
431 return ret;
432
433 return 0;
434}
435
e2ca90c2
FX
436static int ax88179_suspend(struct usb_interface *intf, pm_message_t message)
437{
438 struct usbnet *dev = usb_get_intfdata(intf);
439 u16 tmp16;
440 u8 tmp8;
441
442 usbnet_suspend(intf, message);
443
444 /* Disable RX path */
445 ax88179_read_cmd_nopm(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
446 2, 2, &tmp16);
447 tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
448 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
449 2, 2, &tmp16);
450
451 /* Force bulk-in zero length */
452 ax88179_read_cmd_nopm(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
453 2, 2, &tmp16);
454
455 tmp16 |= AX_PHYPWR_RSTCTL_BZ | AX_PHYPWR_RSTCTL_IPRL;
456 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
457 2, 2, &tmp16);
458
459 /* change clock */
460 tmp8 = 0;
461 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
462
463 /* Configure RX control register => stop operation */
464 tmp16 = AX_RX_CTL_STOP;
465 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
466
467 return 0;
468}
469
470/* This function is used to enable the autodetach function. */
471/* This function is determined by offset 0x43 of EEPROM */
472static int ax88179_auto_detach(struct usbnet *dev, int in_pm)
473{
474 u16 tmp16;
475 u8 tmp8;
476 int (*fnr)(struct usbnet *, u8, u16, u16, u16, void *);
477 int (*fnw)(struct usbnet *, u8, u16, u16, u16, void *);
478
479 if (!in_pm) {
480 fnr = ax88179_read_cmd;
481 fnw = ax88179_write_cmd;
482 } else {
483 fnr = ax88179_read_cmd_nopm;
484 fnw = ax88179_write_cmd_nopm;
485 }
486
487 if (fnr(dev, AX_ACCESS_EEPROM, 0x43, 1, 2, &tmp16) < 0)
488 return 0;
489
490 if ((tmp16 == 0xFFFF) || (!(tmp16 & 0x0100)))
491 return 0;
492
493 /* Enable Auto Detach bit */
494 tmp8 = 0;
495 fnr(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
496 tmp8 |= AX_CLK_SELECT_ULR;
497 fnw(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
498
499 fnr(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
500 tmp16 |= AX_PHYPWR_RSTCTL_AT;
501 fnw(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
502
503 return 0;
504}
505
506static int ax88179_resume(struct usb_interface *intf)
507{
508 struct usbnet *dev = usb_get_intfdata(intf);
509 u16 tmp16;
510 u8 tmp8;
511
7a97856e 512 usbnet_link_change(dev, 0, 0);
e2ca90c2
FX
513
514 /* Power up ethernet PHY */
515 tmp16 = 0;
516 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
517 2, 2, &tmp16);
518 udelay(1000);
519
520 tmp16 = AX_PHYPWR_RSTCTL_IPRL;
521 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL,
522 2, 2, &tmp16);
523 msleep(200);
524
525 /* Ethernet PHY Auto Detach*/
526 ax88179_auto_detach(dev, 1);
527
528 /* Enable clock */
529 ax88179_read_cmd_nopm(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
530 tmp8 |= AX_CLK_SELECT_ACS | AX_CLK_SELECT_BCS;
531 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp8);
532 msleep(100);
533
534 /* Configure RX control register => start operation */
535 tmp16 = AX_RX_CTL_DROPCRCERR | AX_RX_CTL_IPE | AX_RX_CTL_START |
536 AX_RX_CTL_AP | AX_RX_CTL_AMALL | AX_RX_CTL_AB;
537 ax88179_write_cmd_nopm(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
538
539 return usbnet_resume(intf);
540}
541
542static void
543ax88179_get_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
544{
545 struct usbnet *dev = netdev_priv(net);
546 u8 opt;
547
548 if (ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
549 1, 1, &opt) < 0) {
550 wolinfo->supported = 0;
551 wolinfo->wolopts = 0;
552 return;
553 }
554
555 wolinfo->supported = WAKE_PHY | WAKE_MAGIC;
556 wolinfo->wolopts = 0;
557 if (opt & AX_MONITOR_MODE_RWLC)
558 wolinfo->wolopts |= WAKE_PHY;
559 if (opt & AX_MONITOR_MODE_RWMP)
560 wolinfo->wolopts |= WAKE_MAGIC;
561}
562
563static int
564ax88179_set_wol(struct net_device *net, struct ethtool_wolinfo *wolinfo)
565{
566 struct usbnet *dev = netdev_priv(net);
567 u8 opt = 0;
568
569 if (wolinfo->wolopts & WAKE_PHY)
570 opt |= AX_MONITOR_MODE_RWLC;
571 if (wolinfo->wolopts & WAKE_MAGIC)
572 opt |= AX_MONITOR_MODE_RWMP;
573
574 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD,
575 1, 1, &opt) < 0)
576 return -EINVAL;
577
578 return 0;
579}
580
581static int ax88179_get_eeprom_len(struct net_device *net)
582{
583 return AX_EEPROM_LEN;
584}
585
586static int
587ax88179_get_eeprom(struct net_device *net, struct ethtool_eeprom *eeprom,
588 u8 *data)
589{
590 struct usbnet *dev = netdev_priv(net);
591 u16 *eeprom_buff;
592 int first_word, last_word;
593 int i, ret;
594
595 if (eeprom->len == 0)
596 return -EINVAL;
597
598 eeprom->magic = AX88179_EEPROM_MAGIC;
599
600 first_word = eeprom->offset >> 1;
601 last_word = (eeprom->offset + eeprom->len - 1) >> 1;
602 eeprom_buff = kmalloc(sizeof(u16) * (last_word - first_word + 1),
603 GFP_KERNEL);
604 if (!eeprom_buff)
605 return -ENOMEM;
606
607 /* ax88179/178A returns 2 bytes from eeprom on read */
608 for (i = first_word; i <= last_word; i++) {
609 ret = __ax88179_read_cmd(dev, AX_ACCESS_EEPROM, i, 1, 2,
610 &eeprom_buff[i - first_word],
611 0);
612 if (ret < 0) {
613 kfree(eeprom_buff);
614 return -EIO;
615 }
616 }
617
618 memcpy(data, (u8 *)eeprom_buff + (eeprom->offset & 1), eeprom->len);
619 kfree(eeprom_buff);
620 return 0;
621}
622
623static int ax88179_get_settings(struct net_device *net, struct ethtool_cmd *cmd)
624{
625 struct usbnet *dev = netdev_priv(net);
626 return mii_ethtool_gset(&dev->mii, cmd);
627}
628
629static int ax88179_set_settings(struct net_device *net, struct ethtool_cmd *cmd)
630{
631 struct usbnet *dev = netdev_priv(net);
632 return mii_ethtool_sset(&dev->mii, cmd);
633}
634
e98d69ba
FX
635static int
636ax88179_ethtool_get_eee(struct usbnet *dev, struct ethtool_eee *data)
637{
638 int val;
639
640 /* Get Supported EEE */
641 val = ax88179_phy_read_mmd_indirect(dev, MDIO_PCS_EEE_ABLE,
642 MDIO_MMD_PCS);
643 if (val < 0)
644 return val;
645 data->supported = mmd_eee_cap_to_ethtool_sup_t(val);
646
647 /* Get advertisement EEE */
648 val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_ADV,
649 MDIO_MMD_AN);
650 if (val < 0)
651 return val;
652 data->advertised = mmd_eee_adv_to_ethtool_adv_t(val);
653
654 /* Get LP advertisement EEE */
655 val = ax88179_phy_read_mmd_indirect(dev, MDIO_AN_EEE_LPABLE,
656 MDIO_MMD_AN);
657 if (val < 0)
658 return val;
659 data->lp_advertised = mmd_eee_adv_to_ethtool_adv_t(val);
660
661 return 0;
662}
663
664static int
665ax88179_ethtool_set_eee(struct usbnet *dev, struct ethtool_eee *data)
666{
667 u16 tmp16 = ethtool_adv_to_mmd_eee_adv_t(data->advertised);
668
669 return ax88179_phy_write_mmd_indirect(dev, MDIO_AN_EEE_ADV,
670 MDIO_MMD_AN, tmp16);
671}
672
673static int ax88179_chk_eee(struct usbnet *dev)
674{
675 struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
676 struct ax88179_data *priv = (struct ax88179_data *)dev->data;
677
678 mii_ethtool_gset(&dev->mii, &ecmd);
679
680 if (ecmd.duplex & DUPLEX_FULL) {
681 int eee_lp, eee_cap, eee_adv;
682 u32 lp, cap, adv, supported = 0;
683
684 eee_cap = ax88179_phy_read_mmd_indirect(dev,
685 MDIO_PCS_EEE_ABLE,
686 MDIO_MMD_PCS);
687 if (eee_cap < 0) {
688 priv->eee_active = 0;
689 return false;
690 }
691
692 cap = mmd_eee_cap_to_ethtool_sup_t(eee_cap);
693 if (!cap) {
694 priv->eee_active = 0;
695 return false;
696 }
697
698 eee_lp = ax88179_phy_read_mmd_indirect(dev,
699 MDIO_AN_EEE_LPABLE,
700 MDIO_MMD_AN);
701 if (eee_lp < 0) {
702 priv->eee_active = 0;
703 return false;
704 }
705
706 eee_adv = ax88179_phy_read_mmd_indirect(dev,
707 MDIO_AN_EEE_ADV,
708 MDIO_MMD_AN);
709
710 if (eee_adv < 0) {
711 priv->eee_active = 0;
712 return false;
713 }
714
715 adv = mmd_eee_adv_to_ethtool_adv_t(eee_adv);
716 lp = mmd_eee_adv_to_ethtool_adv_t(eee_lp);
717 supported = (ecmd.speed == SPEED_1000) ?
718 SUPPORTED_1000baseT_Full :
719 SUPPORTED_100baseT_Full;
720
721 if (!(lp & adv & supported)) {
722 priv->eee_active = 0;
723 return false;
724 }
725
726 priv->eee_active = 1;
727 return true;
728 }
729
730 priv->eee_active = 0;
731 return false;
732}
733
734static void ax88179_disable_eee(struct usbnet *dev)
735{
736 u16 tmp16;
737
738 tmp16 = GMII_PHY_PGSEL_PAGE3;
739 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
740 GMII_PHY_PAGE_SELECT, 2, &tmp16);
741
742 tmp16 = 0x3246;
743 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
744 MII_PHYADDR, 2, &tmp16);
745
746 tmp16 = GMII_PHY_PGSEL_PAGE0;
747 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
748 GMII_PHY_PAGE_SELECT, 2, &tmp16);
749}
750
751static void ax88179_enable_eee(struct usbnet *dev)
752{
753 u16 tmp16;
754
755 tmp16 = GMII_PHY_PGSEL_PAGE3;
756 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
757 GMII_PHY_PAGE_SELECT, 2, &tmp16);
758
759 tmp16 = 0x3247;
760 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
761 MII_PHYADDR, 2, &tmp16);
762
763 tmp16 = GMII_PHY_PGSEL_PAGE5;
764 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
765 GMII_PHY_PAGE_SELECT, 2, &tmp16);
766
767 tmp16 = 0x0680;
768 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
769 MII_BMSR, 2, &tmp16);
770
771 tmp16 = GMII_PHY_PGSEL_PAGE0;
772 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
773 GMII_PHY_PAGE_SELECT, 2, &tmp16);
774}
775
776static int ax88179_get_eee(struct net_device *net, struct ethtool_eee *edata)
777{
778 struct usbnet *dev = netdev_priv(net);
779 struct ax88179_data *priv = (struct ax88179_data *)dev->data;
780
781 edata->eee_enabled = priv->eee_enabled;
782 edata->eee_active = priv->eee_active;
783
784 return ax88179_ethtool_get_eee(dev, edata);
785}
786
787static int ax88179_set_eee(struct net_device *net, struct ethtool_eee *edata)
788{
789 struct usbnet *dev = netdev_priv(net);
790 struct ax88179_data *priv = (struct ax88179_data *)dev->data;
791 int ret = -EOPNOTSUPP;
792
793 priv->eee_enabled = edata->eee_enabled;
794 if (!priv->eee_enabled) {
795 ax88179_disable_eee(dev);
796 } else {
797 priv->eee_enabled = ax88179_chk_eee(dev);
798 if (!priv->eee_enabled)
799 return -EOPNOTSUPP;
800
801 ax88179_enable_eee(dev);
802 }
803
804 ret = ax88179_ethtool_set_eee(dev, edata);
805 if (ret)
806 return ret;
807
808 mii_nway_restart(&dev->mii);
809
810 usbnet_link_change(dev, 0, 0);
811
812 return ret;
813}
e2ca90c2
FX
814
815static int ax88179_ioctl(struct net_device *net, struct ifreq *rq, int cmd)
816{
817 struct usbnet *dev = netdev_priv(net);
818 return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
819}
820
821static const struct ethtool_ops ax88179_ethtool_ops = {
822 .get_link = ethtool_op_get_link,
823 .get_msglevel = usbnet_get_msglevel,
824 .set_msglevel = usbnet_set_msglevel,
825 .get_wol = ax88179_get_wol,
826 .set_wol = ax88179_set_wol,
827 .get_eeprom_len = ax88179_get_eeprom_len,
828 .get_eeprom = ax88179_get_eeprom,
829 .get_settings = ax88179_get_settings,
830 .set_settings = ax88179_set_settings,
e98d69ba
FX
831 .get_eee = ax88179_get_eee,
832 .set_eee = ax88179_set_eee,
e2ca90c2
FX
833 .nway_reset = usbnet_nway_reset,
834};
835
836static void ax88179_set_multicast(struct net_device *net)
837{
838 struct usbnet *dev = netdev_priv(net);
839 struct ax88179_data *data = (struct ax88179_data *)dev->data;
840 u8 *m_filter = ((u8 *)dev->data) + 12;
841
842 data->rxctl = (AX_RX_CTL_START | AX_RX_CTL_AB | AX_RX_CTL_IPE);
843
844 if (net->flags & IFF_PROMISC) {
845 data->rxctl |= AX_RX_CTL_PRO;
846 } else if (net->flags & IFF_ALLMULTI ||
847 netdev_mc_count(net) > AX_MAX_MCAST) {
848 data->rxctl |= AX_RX_CTL_AMALL;
849 } else if (netdev_mc_empty(net)) {
850 /* just broadcast and directed */
851 } else {
852 /* We use the 20 byte dev->data for our 8 byte filter buffer
853 * to avoid allocating memory that is tricky to free later
854 */
855 u32 crc_bits;
856 struct netdev_hw_addr *ha;
857
858 memset(m_filter, 0, AX_MCAST_FLTSIZE);
859
860 netdev_for_each_mc_addr(ha, net) {
861 crc_bits = ether_crc(ETH_ALEN, ha->addr) >> 26;
862 *(m_filter + (crc_bits >> 3)) |= (1 << (crc_bits & 7));
863 }
864
865 ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_MULFLTARY,
866 AX_MCAST_FLTSIZE, AX_MCAST_FLTSIZE,
867 m_filter);
868
869 data->rxctl |= AX_RX_CTL_AM;
870 }
871
872 ax88179_write_cmd_async(dev, AX_ACCESS_MAC, AX_RX_CTL,
873 2, 2, &data->rxctl);
874}
875
876static int
877ax88179_set_features(struct net_device *net, netdev_features_t features)
878{
879 u8 tmp;
880 struct usbnet *dev = netdev_priv(net);
881 netdev_features_t changed = net->features ^ features;
882
883 if (changed & NETIF_F_IP_CSUM) {
884 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
885 tmp ^= AX_TXCOE_TCP | AX_TXCOE_UDP;
886 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
887 }
888
889 if (changed & NETIF_F_IPV6_CSUM) {
890 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
891 tmp ^= AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
892 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, &tmp);
893 }
894
895 if (changed & NETIF_F_RXCSUM) {
896 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
897 tmp ^= AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
898 AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
899 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, &tmp);
900 }
901
902 return 0;
903}
904
905static int ax88179_change_mtu(struct net_device *net, int new_mtu)
906{
907 struct usbnet *dev = netdev_priv(net);
908 u16 tmp16;
909
e2ca90c2
FX
910 net->mtu = new_mtu;
911 dev->hard_mtu = net->mtu + net->hard_header_len;
912
913 if (net->mtu > 1500) {
914 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
915 2, 2, &tmp16);
916 tmp16 |= AX_MEDIUM_JUMBO_EN;
917 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
918 2, 2, &tmp16);
919 } else {
920 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
921 2, 2, &tmp16);
922 tmp16 &= ~AX_MEDIUM_JUMBO_EN;
923 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
924 2, 2, &tmp16);
925 }
926
a88c32ae
ML
927 /* max qlen depend on hard_mtu and rx_urb_size */
928 usbnet_update_max_qlen(dev);
929
e2ca90c2
FX
930 return 0;
931}
932
933static int ax88179_set_mac_addr(struct net_device *net, void *p)
934{
935 struct usbnet *dev = netdev_priv(net);
936 struct sockaddr *addr = p;
95ff8868 937 int ret;
e2ca90c2
FX
938
939 if (netif_running(net))
940 return -EBUSY;
941 if (!is_valid_ether_addr(addr->sa_data))
942 return -EADDRNOTAVAIL;
943
944 memcpy(net->dev_addr, addr->sa_data, ETH_ALEN);
945
946 /* Set the MAC address */
95ff8868 947 ret = ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
e2ca90c2 948 ETH_ALEN, net->dev_addr);
95ff8868
IM
949 if (ret < 0)
950 return ret;
951
952 return 0;
e2ca90c2
FX
953}
954
955static const struct net_device_ops ax88179_netdev_ops = {
956 .ndo_open = usbnet_open,
957 .ndo_stop = usbnet_stop,
958 .ndo_start_xmit = usbnet_start_xmit,
959 .ndo_tx_timeout = usbnet_tx_timeout,
960 .ndo_change_mtu = ax88179_change_mtu,
961 .ndo_set_mac_address = ax88179_set_mac_addr,
962 .ndo_validate_addr = eth_validate_addr,
963 .ndo_do_ioctl = ax88179_ioctl,
964 .ndo_set_rx_mode = ax88179_set_multicast,
965 .ndo_set_features = ax88179_set_features,
966};
967
968static int ax88179_check_eeprom(struct usbnet *dev)
969{
970 u8 i, buf, eeprom[20];
971 u16 csum, delay = HZ / 10;
972 unsigned long jtimeout;
973
974 /* Read EEPROM content */
975 for (i = 0; i < 6; i++) {
976 buf = i;
977 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
978 1, 1, &buf) < 0)
979 return -EINVAL;
980
981 buf = EEP_RD;
982 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
983 1, 1, &buf) < 0)
984 return -EINVAL;
985
986 jtimeout = jiffies + delay;
987 do {
988 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
989 1, 1, &buf);
990
991 if (time_after(jiffies, jtimeout))
992 return -EINVAL;
993
994 } while (buf & EEP_BUSY);
995
996 __ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
997 2, 2, &eeprom[i * 2], 0);
998
999 if ((i == 0) && (eeprom[0] == 0xFF))
1000 return -EINVAL;
1001 }
1002
1003 csum = eeprom[6] + eeprom[7] + eeprom[8] + eeprom[9];
1004 csum = (csum >> 8) + (csum & 0xff);
1005 if ((csum + eeprom[10]) != 0xff)
1006 return -EINVAL;
1007
1008 return 0;
1009}
1010
1011static int ax88179_check_efuse(struct usbnet *dev, u16 *ledmode)
1012{
1013 u8 i;
1014 u8 efuse[64];
1015 u16 csum = 0;
1016
1017 if (ax88179_read_cmd(dev, AX_ACCESS_EFUS, 0, 64, 64, efuse) < 0)
1018 return -EINVAL;
1019
1020 if (*efuse == 0xFF)
1021 return -EINVAL;
1022
1023 for (i = 0; i < 64; i++)
1024 csum = csum + efuse[i];
1025
1026 while (csum > 255)
1027 csum = (csum & 0x00FF) + ((csum >> 8) & 0x00FF);
1028
1029 if (csum != 0xFF)
1030 return -EINVAL;
1031
1032 *ledmode = (efuse[51] << 8) | efuse[52];
1033
1034 return 0;
1035}
1036
1037static int ax88179_convert_old_led(struct usbnet *dev, u16 *ledvalue)
1038{
1039 u16 led;
1040
1041 /* Loaded the old eFuse LED Mode */
1042 if (ax88179_read_cmd(dev, AX_ACCESS_EEPROM, 0x3C, 1, 2, &led) < 0)
1043 return -EINVAL;
1044
1045 led >>= 8;
1046 switch (led) {
1047 case 0xFF:
1048 led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1049 LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1050 LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1051 break;
1052 case 0xFE:
1053 led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 | LED_VALID;
1054 break;
1055 case 0xFD:
1056 led = LED0_ACTIVE | LED1_LINK_1000 | LED2_LINK_100 |
1057 LED2_LINK_10 | LED_VALID;
1058 break;
1059 case 0xFC:
1060 led = LED0_ACTIVE | LED1_ACTIVE | LED1_LINK_1000 | LED2_ACTIVE |
1061 LED2_LINK_100 | LED2_LINK_10 | LED_VALID;
1062 break;
1063 default:
1064 led = LED0_ACTIVE | LED1_LINK_10 | LED1_LINK_100 |
1065 LED1_LINK_1000 | LED2_ACTIVE | LED2_LINK_10 |
1066 LED2_LINK_100 | LED2_LINK_1000 | LED_VALID;
1067 break;
1068 }
1069
1070 *ledvalue = led;
1071
1072 return 0;
1073}
1074
1075static int ax88179_led_setting(struct usbnet *dev)
1076{
1077 u8 ledfd, value = 0;
1078 u16 tmp, ledact, ledlink, ledvalue = 0, delay = HZ / 10;
1079 unsigned long jtimeout;
1080
1081 /* Check AX88179 version. UA1 or UA2*/
1082 ax88179_read_cmd(dev, AX_ACCESS_MAC, GENERAL_STATUS, 1, 1, &value);
1083
1084 if (!(value & AX_SECLD)) { /* UA1 */
1085 value = AX_GPIO_CTRL_GPIO3EN | AX_GPIO_CTRL_GPIO2EN |
1086 AX_GPIO_CTRL_GPIO1EN;
1087 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_GPIO_CTRL,
1088 1, 1, &value) < 0)
1089 return -EINVAL;
1090 }
1091
1092 /* Check EEPROM */
1093 if (!ax88179_check_eeprom(dev)) {
1094 value = 0x42;
1095 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_ADDR,
1096 1, 1, &value) < 0)
1097 return -EINVAL;
1098
1099 value = EEP_RD;
1100 if (ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1101 1, 1, &value) < 0)
1102 return -EINVAL;
1103
1104 jtimeout = jiffies + delay;
1105 do {
1106 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_CMD,
1107 1, 1, &value);
1108
1109 if (time_after(jiffies, jtimeout))
1110 return -EINVAL;
1111
1112 } while (value & EEP_BUSY);
1113
1114 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_HIGH,
1115 1, 1, &value);
1116 ledvalue = (value << 8);
1117
1118 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_SROM_DATA_LOW,
1119 1, 1, &value);
1120 ledvalue |= value;
1121
1122 /* load internal ROM for defaule setting */
1123 if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1124 ax88179_convert_old_led(dev, &ledvalue);
1125
1126 } else if (!ax88179_check_efuse(dev, &ledvalue)) {
1127 if ((ledvalue == 0xFFFF) || ((ledvalue & LED_VALID) == 0))
1128 ax88179_convert_old_led(dev, &ledvalue);
1129 } else {
1130 ax88179_convert_old_led(dev, &ledvalue);
1131 }
1132
1133 tmp = GMII_PHY_PGSEL_EXT;
1134 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1135 GMII_PHY_PAGE_SELECT, 2, &tmp);
1136
1137 tmp = 0x2c;
1138 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1139 GMII_PHYPAGE, 2, &tmp);
1140
1141 ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1142 GMII_LED_ACT, 2, &ledact);
1143
1144 ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1145 GMII_LED_LINK, 2, &ledlink);
1146
1147 ledact &= GMII_LED_ACTIVE_MASK;
1148 ledlink &= GMII_LED_LINK_MASK;
1149
1150 if (ledvalue & LED0_ACTIVE)
1151 ledact |= GMII_LED0_ACTIVE;
1152
1153 if (ledvalue & LED1_ACTIVE)
1154 ledact |= GMII_LED1_ACTIVE;
1155
1156 if (ledvalue & LED2_ACTIVE)
1157 ledact |= GMII_LED2_ACTIVE;
1158
1159 if (ledvalue & LED0_LINK_10)
1160 ledlink |= GMII_LED0_LINK_10;
1161
1162 if (ledvalue & LED1_LINK_10)
1163 ledlink |= GMII_LED1_LINK_10;
1164
1165 if (ledvalue & LED2_LINK_10)
1166 ledlink |= GMII_LED2_LINK_10;
1167
1168 if (ledvalue & LED0_LINK_100)
1169 ledlink |= GMII_LED0_LINK_100;
1170
1171 if (ledvalue & LED1_LINK_100)
1172 ledlink |= GMII_LED1_LINK_100;
1173
1174 if (ledvalue & LED2_LINK_100)
1175 ledlink |= GMII_LED2_LINK_100;
1176
1177 if (ledvalue & LED0_LINK_1000)
1178 ledlink |= GMII_LED0_LINK_1000;
1179
1180 if (ledvalue & LED1_LINK_1000)
1181 ledlink |= GMII_LED1_LINK_1000;
1182
1183 if (ledvalue & LED2_LINK_1000)
1184 ledlink |= GMII_LED2_LINK_1000;
1185
1186 tmp = ledact;
1187 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1188 GMII_LED_ACT, 2, &tmp);
1189
1190 tmp = ledlink;
1191 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1192 GMII_LED_LINK, 2, &tmp);
1193
1194 tmp = GMII_PHY_PGSEL_PAGE0;
1195 ax88179_write_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1196 GMII_PHY_PAGE_SELECT, 2, &tmp);
1197
1198 /* LED full duplex setting */
1199 ledfd = 0;
1200 if (ledvalue & LED0_FD)
1201 ledfd |= 0x01;
1202 else if ((ledvalue & LED0_USB3_MASK) == 0)
1203 ledfd |= 0x02;
1204
1205 if (ledvalue & LED1_FD)
1206 ledfd |= 0x04;
1207 else if ((ledvalue & LED1_USB3_MASK) == 0)
1208 ledfd |= 0x08;
1209
1210 if (ledvalue & LED2_FD)
1211 ledfd |= 0x10;
1212 else if ((ledvalue & LED2_USB3_MASK) == 0)
1213 ledfd |= 0x20;
1214
1215 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_LEDCTRL, 1, 1, &ledfd);
1216
1217 return 0;
1218}
1219
1220static int ax88179_bind(struct usbnet *dev, struct usb_interface *intf)
1221{
1222 u8 buf[5];
1223 u16 *tmp16;
1224 u8 *tmp;
1225 struct ax88179_data *ax179_data = (struct ax88179_data *)dev->data;
e98d69ba 1226 struct ethtool_eee eee_data;
e2ca90c2
FX
1227
1228 usbnet_get_endpoints(dev, intf);
1229
1230 tmp16 = (u16 *)buf;
1231 tmp = (u8 *)buf;
1232
1233 memset(ax179_data, 0, sizeof(*ax179_data));
1234
1235 /* Power up ethernet PHY */
1236 *tmp16 = 0;
1237 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1238 *tmp16 = AX_PHYPWR_RSTCTL_IPRL;
1239 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1240 msleep(200);
1241
1242 *tmp = AX_CLK_SELECT_ACS | AX_CLK_SELECT_BCS;
1243 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, tmp);
1244 msleep(100);
1245
1246 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN,
1247 ETH_ALEN, dev->net->dev_addr);
1248 memcpy(dev->net->perm_addr, dev->net->dev_addr, ETH_ALEN);
1249
1250 /* RX bulk configuration */
1251 memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1252 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1253
1254 dev->rx_urb_size = 1024 * 20;
1255
1256 *tmp = 0x34;
1257 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_LOW, 1, 1, tmp);
1258
1259 *tmp = 0x52;
1260 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_HIGH,
1261 1, 1, tmp);
1262
1263 dev->net->netdev_ops = &ax88179_netdev_ops;
1264 dev->net->ethtool_ops = &ax88179_ethtool_ops;
1265 dev->net->needed_headroom = 8;
f77f0aee 1266 dev->net->max_mtu = 4088;
e2ca90c2
FX
1267
1268 /* Initialize MII structure */
1269 dev->mii.dev = dev->net;
1270 dev->mii.mdio_read = ax88179_mdio_read;
1271 dev->mii.mdio_write = ax88179_mdio_write;
1272 dev->mii.phy_id_mask = 0xff;
1273 dev->mii.reg_num_mask = 0xff;
1274 dev->mii.phy_id = 0x03;
1275 dev->mii.supports_gmii = 1;
1276
1277 dev->net->features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
20f01703 1278 NETIF_F_RXCSUM;
e2ca90c2
FX
1279
1280 dev->net->hw_features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
20f01703 1281 NETIF_F_RXCSUM;
e2ca90c2
FX
1282
1283 /* Enable checksum offload */
1284 *tmp = AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
1285 AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
1286 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, tmp);
1287
1288 *tmp = AX_TXCOE_IP | AX_TXCOE_TCP | AX_TXCOE_UDP |
1289 AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
1290 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, tmp);
1291
1292 /* Configure RX control register => start operation */
1293 *tmp16 = AX_RX_CTL_DROPCRCERR | AX_RX_CTL_IPE | AX_RX_CTL_START |
1294 AX_RX_CTL_AP | AX_RX_CTL_AMALL | AX_RX_CTL_AB;
1295 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, tmp16);
1296
1297 *tmp = AX_MONITOR_MODE_PMETYPE | AX_MONITOR_MODE_PMEPOL |
1298 AX_MONITOR_MODE_RWMP;
1299 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD, 1, 1, tmp);
1300
1301 /* Configure default medium type => giga */
1302 *tmp16 = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
4c8e84b2
FX
1303 AX_MEDIUM_RXFLOW_CTRLEN | AX_MEDIUM_FULL_DUPLEX |
1304 AX_MEDIUM_GIGAMODE;
e2ca90c2
FX
1305 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1306 2, 2, tmp16);
1307
1308 ax88179_led_setting(dev);
1309
e98d69ba
FX
1310 ax179_data->eee_enabled = 0;
1311 ax179_data->eee_active = 0;
1312
1313 ax88179_disable_eee(dev);
1314
1315 ax88179_ethtool_get_eee(dev, &eee_data);
1316 eee_data.advertised = 0;
1317 ax88179_ethtool_set_eee(dev, &eee_data);
1318
e2ca90c2
FX
1319 /* Restart autoneg */
1320 mii_nway_restart(&dev->mii);
1321
7a97856e 1322 usbnet_link_change(dev, 0, 0);
e2ca90c2
FX
1323
1324 return 0;
1325}
1326
1327static void ax88179_unbind(struct usbnet *dev, struct usb_interface *intf)
1328{
1329 u16 tmp16;
1330
1331 /* Configure RX control register => stop operation */
1332 tmp16 = AX_RX_CTL_STOP;
1333 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &tmp16);
1334
1335 tmp16 = 0;
1336 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, &tmp16);
1337
1338 /* Power down ethernet PHY */
1339 tmp16 = 0;
1340 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, &tmp16);
1341}
1342
1343static void
1344ax88179_rx_checksum(struct sk_buff *skb, u32 *pkt_hdr)
1345{
1346 skb->ip_summed = CHECKSUM_NONE;
1347
1348 /* checksum error bit is set */
1349 if ((*pkt_hdr & AX_RXHDR_L3CSUM_ERR) ||
1350 (*pkt_hdr & AX_RXHDR_L4CSUM_ERR))
1351 return;
1352
1353 /* It must be a TCP or UDP packet with a valid checksum */
1354 if (((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_TCP) ||
1355 ((*pkt_hdr & AX_RXHDR_L4_TYPE_MASK) == AX_RXHDR_L4_TYPE_UDP))
1356 skb->ip_summed = CHECKSUM_UNNECESSARY;
1357}
1358
1359static int ax88179_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
1360{
1361 struct sk_buff *ax_skb;
1362 int pkt_cnt;
1363 u32 rx_hdr;
1364 u16 hdr_off;
1365 u32 *pkt_hdr;
1366
eb85569f
EG
1367 /* This check is no longer done by usbnet */
1368 if (skb->len < dev->net->hard_header_len)
1369 return 0;
1370
e2ca90c2
FX
1371 skb_trim(skb, skb->len - 4);
1372 memcpy(&rx_hdr, skb_tail_pointer(skb), 4);
1373 le32_to_cpus(&rx_hdr);
1374
1375 pkt_cnt = (u16)rx_hdr;
1376 hdr_off = (u16)(rx_hdr >> 16);
1377 pkt_hdr = (u32 *)(skb->data + hdr_off);
1378
1379 while (pkt_cnt--) {
1380 u16 pkt_len;
1381
1382 le32_to_cpus(pkt_hdr);
1383 pkt_len = (*pkt_hdr >> 16) & 0x1fff;
1384
1385 /* Check CRC or runt packet */
1386 if ((*pkt_hdr & AX_RXHDR_CRC_ERR) ||
1387 (*pkt_hdr & AX_RXHDR_DROP_ERR)) {
1388 skb_pull(skb, (pkt_len + 7) & 0xFFF8);
1389 pkt_hdr++;
1390 continue;
1391 }
1392
1393 if (pkt_cnt == 0) {
1394 /* Skip IP alignment psudo header */
1395 skb_pull(skb, 2);
1396 skb->len = pkt_len;
1397 skb_set_tail_pointer(skb, pkt_len);
1398 skb->truesize = pkt_len + sizeof(struct sk_buff);
1399 ax88179_rx_checksum(skb, pkt_hdr);
1400 return 1;
1401 }
1402
1403 ax_skb = skb_clone(skb, GFP_ATOMIC);
1404 if (ax_skb) {
1405 ax_skb->len = pkt_len;
1406 ax_skb->data = skb->data + 2;
1407 skb_set_tail_pointer(ax_skb, pkt_len);
1408 ax_skb->truesize = pkt_len + sizeof(struct sk_buff);
1409 ax88179_rx_checksum(ax_skb, pkt_hdr);
1410 usbnet_skb_return(dev, ax_skb);
1411 } else {
1412 return 0;
1413 }
1414
1415 skb_pull(skb, (pkt_len + 7) & 0xFFF8);
1416 pkt_hdr++;
1417 }
1418 return 1;
1419}
1420
1421static struct sk_buff *
1422ax88179_tx_fixup(struct usbnet *dev, struct sk_buff *skb, gfp_t flags)
1423{
1424 u32 tx_hdr1, tx_hdr2;
1425 int frame_size = dev->maxpacket;
1426 int mss = skb_shinfo(skb)->gso_size;
1427 int headroom;
e2ca90c2
FX
1428
1429 tx_hdr1 = skb->len;
1430 tx_hdr2 = mss;
1431 if (((skb->len + 8) % frame_size) == 0)
1432 tx_hdr2 |= 0x80008000; /* Enable padding */
1433
f2707015 1434 headroom = skb_headroom(skb) - 8;
e2ca90c2 1435
f2707015
ED
1436 if ((skb_header_cloned(skb) || headroom < 0) &&
1437 pskb_expand_head(skb, headroom < 0 ? 8 : 0, 0, GFP_ATOMIC)) {
e2ca90c2 1438 dev_kfree_skb_any(skb);
f2707015 1439 return NULL;
e2ca90c2
FX
1440 }
1441
1442 skb_push(skb, 4);
1443 cpu_to_le32s(&tx_hdr2);
1444 skb_copy_to_linear_data(skb, &tx_hdr2, 4);
1445
1446 skb_push(skb, 4);
1447 cpu_to_le32s(&tx_hdr1);
1448 skb_copy_to_linear_data(skb, &tx_hdr1, 4);
1449
1450 return skb;
1451}
1452
1453static int ax88179_link_reset(struct usbnet *dev)
1454{
1455 struct ax88179_data *ax179_data = (struct ax88179_data *)dev->data;
1456 u8 tmp[5], link_sts;
1457 u16 mode, tmp16, delay = HZ / 10;
1458 u32 tmp32 = 0x40000000;
1459 unsigned long jtimeout;
1460
1461 jtimeout = jiffies + delay;
1462 while (tmp32 & 0x40000000) {
1463 mode = 0;
1464 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, &mode);
1465 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2,
1466 &ax179_data->rxctl);
1467
1468 /*link up, check the usb device control TX FIFO full or empty*/
1469 ax88179_read_cmd(dev, 0x81, 0x8c, 0, 4, &tmp32);
1470
1471 if (time_after(jiffies, jtimeout))
1472 return 0;
1473 }
1474
1475 mode = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
4c8e84b2 1476 AX_MEDIUM_RXFLOW_CTRLEN;
e2ca90c2
FX
1477
1478 ax88179_read_cmd(dev, AX_ACCESS_MAC, PHYSICAL_LINK_STATUS,
1479 1, 1, &link_sts);
1480
1481 ax88179_read_cmd(dev, AX_ACCESS_PHY, AX88179_PHY_ID,
1482 GMII_PHY_PHYSR, 2, &tmp16);
1483
1484 if (!(tmp16 & GMII_PHY_PHYSR_LINK)) {
1485 return 0;
1486 } else if (GMII_PHY_PHYSR_GIGA == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1487 mode |= AX_MEDIUM_GIGAMODE | AX_MEDIUM_EN_125MHZ;
1488 if (dev->net->mtu > 1500)
1489 mode |= AX_MEDIUM_JUMBO_EN;
1490
1491 if (link_sts & AX_USB_SS)
1492 memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1493 else if (link_sts & AX_USB_HS)
1494 memcpy(tmp, &AX88179_BULKIN_SIZE[1], 5);
1495 else
1496 memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1497 } else if (GMII_PHY_PHYSR_100 == (tmp16 & GMII_PHY_PHYSR_SMASK)) {
1498 mode |= AX_MEDIUM_PS;
1499
1500 if (link_sts & (AX_USB_SS | AX_USB_HS))
1501 memcpy(tmp, &AX88179_BULKIN_SIZE[2], 5);
1502 else
1503 memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1504 } else {
1505 memcpy(tmp, &AX88179_BULKIN_SIZE[3], 5);
1506 }
1507
1508 /* RX bulk configuration */
1509 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1510
1511 dev->rx_urb_size = (1024 * (tmp[3] + 2));
1512
1513 if (tmp16 & GMII_PHY_PHYSR_FULL)
1514 mode |= AX_MEDIUM_FULL_DUPLEX;
1515 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1516 2, 2, &mode);
1517
e98d69ba
FX
1518 ax179_data->eee_enabled = ax88179_chk_eee(dev);
1519
e2ca90c2
FX
1520 netif_carrier_on(dev->net);
1521
1522 return 0;
1523}
1524
1525static int ax88179_reset(struct usbnet *dev)
1526{
1527 u8 buf[5];
1528 u16 *tmp16;
1529 u8 *tmp;
e98d69ba
FX
1530 struct ax88179_data *ax179_data = (struct ax88179_data *)dev->data;
1531 struct ethtool_eee eee_data;
e2ca90c2
FX
1532
1533 tmp16 = (u16 *)buf;
1534 tmp = (u8 *)buf;
1535
1536 /* Power up ethernet PHY */
1537 *tmp16 = 0;
1538 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1539
1540 *tmp16 = AX_PHYPWR_RSTCTL_IPRL;
1541 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PHYPWR_RSTCTL, 2, 2, tmp16);
1542 msleep(200);
1543
1544 *tmp = AX_CLK_SELECT_ACS | AX_CLK_SELECT_BCS;
1545 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_CLK_SELECT, 1, 1, tmp);
1546 msleep(100);
1547
1548 /* Ethernet PHY Auto Detach*/
1549 ax88179_auto_detach(dev, 0);
1550
1551 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_NODE_ID, ETH_ALEN, ETH_ALEN,
1552 dev->net->dev_addr);
1553 memcpy(dev->net->perm_addr, dev->net->dev_addr, ETH_ALEN);
1554
1555 /* RX bulk configuration */
1556 memcpy(tmp, &AX88179_BULKIN_SIZE[0], 5);
1557 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_BULKIN_QCTRL, 5, 5, tmp);
1558
1559 dev->rx_urb_size = 1024 * 20;
1560
1561 *tmp = 0x34;
1562 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_LOW, 1, 1, tmp);
1563
1564 *tmp = 0x52;
1565 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_PAUSE_WATERLVL_HIGH,
1566 1, 1, tmp);
1567
1568 dev->net->features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
20f01703 1569 NETIF_F_RXCSUM;
e2ca90c2
FX
1570
1571 dev->net->hw_features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
20f01703 1572 NETIF_F_RXCSUM;
e2ca90c2
FX
1573
1574 /* Enable checksum offload */
1575 *tmp = AX_RXCOE_IP | AX_RXCOE_TCP | AX_RXCOE_UDP |
1576 AX_RXCOE_TCPV6 | AX_RXCOE_UDPV6;
1577 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RXCOE_CTL, 1, 1, tmp);
1578
1579 *tmp = AX_TXCOE_IP | AX_TXCOE_TCP | AX_TXCOE_UDP |
1580 AX_TXCOE_TCPV6 | AX_TXCOE_UDPV6;
1581 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_TXCOE_CTL, 1, 1, tmp);
1582
1583 /* Configure RX control register => start operation */
1584 *tmp16 = AX_RX_CTL_DROPCRCERR | AX_RX_CTL_IPE | AX_RX_CTL_START |
1585 AX_RX_CTL_AP | AX_RX_CTL_AMALL | AX_RX_CTL_AB;
1586 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_RX_CTL, 2, 2, tmp16);
1587
1588 *tmp = AX_MONITOR_MODE_PMETYPE | AX_MONITOR_MODE_PMEPOL |
1589 AX_MONITOR_MODE_RWMP;
1590 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MONITOR_MOD, 1, 1, tmp);
1591
1592 /* Configure default medium type => giga */
1593 *tmp16 = AX_MEDIUM_RECEIVE_EN | AX_MEDIUM_TXFLOW_CTRLEN |
4c8e84b2
FX
1594 AX_MEDIUM_RXFLOW_CTRLEN | AX_MEDIUM_FULL_DUPLEX |
1595 AX_MEDIUM_GIGAMODE;
e2ca90c2
FX
1596 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1597 2, 2, tmp16);
1598
1599 ax88179_led_setting(dev);
1600
e98d69ba
FX
1601 ax179_data->eee_enabled = 0;
1602 ax179_data->eee_active = 0;
1603
1604 ax88179_disable_eee(dev);
1605
1606 ax88179_ethtool_get_eee(dev, &eee_data);
1607 eee_data.advertised = 0;
1608 ax88179_ethtool_set_eee(dev, &eee_data);
1609
e2ca90c2
FX
1610 /* Restart autoneg */
1611 mii_nway_restart(&dev->mii);
1612
7a97856e 1613 usbnet_link_change(dev, 0, 0);
e2ca90c2
FX
1614
1615 return 0;
1616}
1617
1618static int ax88179_stop(struct usbnet *dev)
1619{
1620 u16 tmp16;
1621
1622 ax88179_read_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1623 2, 2, &tmp16);
1624 tmp16 &= ~AX_MEDIUM_RECEIVE_EN;
1625 ax88179_write_cmd(dev, AX_ACCESS_MAC, AX_MEDIUM_STATUS_MODE,
1626 2, 2, &tmp16);
1627
1628 return 0;
1629}
1630
1631static const struct driver_info ax88179_info = {
803dee95 1632 .description = "ASIX AX88179 USB 3.0 Gigabit Ethernet",
e2ca90c2
FX
1633 .bind = ax88179_bind,
1634 .unbind = ax88179_unbind,
1635 .status = ax88179_status,
1636 .link_reset = ax88179_link_reset,
1637 .reset = ax88179_reset,
1638 .stop = ax88179_stop,
1639 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1640 .rx_fixup = ax88179_rx_fixup,
1641 .tx_fixup = ax88179_tx_fixup,
1642};
1643
1644static const struct driver_info ax88178a_info = {
803dee95 1645 .description = "ASIX AX88178A USB 2.0 Gigabit Ethernet",
e2ca90c2
FX
1646 .bind = ax88179_bind,
1647 .unbind = ax88179_unbind,
1648 .status = ax88179_status,
1649 .link_reset = ax88179_link_reset,
1650 .reset = ax88179_reset,
1651 .stop = ax88179_stop,
1652 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1653 .rx_fixup = ax88179_rx_fixup,
1654 .tx_fixup = ax88179_tx_fixup,
1655};
1656
8da3cf2a
AC
1657static const struct driver_info cypress_GX3_info = {
1658 .description = "Cypress GX3 SuperSpeed to Gigabit Ethernet Controller",
1659 .bind = ax88179_bind,
1660 .unbind = ax88179_unbind,
1661 .status = ax88179_status,
1662 .link_reset = ax88179_link_reset,
1663 .reset = ax88179_reset,
1664 .stop = ax88179_stop,
1665 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1666 .rx_fixup = ax88179_rx_fixup,
1667 .tx_fixup = ax88179_tx_fixup,
1668};
1669
635d61a3
GD
1670static const struct driver_info dlink_dub1312_info = {
1671 .description = "D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter",
1672 .bind = ax88179_bind,
1673 .unbind = ax88179_unbind,
1674 .status = ax88179_status,
1675 .link_reset = ax88179_link_reset,
1676 .reset = ax88179_reset,
1677 .stop = ax88179_stop,
1678 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1679 .rx_fixup = ax88179_rx_fixup,
1680 .tx_fixup = ax88179_tx_fixup,
1681};
1682
e2ca90c2
FX
1683static const struct driver_info sitecom_info = {
1684 .description = "Sitecom USB 3.0 to Gigabit Adapter",
1685 .bind = ax88179_bind,
1686 .unbind = ax88179_unbind,
1687 .status = ax88179_status,
1688 .link_reset = ax88179_link_reset,
1689 .reset = ax88179_reset,
1690 .stop = ax88179_stop,
1691 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1692 .rx_fixup = ax88179_rx_fixup,
1693 .tx_fixup = ax88179_tx_fixup,
1694};
1695
f11a5bc1
FX
1696static const struct driver_info samsung_info = {
1697 .description = "Samsung USB Ethernet Adapter",
1698 .bind = ax88179_bind,
1699 .unbind = ax88179_unbind,
1700 .status = ax88179_status,
1701 .link_reset = ax88179_link_reset,
1702 .reset = ax88179_reset,
1703 .stop = ax88179_stop,
1704 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1705 .rx_fixup = ax88179_rx_fixup,
1706 .tx_fixup = ax88179_tx_fixup,
1707};
1708
e5fe0cd4
FX
1709static const struct driver_info lenovo_info = {
1710 .description = "Lenovo OneLinkDock Gigabit LAN",
1711 .bind = ax88179_bind,
1712 .unbind = ax88179_unbind,
1713 .status = ax88179_status,
1714 .link_reset = ax88179_link_reset,
1715 .reset = ax88179_reset,
1716 .stop = ax88179_stop,
1717 .flags = FLAG_ETHER | FLAG_FRAMING_AX,
1718 .rx_fixup = ax88179_rx_fixup,
1719 .tx_fixup = ax88179_tx_fixup,
1720};
1721
e2ca90c2
FX
1722static const struct usb_device_id products[] = {
1723{
1724 /* ASIX AX88179 10/100/1000 */
1725 USB_DEVICE(0x0b95, 0x1790),
1726 .driver_info = (unsigned long)&ax88179_info,
1727}, {
1728 /* ASIX AX88178A 10/100/1000 */
1729 USB_DEVICE(0x0b95, 0x178a),
1730 .driver_info = (unsigned long)&ax88178a_info,
8da3cf2a
AC
1731}, {
1732 /* Cypress GX3 SuperSpeed to Gigabit Ethernet Bridge Controller */
1733 USB_DEVICE(0x04b4, 0x3610),
1734 .driver_info = (unsigned long)&cypress_GX3_info,
635d61a3
GD
1735}, {
1736 /* D-Link DUB-1312 USB 3.0 to Gigabit Ethernet Adapter */
1737 USB_DEVICE(0x2001, 0x4a00),
1738 .driver_info = (unsigned long)&dlink_dub1312_info,
e2ca90c2
FX
1739}, {
1740 /* Sitecom USB 3.0 to Gigabit Adapter */
1741 USB_DEVICE(0x0df6, 0x0072),
f11a5bc1
FX
1742 .driver_info = (unsigned long)&sitecom_info,
1743}, {
1744 /* Samsung USB Ethernet Adapter */
1745 USB_DEVICE(0x04e8, 0xa100),
1746 .driver_info = (unsigned long)&samsung_info,
e5fe0cd4
FX
1747}, {
1748 /* Lenovo OneLinkDock Gigabit LAN */
1749 USB_DEVICE(0x17ef, 0x304b),
1750 .driver_info = (unsigned long)&lenovo_info,
e2ca90c2
FX
1751},
1752 { },
1753};
1754MODULE_DEVICE_TABLE(usb, products);
1755
1756static struct usb_driver ax88179_178a_driver = {
1757 .name = "ax88179_178a",
1758 .id_table = products,
1759 .probe = usbnet_probe,
1760 .suspend = ax88179_suspend,
1761 .resume = ax88179_resume,
b8553b89 1762 .reset_resume = ax88179_resume,
e2ca90c2
FX
1763 .disconnect = usbnet_disconnect,
1764 .supports_autosuspend = 1,
1765 .disable_hub_initiated_lpm = 1,
1766};
1767
1768module_usb_driver(ax88179_178a_driver);
1769
1770MODULE_DESCRIPTION("ASIX AX88179/178A based USB 3.0/2.0 Gigabit Ethernet Devices");
1771MODULE_LICENSE("GPL");