]>
Commit | Line | Data |
---|---|---|
ac718b69 | 1 | /* |
c7de7dec | 2 | * Copyright (c) 2014 Realtek Semiconductor Corp. All rights reserved. |
ac718b69 | 3 | * |
4 | * This program is free software; you can redistribute it and/or | |
5 | * modify it under the terms of the GNU General Public License | |
6 | * version 2 as published by the Free Software Foundation. | |
7 | * | |
8 | */ | |
9 | ||
ac718b69 | 10 | #include <linux/signal.h> |
11 | #include <linux/slab.h> | |
12 | #include <linux/module.h> | |
ac718b69 | 13 | #include <linux/netdevice.h> |
14 | #include <linux/etherdevice.h> | |
15 | #include <linux/mii.h> | |
16 | #include <linux/ethtool.h> | |
17 | #include <linux/usb.h> | |
18 | #include <linux/crc32.h> | |
19 | #include <linux/if_vlan.h> | |
20 | #include <linux/uaccess.h> | |
ebc2ec48 | 21 | #include <linux/list.h> |
5bd23881 | 22 | #include <linux/ip.h> |
23 | #include <linux/ipv6.h> | |
6128d1bb | 24 | #include <net/ip6_checksum.h> |
4c4a6b1b | 25 | #include <uapi/linux/mdio.h> |
26 | #include <linux/mdio.h> | |
ac718b69 | 27 | |
28 | /* Version Information */ | |
b5403273 | 29 | #define DRIVER_VERSION "v1.07.0 (2014/10/09)" |
ac718b69 | 30 | #define DRIVER_AUTHOR "Realtek linux nic maintainers <nic_swsd@realtek.com>" |
44d942a9 | 31 | #define DRIVER_DESC "Realtek RTL8152/RTL8153 Based USB Ethernet Adapters" |
ac718b69 | 32 | #define MODULENAME "r8152" |
33 | ||
34 | #define R8152_PHY_ID 32 | |
35 | ||
36 | #define PLA_IDR 0xc000 | |
37 | #define PLA_RCR 0xc010 | |
38 | #define PLA_RMS 0xc016 | |
39 | #define PLA_RXFIFO_CTRL0 0xc0a0 | |
40 | #define PLA_RXFIFO_CTRL1 0xc0a4 | |
41 | #define PLA_RXFIFO_CTRL2 0xc0a8 | |
42 | #define PLA_FMC 0xc0b4 | |
43 | #define PLA_CFG_WOL 0xc0b6 | |
43779f8d | 44 | #define PLA_TEREDO_CFG 0xc0bc |
ac718b69 | 45 | #define PLA_MAR 0xcd00 |
43779f8d | 46 | #define PLA_BACKUP 0xd000 |
ac718b69 | 47 | #define PAL_BDC_CR 0xd1a0 |
43779f8d | 48 | #define PLA_TEREDO_TIMER 0xd2cc |
49 | #define PLA_REALWOW_TIMER 0xd2e8 | |
ac718b69 | 50 | #define PLA_LEDSEL 0xdd90 |
51 | #define PLA_LED_FEATURE 0xdd92 | |
52 | #define PLA_PHYAR 0xde00 | |
43779f8d | 53 | #define PLA_BOOT_CTRL 0xe004 |
ac718b69 | 54 | #define PLA_GPHY_INTR_IMR 0xe022 |
55 | #define PLA_EEE_CR 0xe040 | |
56 | #define PLA_EEEP_CR 0xe080 | |
57 | #define PLA_MAC_PWR_CTRL 0xe0c0 | |
43779f8d | 58 | #define PLA_MAC_PWR_CTRL2 0xe0ca |
59 | #define PLA_MAC_PWR_CTRL3 0xe0cc | |
60 | #define PLA_MAC_PWR_CTRL4 0xe0ce | |
61 | #define PLA_WDT6_CTRL 0xe428 | |
ac718b69 | 62 | #define PLA_TCR0 0xe610 |
63 | #define PLA_TCR1 0xe612 | |
69b4b7a4 | 64 | #define PLA_MTPS 0xe615 |
ac718b69 | 65 | #define PLA_TXFIFO_CTRL 0xe618 |
4f1d4d54 | 66 | #define PLA_RSTTALLY 0xe800 |
ac718b69 | 67 | #define PLA_CR 0xe813 |
68 | #define PLA_CRWECR 0xe81c | |
21ff2e89 | 69 | #define PLA_CONFIG12 0xe81e /* CONFIG1, CONFIG2 */ |
70 | #define PLA_CONFIG34 0xe820 /* CONFIG3, CONFIG4 */ | |
ac718b69 | 71 | #define PLA_CONFIG5 0xe822 |
72 | #define PLA_PHY_PWR 0xe84c | |
73 | #define PLA_OOB_CTRL 0xe84f | |
74 | #define PLA_CPCR 0xe854 | |
75 | #define PLA_MISC_0 0xe858 | |
76 | #define PLA_MISC_1 0xe85a | |
77 | #define PLA_OCP_GPHY_BASE 0xe86c | |
4f1d4d54 | 78 | #define PLA_TALLYCNT 0xe890 |
ac718b69 | 79 | #define PLA_SFF_STS_7 0xe8de |
80 | #define PLA_PHYSTATUS 0xe908 | |
81 | #define PLA_BP_BA 0xfc26 | |
82 | #define PLA_BP_0 0xfc28 | |
83 | #define PLA_BP_1 0xfc2a | |
84 | #define PLA_BP_2 0xfc2c | |
85 | #define PLA_BP_3 0xfc2e | |
86 | #define PLA_BP_4 0xfc30 | |
87 | #define PLA_BP_5 0xfc32 | |
88 | #define PLA_BP_6 0xfc34 | |
89 | #define PLA_BP_7 0xfc36 | |
43779f8d | 90 | #define PLA_BP_EN 0xfc38 |
ac718b69 | 91 | |
43779f8d | 92 | #define USB_U2P3_CTRL 0xb460 |
ac718b69 | 93 | #define USB_DEV_STAT 0xb808 |
94 | #define USB_USB_CTRL 0xd406 | |
95 | #define USB_PHY_CTRL 0xd408 | |
96 | #define USB_TX_AGG 0xd40a | |
97 | #define USB_RX_BUF_TH 0xd40c | |
98 | #define USB_USB_TIMER 0xd428 | |
43779f8d | 99 | #define USB_RX_EARLY_AGG 0xd42c |
ac718b69 | 100 | #define USB_PM_CTRL_STATUS 0xd432 |
101 | #define USB_TX_DMA 0xd434 | |
43779f8d | 102 | #define USB_TOLERANCE 0xd490 |
103 | #define USB_LPM_CTRL 0xd41a | |
ac718b69 | 104 | #define USB_UPS_CTRL 0xd800 |
43779f8d | 105 | #define USB_MISC_0 0xd81a |
106 | #define USB_POWER_CUT 0xd80a | |
107 | #define USB_AFE_CTRL2 0xd824 | |
108 | #define USB_WDT11_CTRL 0xe43c | |
ac718b69 | 109 | #define USB_BP_BA 0xfc26 |
110 | #define USB_BP_0 0xfc28 | |
111 | #define USB_BP_1 0xfc2a | |
112 | #define USB_BP_2 0xfc2c | |
113 | #define USB_BP_3 0xfc2e | |
114 | #define USB_BP_4 0xfc30 | |
115 | #define USB_BP_5 0xfc32 | |
116 | #define USB_BP_6 0xfc34 | |
117 | #define USB_BP_7 0xfc36 | |
43779f8d | 118 | #define USB_BP_EN 0xfc38 |
ac718b69 | 119 | |
120 | /* OCP Registers */ | |
121 | #define OCP_ALDPS_CONFIG 0x2010 | |
122 | #define OCP_EEE_CONFIG1 0x2080 | |
123 | #define OCP_EEE_CONFIG2 0x2092 | |
124 | #define OCP_EEE_CONFIG3 0x2094 | |
ac244d3e | 125 | #define OCP_BASE_MII 0xa400 |
ac718b69 | 126 | #define OCP_EEE_AR 0xa41a |
127 | #define OCP_EEE_DATA 0xa41c | |
43779f8d | 128 | #define OCP_PHY_STATUS 0xa420 |
129 | #define OCP_POWER_CFG 0xa430 | |
130 | #define OCP_EEE_CFG 0xa432 | |
131 | #define OCP_SRAM_ADDR 0xa436 | |
132 | #define OCP_SRAM_DATA 0xa438 | |
133 | #define OCP_DOWN_SPEED 0xa442 | |
df35d283 | 134 | #define OCP_EEE_ABLE 0xa5c4 |
4c4a6b1b | 135 | #define OCP_EEE_ADV 0xa5d0 |
df35d283 | 136 | #define OCP_EEE_LPABLE 0xa5d2 |
43779f8d | 137 | #define OCP_ADC_CFG 0xbc06 |
138 | ||
139 | /* SRAM Register */ | |
140 | #define SRAM_LPF_CFG 0x8012 | |
141 | #define SRAM_10M_AMP1 0x8080 | |
142 | #define SRAM_10M_AMP2 0x8082 | |
143 | #define SRAM_IMPEDANCE 0x8084 | |
ac718b69 | 144 | |
145 | /* PLA_RCR */ | |
146 | #define RCR_AAP 0x00000001 | |
147 | #define RCR_APM 0x00000002 | |
148 | #define RCR_AM 0x00000004 | |
149 | #define RCR_AB 0x00000008 | |
150 | #define RCR_ACPT_ALL (RCR_AAP | RCR_APM | RCR_AM | RCR_AB) | |
151 | ||
152 | /* PLA_RXFIFO_CTRL0 */ | |
153 | #define RXFIFO_THR1_NORMAL 0x00080002 | |
154 | #define RXFIFO_THR1_OOB 0x01800003 | |
155 | ||
156 | /* PLA_RXFIFO_CTRL1 */ | |
157 | #define RXFIFO_THR2_FULL 0x00000060 | |
158 | #define RXFIFO_THR2_HIGH 0x00000038 | |
159 | #define RXFIFO_THR2_OOB 0x0000004a | |
43779f8d | 160 | #define RXFIFO_THR2_NORMAL 0x00a0 |
ac718b69 | 161 | |
162 | /* PLA_RXFIFO_CTRL2 */ | |
163 | #define RXFIFO_THR3_FULL 0x00000078 | |
164 | #define RXFIFO_THR3_HIGH 0x00000048 | |
165 | #define RXFIFO_THR3_OOB 0x0000005a | |
43779f8d | 166 | #define RXFIFO_THR3_NORMAL 0x0110 |
ac718b69 | 167 | |
168 | /* PLA_TXFIFO_CTRL */ | |
169 | #define TXFIFO_THR_NORMAL 0x00400008 | |
43779f8d | 170 | #define TXFIFO_THR_NORMAL2 0x01000008 |
ac718b69 | 171 | |
172 | /* PLA_FMC */ | |
173 | #define FMC_FCR_MCU_EN 0x0001 | |
174 | ||
175 | /* PLA_EEEP_CR */ | |
176 | #define EEEP_CR_EEEP_TX 0x0002 | |
177 | ||
43779f8d | 178 | /* PLA_WDT6_CTRL */ |
179 | #define WDT6_SET_MODE 0x0010 | |
180 | ||
ac718b69 | 181 | /* PLA_TCR0 */ |
182 | #define TCR0_TX_EMPTY 0x0800 | |
183 | #define TCR0_AUTO_FIFO 0x0080 | |
184 | ||
185 | /* PLA_TCR1 */ | |
186 | #define VERSION_MASK 0x7cf0 | |
187 | ||
69b4b7a4 | 188 | /* PLA_MTPS */ |
189 | #define MTPS_JUMBO (12 * 1024 / 64) | |
190 | #define MTPS_DEFAULT (6 * 1024 / 64) | |
191 | ||
4f1d4d54 | 192 | /* PLA_RSTTALLY */ |
193 | #define TALLY_RESET 0x0001 | |
194 | ||
ac718b69 | 195 | /* PLA_CR */ |
196 | #define CR_RST 0x10 | |
197 | #define CR_RE 0x08 | |
198 | #define CR_TE 0x04 | |
199 | ||
200 | /* PLA_CRWECR */ | |
201 | #define CRWECR_NORAML 0x00 | |
202 | #define CRWECR_CONFIG 0xc0 | |
203 | ||
204 | /* PLA_OOB_CTRL */ | |
205 | #define NOW_IS_OOB 0x80 | |
206 | #define TXFIFO_EMPTY 0x20 | |
207 | #define RXFIFO_EMPTY 0x10 | |
208 | #define LINK_LIST_READY 0x02 | |
209 | #define DIS_MCU_CLROOB 0x01 | |
210 | #define FIFO_EMPTY (TXFIFO_EMPTY | RXFIFO_EMPTY) | |
211 | ||
212 | /* PLA_MISC_1 */ | |
213 | #define RXDY_GATED_EN 0x0008 | |
214 | ||
215 | /* PLA_SFF_STS_7 */ | |
216 | #define RE_INIT_LL 0x8000 | |
217 | #define MCU_BORW_EN 0x4000 | |
218 | ||
219 | /* PLA_CPCR */ | |
220 | #define CPCR_RX_VLAN 0x0040 | |
221 | ||
222 | /* PLA_CFG_WOL */ | |
223 | #define MAGIC_EN 0x0001 | |
224 | ||
43779f8d | 225 | /* PLA_TEREDO_CFG */ |
226 | #define TEREDO_SEL 0x8000 | |
227 | #define TEREDO_WAKE_MASK 0x7f00 | |
228 | #define TEREDO_RS_EVENT_MASK 0x00fe | |
229 | #define OOB_TEREDO_EN 0x0001 | |
230 | ||
ac718b69 | 231 | /* PAL_BDC_CR */ |
232 | #define ALDPS_PROXY_MODE 0x0001 | |
233 | ||
21ff2e89 | 234 | /* PLA_CONFIG34 */ |
235 | #define LINK_ON_WAKE_EN 0x0010 | |
236 | #define LINK_OFF_WAKE_EN 0x0008 | |
237 | ||
ac718b69 | 238 | /* PLA_CONFIG5 */ |
21ff2e89 | 239 | #define BWF_EN 0x0040 |
240 | #define MWF_EN 0x0020 | |
241 | #define UWF_EN 0x0010 | |
ac718b69 | 242 | #define LAN_WAKE_EN 0x0002 |
243 | ||
244 | /* PLA_LED_FEATURE */ | |
245 | #define LED_MODE_MASK 0x0700 | |
246 | ||
247 | /* PLA_PHY_PWR */ | |
248 | #define TX_10M_IDLE_EN 0x0080 | |
249 | #define PFM_PWM_SWITCH 0x0040 | |
250 | ||
251 | /* PLA_MAC_PWR_CTRL */ | |
252 | #define D3_CLK_GATED_EN 0x00004000 | |
253 | #define MCU_CLK_RATIO 0x07010f07 | |
254 | #define MCU_CLK_RATIO_MASK 0x0f0f0f0f | |
43779f8d | 255 | #define ALDPS_SPDWN_RATIO 0x0f87 |
256 | ||
257 | /* PLA_MAC_PWR_CTRL2 */ | |
258 | #define EEE_SPDWN_RATIO 0x8007 | |
259 | ||
260 | /* PLA_MAC_PWR_CTRL3 */ | |
261 | #define PKT_AVAIL_SPDWN_EN 0x0100 | |
262 | #define SUSPEND_SPDWN_EN 0x0004 | |
263 | #define U1U2_SPDWN_EN 0x0002 | |
264 | #define L1_SPDWN_EN 0x0001 | |
265 | ||
266 | /* PLA_MAC_PWR_CTRL4 */ | |
267 | #define PWRSAVE_SPDWN_EN 0x1000 | |
268 | #define RXDV_SPDWN_EN 0x0800 | |
269 | #define TX10MIDLE_EN 0x0100 | |
270 | #define TP100_SPDWN_EN 0x0020 | |
271 | #define TP500_SPDWN_EN 0x0010 | |
272 | #define TP1000_SPDWN_EN 0x0008 | |
273 | #define EEE_SPDWN_EN 0x0001 | |
ac718b69 | 274 | |
275 | /* PLA_GPHY_INTR_IMR */ | |
276 | #define GPHY_STS_MSK 0x0001 | |
277 | #define SPEED_DOWN_MSK 0x0002 | |
278 | #define SPDWN_RXDV_MSK 0x0004 | |
279 | #define SPDWN_LINKCHG_MSK 0x0008 | |
280 | ||
281 | /* PLA_PHYAR */ | |
282 | #define PHYAR_FLAG 0x80000000 | |
283 | ||
284 | /* PLA_EEE_CR */ | |
285 | #define EEE_RX_EN 0x0001 | |
286 | #define EEE_TX_EN 0x0002 | |
287 | ||
43779f8d | 288 | /* PLA_BOOT_CTRL */ |
289 | #define AUTOLOAD_DONE 0x0002 | |
290 | ||
ac718b69 | 291 | /* USB_DEV_STAT */ |
292 | #define STAT_SPEED_MASK 0x0006 | |
293 | #define STAT_SPEED_HIGH 0x0000 | |
a3cc465d | 294 | #define STAT_SPEED_FULL 0x0002 |
ac718b69 | 295 | |
296 | /* USB_TX_AGG */ | |
297 | #define TX_AGG_MAX_THRESHOLD 0x03 | |
298 | ||
299 | /* USB_RX_BUF_TH */ | |
43779f8d | 300 | #define RX_THR_SUPPER 0x0c350180 |
8e1f51bd | 301 | #define RX_THR_HIGH 0x7a120180 |
43779f8d | 302 | #define RX_THR_SLOW 0xffff0180 |
ac718b69 | 303 | |
304 | /* USB_TX_DMA */ | |
305 | #define TEST_MODE_DISABLE 0x00000001 | |
306 | #define TX_SIZE_ADJUST1 0x00000100 | |
307 | ||
308 | /* USB_UPS_CTRL */ | |
309 | #define POWER_CUT 0x0100 | |
310 | ||
311 | /* USB_PM_CTRL_STATUS */ | |
8e1f51bd | 312 | #define RESUME_INDICATE 0x0001 |
ac718b69 | 313 | |
314 | /* USB_USB_CTRL */ | |
315 | #define RX_AGG_DISABLE 0x0010 | |
316 | ||
43779f8d | 317 | /* USB_U2P3_CTRL */ |
318 | #define U2P3_ENABLE 0x0001 | |
319 | ||
320 | /* USB_POWER_CUT */ | |
321 | #define PWR_EN 0x0001 | |
322 | #define PHASE2_EN 0x0008 | |
323 | ||
324 | /* USB_MISC_0 */ | |
325 | #define PCUT_STATUS 0x0001 | |
326 | ||
327 | /* USB_RX_EARLY_AGG */ | |
328 | #define EARLY_AGG_SUPPER 0x0e832981 | |
329 | #define EARLY_AGG_HIGH 0x0e837a12 | |
330 | #define EARLY_AGG_SLOW 0x0e83ffff | |
331 | ||
332 | /* USB_WDT11_CTRL */ | |
333 | #define TIMER11_EN 0x0001 | |
334 | ||
335 | /* USB_LPM_CTRL */ | |
336 | #define LPM_TIMER_MASK 0x0c | |
337 | #define LPM_TIMER_500MS 0x04 /* 500 ms */ | |
338 | #define LPM_TIMER_500US 0x0c /* 500 us */ | |
339 | ||
340 | /* USB_AFE_CTRL2 */ | |
341 | #define SEN_VAL_MASK 0xf800 | |
342 | #define SEN_VAL_NORMAL 0xa000 | |
343 | #define SEL_RXIDLE 0x0100 | |
344 | ||
ac718b69 | 345 | /* OCP_ALDPS_CONFIG */ |
346 | #define ENPWRSAVE 0x8000 | |
347 | #define ENPDNPS 0x0200 | |
348 | #define LINKENA 0x0100 | |
349 | #define DIS_SDSAVE 0x0010 | |
350 | ||
43779f8d | 351 | /* OCP_PHY_STATUS */ |
352 | #define PHY_STAT_MASK 0x0007 | |
353 | #define PHY_STAT_LAN_ON 3 | |
354 | #define PHY_STAT_PWRDN 5 | |
355 | ||
356 | /* OCP_POWER_CFG */ | |
357 | #define EEE_CLKDIV_EN 0x8000 | |
358 | #define EN_ALDPS 0x0004 | |
359 | #define EN_10M_PLLOFF 0x0001 | |
360 | ||
ac718b69 | 361 | /* OCP_EEE_CONFIG1 */ |
362 | #define RG_TXLPI_MSK_HFDUP 0x8000 | |
363 | #define RG_MATCLR_EN 0x4000 | |
364 | #define EEE_10_CAP 0x2000 | |
365 | #define EEE_NWAY_EN 0x1000 | |
366 | #define TX_QUIET_EN 0x0200 | |
367 | #define RX_QUIET_EN 0x0100 | |
d24f6134 | 368 | #define sd_rise_time_mask 0x0070 |
4c4a6b1b | 369 | #define sd_rise_time(x) (min(x, 7) << 4) /* bit 4 ~ 6 */ |
ac718b69 | 370 | #define RG_RXLPI_MSK_HFDUP 0x0008 |
371 | #define SDFALLTIME 0x0007 /* bit 0 ~ 2 */ | |
372 | ||
373 | /* OCP_EEE_CONFIG2 */ | |
374 | #define RG_LPIHYS_NUM 0x7000 /* bit 12 ~ 15 */ | |
375 | #define RG_DACQUIET_EN 0x0400 | |
376 | #define RG_LDVQUIET_EN 0x0200 | |
377 | #define RG_CKRSEL 0x0020 | |
378 | #define RG_EEEPRG_EN 0x0010 | |
379 | ||
380 | /* OCP_EEE_CONFIG3 */ | |
d24f6134 | 381 | #define fast_snr_mask 0xff80 |
4c4a6b1b | 382 | #define fast_snr(x) (min(x, 0x1ff) << 7) /* bit 7 ~ 15 */ |
ac718b69 | 383 | #define RG_LFS_SEL 0x0060 /* bit 6 ~ 5 */ |
384 | #define MSK_PH 0x0006 /* bit 0 ~ 3 */ | |
385 | ||
386 | /* OCP_EEE_AR */ | |
387 | /* bit[15:14] function */ | |
388 | #define FUN_ADDR 0x0000 | |
389 | #define FUN_DATA 0x4000 | |
390 | /* bit[4:0] device addr */ | |
ac718b69 | 391 | |
43779f8d | 392 | /* OCP_EEE_CFG */ |
393 | #define CTAP_SHORT_EN 0x0040 | |
394 | #define EEE10_EN 0x0010 | |
395 | ||
396 | /* OCP_DOWN_SPEED */ | |
397 | #define EN_10M_BGOFF 0x0080 | |
398 | ||
43779f8d | 399 | /* OCP_ADC_CFG */ |
400 | #define CKADSEL_L 0x0100 | |
401 | #define ADC_EN 0x0080 | |
402 | #define EN_EMI_L 0x0040 | |
403 | ||
404 | /* SRAM_LPF_CFG */ | |
405 | #define LPF_AUTO_TUNE 0x8000 | |
406 | ||
407 | /* SRAM_10M_AMP1 */ | |
408 | #define GDAC_IB_UPALL 0x0008 | |
409 | ||
410 | /* SRAM_10M_AMP2 */ | |
411 | #define AMP_DN 0x0200 | |
412 | ||
413 | /* SRAM_IMPEDANCE */ | |
414 | #define RX_DRIVING_MASK 0x6000 | |
415 | ||
ac718b69 | 416 | enum rtl_register_content { |
43779f8d | 417 | _1000bps = 0x10, |
ac718b69 | 418 | _100bps = 0x08, |
419 | _10bps = 0x04, | |
420 | LINK_STATUS = 0x02, | |
421 | FULL_DUP = 0x01, | |
422 | }; | |
423 | ||
1764bcd9 | 424 | #define RTL8152_MAX_TX 4 |
ebc2ec48 | 425 | #define RTL8152_MAX_RX 10 |
40a82917 | 426 | #define INTBUFSIZE 2 |
8e1f51bd | 427 | #define CRC_SIZE 4 |
428 | #define TX_ALIGN 4 | |
429 | #define RX_ALIGN 8 | |
40a82917 | 430 | |
431 | #define INTR_LINK 0x0004 | |
ebc2ec48 | 432 | |
ac718b69 | 433 | #define RTL8152_REQT_READ 0xc0 |
434 | #define RTL8152_REQT_WRITE 0x40 | |
435 | #define RTL8152_REQ_GET_REGS 0x05 | |
436 | #define RTL8152_REQ_SET_REGS 0x05 | |
437 | ||
438 | #define BYTE_EN_DWORD 0xff | |
439 | #define BYTE_EN_WORD 0x33 | |
440 | #define BYTE_EN_BYTE 0x11 | |
441 | #define BYTE_EN_SIX_BYTES 0x3f | |
442 | #define BYTE_EN_START_MASK 0x0f | |
443 | #define BYTE_EN_END_MASK 0xf0 | |
444 | ||
69b4b7a4 | 445 | #define RTL8153_MAX_PACKET 9216 /* 9K */ |
446 | #define RTL8153_MAX_MTU (RTL8153_MAX_PACKET - VLAN_ETH_HLEN - VLAN_HLEN) | |
ac718b69 | 447 | #define RTL8152_RMS (VLAN_ETH_FRAME_LEN + VLAN_HLEN) |
69b4b7a4 | 448 | #define RTL8153_RMS RTL8153_MAX_PACKET |
b8125404 | 449 | #define RTL8152_TX_TIMEOUT (5 * HZ) |
ac718b69 | 450 | |
451 | /* rtl8152 flags */ | |
452 | enum rtl8152_flags { | |
453 | RTL8152_UNPLUG = 0, | |
ac718b69 | 454 | RTL8152_SET_RX_MODE, |
40a82917 | 455 | WORK_ENABLE, |
456 | RTL8152_LINK_CHG, | |
9a4be1bd | 457 | SELECTIVE_SUSPEND, |
aa66a5f1 | 458 | PHY_RESET, |
0c3121fc | 459 | SCHEDULE_TASKLET, |
ac718b69 | 460 | }; |
461 | ||
462 | /* Define these values to match your device */ | |
463 | #define VENDOR_ID_REALTEK 0x0bda | |
464 | #define PRODUCT_ID_RTL8152 0x8152 | |
43779f8d | 465 | #define PRODUCT_ID_RTL8153 0x8153 |
466 | ||
467 | #define VENDOR_ID_SAMSUNG 0x04e8 | |
468 | #define PRODUCT_ID_SAMSUNG 0xa101 | |
ac718b69 | 469 | |
470 | #define MCU_TYPE_PLA 0x0100 | |
471 | #define MCU_TYPE_USB 0x0000 | |
472 | ||
c7de7dec | 473 | #define REALTEK_USB_DEVICE(vend, prod) \ |
474 | USB_DEVICE_INTERFACE_CLASS(vend, prod, USB_CLASS_VENDOR_SPEC) | |
475 | ||
4f1d4d54 | 476 | struct tally_counter { |
477 | __le64 tx_packets; | |
478 | __le64 rx_packets; | |
479 | __le64 tx_errors; | |
480 | __le32 rx_errors; | |
481 | __le16 rx_missed; | |
482 | __le16 align_errors; | |
483 | __le32 tx_one_collision; | |
484 | __le32 tx_multi_collision; | |
485 | __le64 rx_unicast; | |
486 | __le64 rx_broadcast; | |
487 | __le32 rx_multicast; | |
488 | __le16 tx_aborted; | |
489 | __le16 tx_underun; | |
490 | }; | |
491 | ||
ac718b69 | 492 | struct rx_desc { |
500b6d7e | 493 | __le32 opts1; |
ac718b69 | 494 | #define RX_LEN_MASK 0x7fff |
565cab0a | 495 | |
500b6d7e | 496 | __le32 opts2; |
565cab0a | 497 | #define RD_UDP_CS (1 << 23) |
498 | #define RD_TCP_CS (1 << 22) | |
6128d1bb | 499 | #define RD_IPV6_CS (1 << 20) |
565cab0a | 500 | #define RD_IPV4_CS (1 << 19) |
501 | ||
500b6d7e | 502 | __le32 opts3; |
565cab0a | 503 | #define IPF (1 << 23) /* IP checksum fail */ |
504 | #define UDPF (1 << 22) /* UDP checksum fail */ | |
505 | #define TCPF (1 << 21) /* TCP checksum fail */ | |
c5554298 | 506 | #define RX_VLAN_TAG (1 << 16) |
565cab0a | 507 | |
500b6d7e | 508 | __le32 opts4; |
509 | __le32 opts5; | |
510 | __le32 opts6; | |
ac718b69 | 511 | }; |
512 | ||
513 | struct tx_desc { | |
500b6d7e | 514 | __le32 opts1; |
ac718b69 | 515 | #define TX_FS (1 << 31) /* First segment of a packet */ |
516 | #define TX_LS (1 << 30) /* Final segment of a packet */ | |
60c89071 | 517 | #define GTSENDV4 (1 << 28) |
6128d1bb | 518 | #define GTSENDV6 (1 << 27) |
60c89071 | 519 | #define GTTCPHO_SHIFT 18 |
6128d1bb | 520 | #define GTTCPHO_MAX 0x7fU |
60c89071 | 521 | #define TX_LEN_MAX 0x3ffffU |
5bd23881 | 522 | |
500b6d7e | 523 | __le32 opts2; |
5bd23881 | 524 | #define UDP_CS (1 << 31) /* Calculate UDP/IP checksum */ |
525 | #define TCP_CS (1 << 30) /* Calculate TCP/IP checksum */ | |
526 | #define IPV4_CS (1 << 29) /* Calculate IPv4 checksum */ | |
527 | #define IPV6_CS (1 << 28) /* Calculate IPv6 checksum */ | |
60c89071 | 528 | #define MSS_SHIFT 17 |
529 | #define MSS_MAX 0x7ffU | |
530 | #define TCPHO_SHIFT 17 | |
6128d1bb | 531 | #define TCPHO_MAX 0x7ffU |
c5554298 | 532 | #define TX_VLAN_TAG (1 << 16) |
ac718b69 | 533 | }; |
534 | ||
dff4e8ad | 535 | struct r8152; |
536 | ||
ebc2ec48 | 537 | struct rx_agg { |
538 | struct list_head list; | |
539 | struct urb *urb; | |
dff4e8ad | 540 | struct r8152 *context; |
ebc2ec48 | 541 | void *buffer; |
542 | void *head; | |
543 | }; | |
544 | ||
545 | struct tx_agg { | |
546 | struct list_head list; | |
547 | struct urb *urb; | |
dff4e8ad | 548 | struct r8152 *context; |
ebc2ec48 | 549 | void *buffer; |
550 | void *head; | |
551 | u32 skb_num; | |
552 | u32 skb_len; | |
553 | }; | |
554 | ||
ac718b69 | 555 | struct r8152 { |
556 | unsigned long flags; | |
557 | struct usb_device *udev; | |
558 | struct tasklet_struct tl; | |
40a82917 | 559 | struct usb_interface *intf; |
ac718b69 | 560 | struct net_device *netdev; |
40a82917 | 561 | struct urb *intr_urb; |
ebc2ec48 | 562 | struct tx_agg tx_info[RTL8152_MAX_TX]; |
563 | struct rx_agg rx_info[RTL8152_MAX_RX]; | |
564 | struct list_head rx_done, tx_free; | |
565 | struct sk_buff_head tx_queue; | |
566 | spinlock_t rx_lock, tx_lock; | |
ac718b69 | 567 | struct delayed_work schedule; |
568 | struct mii_if_info mii; | |
b5403273 | 569 | struct mutex control; /* use for hw setting */ |
c81229c9 | 570 | |
571 | struct rtl_ops { | |
572 | void (*init)(struct r8152 *); | |
573 | int (*enable)(struct r8152 *); | |
574 | void (*disable)(struct r8152 *); | |
7e9da481 | 575 | void (*up)(struct r8152 *); |
c81229c9 | 576 | void (*down)(struct r8152 *); |
577 | void (*unload)(struct r8152 *); | |
df35d283 | 578 | int (*eee_get)(struct r8152 *, struct ethtool_eee *); |
579 | int (*eee_set)(struct r8152 *, struct ethtool_eee *); | |
c81229c9 | 580 | } rtl_ops; |
581 | ||
40a82917 | 582 | int intr_interval; |
21ff2e89 | 583 | u32 saved_wolopts; |
ac718b69 | 584 | u32 msg_enable; |
dd1b119c | 585 | u32 tx_qlen; |
ac718b69 | 586 | u16 ocp_base; |
40a82917 | 587 | u8 *intr_buff; |
ac718b69 | 588 | u8 version; |
589 | u8 speed; | |
590 | }; | |
591 | ||
592 | enum rtl_version { | |
593 | RTL_VER_UNKNOWN = 0, | |
594 | RTL_VER_01, | |
43779f8d | 595 | RTL_VER_02, |
596 | RTL_VER_03, | |
597 | RTL_VER_04, | |
598 | RTL_VER_05, | |
599 | RTL_VER_MAX | |
ac718b69 | 600 | }; |
601 | ||
60c89071 | 602 | enum tx_csum_stat { |
603 | TX_CSUM_SUCCESS = 0, | |
604 | TX_CSUM_TSO, | |
605 | TX_CSUM_NONE | |
606 | }; | |
607 | ||
ac718b69 | 608 | /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast). |
609 | * The RTL chips use a 64 element hash table based on the Ethernet CRC. | |
610 | */ | |
611 | static const int multicast_filter_limit = 32; | |
52aec126 | 612 | static unsigned int agg_buf_sz = 16384; |
ac718b69 | 613 | |
52aec126 | 614 | #define RTL_LIMITED_TSO_SIZE (agg_buf_sz - sizeof(struct tx_desc) - \ |
60c89071 | 615 | VLAN_ETH_HLEN - VLAN_HLEN) |
616 | ||
ac718b69 | 617 | static |
618 | int get_registers(struct r8152 *tp, u16 value, u16 index, u16 size, void *data) | |
619 | { | |
31787f53 | 620 | int ret; |
621 | void *tmp; | |
622 | ||
623 | tmp = kmalloc(size, GFP_KERNEL); | |
624 | if (!tmp) | |
625 | return -ENOMEM; | |
626 | ||
627 | ret = usb_control_msg(tp->udev, usb_rcvctrlpipe(tp->udev, 0), | |
b209af99 | 628 | RTL8152_REQ_GET_REGS, RTL8152_REQT_READ, |
629 | value, index, tmp, size, 500); | |
31787f53 | 630 | |
631 | memcpy(data, tmp, size); | |
632 | kfree(tmp); | |
633 | ||
634 | return ret; | |
ac718b69 | 635 | } |
636 | ||
637 | static | |
638 | int set_registers(struct r8152 *tp, u16 value, u16 index, u16 size, void *data) | |
639 | { | |
31787f53 | 640 | int ret; |
641 | void *tmp; | |
642 | ||
c4438f03 | 643 | tmp = kmemdup(data, size, GFP_KERNEL); |
31787f53 | 644 | if (!tmp) |
645 | return -ENOMEM; | |
646 | ||
31787f53 | 647 | ret = usb_control_msg(tp->udev, usb_sndctrlpipe(tp->udev, 0), |
b209af99 | 648 | RTL8152_REQ_SET_REGS, RTL8152_REQT_WRITE, |
649 | value, index, tmp, size, 500); | |
31787f53 | 650 | |
651 | kfree(tmp); | |
db8515ef | 652 | |
31787f53 | 653 | return ret; |
ac718b69 | 654 | } |
655 | ||
656 | static int generic_ocp_read(struct r8152 *tp, u16 index, u16 size, | |
b209af99 | 657 | void *data, u16 type) |
ac718b69 | 658 | { |
45f4a19f | 659 | u16 limit = 64; |
660 | int ret = 0; | |
ac718b69 | 661 | |
662 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
663 | return -ENODEV; | |
664 | ||
665 | /* both size and indix must be 4 bytes align */ | |
666 | if ((size & 3) || !size || (index & 3) || !data) | |
667 | return -EPERM; | |
668 | ||
669 | if ((u32)index + (u32)size > 0xffff) | |
670 | return -EPERM; | |
671 | ||
672 | while (size) { | |
673 | if (size > limit) { | |
674 | ret = get_registers(tp, index, type, limit, data); | |
675 | if (ret < 0) | |
676 | break; | |
677 | ||
678 | index += limit; | |
679 | data += limit; | |
680 | size -= limit; | |
681 | } else { | |
682 | ret = get_registers(tp, index, type, size, data); | |
683 | if (ret < 0) | |
684 | break; | |
685 | ||
686 | index += size; | |
687 | data += size; | |
688 | size = 0; | |
689 | break; | |
690 | } | |
691 | } | |
692 | ||
693 | return ret; | |
694 | } | |
695 | ||
696 | static int generic_ocp_write(struct r8152 *tp, u16 index, u16 byteen, | |
b209af99 | 697 | u16 size, void *data, u16 type) |
ac718b69 | 698 | { |
45f4a19f | 699 | int ret; |
700 | u16 byteen_start, byteen_end, byen; | |
701 | u16 limit = 512; | |
ac718b69 | 702 | |
703 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
704 | return -ENODEV; | |
705 | ||
706 | /* both size and indix must be 4 bytes align */ | |
707 | if ((size & 3) || !size || (index & 3) || !data) | |
708 | return -EPERM; | |
709 | ||
710 | if ((u32)index + (u32)size > 0xffff) | |
711 | return -EPERM; | |
712 | ||
713 | byteen_start = byteen & BYTE_EN_START_MASK; | |
714 | byteen_end = byteen & BYTE_EN_END_MASK; | |
715 | ||
716 | byen = byteen_start | (byteen_start << 4); | |
717 | ret = set_registers(tp, index, type | byen, 4, data); | |
718 | if (ret < 0) | |
719 | goto error1; | |
720 | ||
721 | index += 4; | |
722 | data += 4; | |
723 | size -= 4; | |
724 | ||
725 | if (size) { | |
726 | size -= 4; | |
727 | ||
728 | while (size) { | |
729 | if (size > limit) { | |
730 | ret = set_registers(tp, index, | |
b209af99 | 731 | type | BYTE_EN_DWORD, |
732 | limit, data); | |
ac718b69 | 733 | if (ret < 0) |
734 | goto error1; | |
735 | ||
736 | index += limit; | |
737 | data += limit; | |
738 | size -= limit; | |
739 | } else { | |
740 | ret = set_registers(tp, index, | |
b209af99 | 741 | type | BYTE_EN_DWORD, |
742 | size, data); | |
ac718b69 | 743 | if (ret < 0) |
744 | goto error1; | |
745 | ||
746 | index += size; | |
747 | data += size; | |
748 | size = 0; | |
749 | break; | |
750 | } | |
751 | } | |
752 | ||
753 | byen = byteen_end | (byteen_end >> 4); | |
754 | ret = set_registers(tp, index, type | byen, 4, data); | |
755 | if (ret < 0) | |
756 | goto error1; | |
757 | } | |
758 | ||
759 | error1: | |
760 | return ret; | |
761 | } | |
762 | ||
763 | static inline | |
764 | int pla_ocp_read(struct r8152 *tp, u16 index, u16 size, void *data) | |
765 | { | |
766 | return generic_ocp_read(tp, index, size, data, MCU_TYPE_PLA); | |
767 | } | |
768 | ||
769 | static inline | |
770 | int pla_ocp_write(struct r8152 *tp, u16 index, u16 byteen, u16 size, void *data) | |
771 | { | |
772 | return generic_ocp_write(tp, index, byteen, size, data, MCU_TYPE_PLA); | |
773 | } | |
774 | ||
775 | static inline | |
776 | int usb_ocp_read(struct r8152 *tp, u16 index, u16 size, void *data) | |
777 | { | |
778 | return generic_ocp_read(tp, index, size, data, MCU_TYPE_USB); | |
779 | } | |
780 | ||
781 | static inline | |
782 | int usb_ocp_write(struct r8152 *tp, u16 index, u16 byteen, u16 size, void *data) | |
783 | { | |
784 | return generic_ocp_write(tp, index, byteen, size, data, MCU_TYPE_USB); | |
785 | } | |
786 | ||
787 | static u32 ocp_read_dword(struct r8152 *tp, u16 type, u16 index) | |
788 | { | |
c8826de8 | 789 | __le32 data; |
ac718b69 | 790 | |
c8826de8 | 791 | generic_ocp_read(tp, index, sizeof(data), &data, type); |
ac718b69 | 792 | |
793 | return __le32_to_cpu(data); | |
794 | } | |
795 | ||
796 | static void ocp_write_dword(struct r8152 *tp, u16 type, u16 index, u32 data) | |
797 | { | |
c8826de8 | 798 | __le32 tmp = __cpu_to_le32(data); |
799 | ||
800 | generic_ocp_write(tp, index, BYTE_EN_DWORD, sizeof(tmp), &tmp, type); | |
ac718b69 | 801 | } |
802 | ||
803 | static u16 ocp_read_word(struct r8152 *tp, u16 type, u16 index) | |
804 | { | |
805 | u32 data; | |
c8826de8 | 806 | __le32 tmp; |
ac718b69 | 807 | u8 shift = index & 2; |
808 | ||
809 | index &= ~3; | |
810 | ||
c8826de8 | 811 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 812 | |
c8826de8 | 813 | data = __le32_to_cpu(tmp); |
ac718b69 | 814 | data >>= (shift * 8); |
815 | data &= 0xffff; | |
816 | ||
817 | return (u16)data; | |
818 | } | |
819 | ||
820 | static void ocp_write_word(struct r8152 *tp, u16 type, u16 index, u32 data) | |
821 | { | |
c8826de8 | 822 | u32 mask = 0xffff; |
823 | __le32 tmp; | |
ac718b69 | 824 | u16 byen = BYTE_EN_WORD; |
825 | u8 shift = index & 2; | |
826 | ||
827 | data &= mask; | |
828 | ||
829 | if (index & 2) { | |
830 | byen <<= shift; | |
831 | mask <<= (shift * 8); | |
832 | data <<= (shift * 8); | |
833 | index &= ~3; | |
834 | } | |
835 | ||
c8826de8 | 836 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 837 | |
c8826de8 | 838 | data |= __le32_to_cpu(tmp) & ~mask; |
839 | tmp = __cpu_to_le32(data); | |
ac718b69 | 840 | |
c8826de8 | 841 | generic_ocp_write(tp, index, byen, sizeof(tmp), &tmp, type); |
ac718b69 | 842 | } |
843 | ||
844 | static u8 ocp_read_byte(struct r8152 *tp, u16 type, u16 index) | |
845 | { | |
846 | u32 data; | |
c8826de8 | 847 | __le32 tmp; |
ac718b69 | 848 | u8 shift = index & 3; |
849 | ||
850 | index &= ~3; | |
851 | ||
c8826de8 | 852 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 853 | |
c8826de8 | 854 | data = __le32_to_cpu(tmp); |
ac718b69 | 855 | data >>= (shift * 8); |
856 | data &= 0xff; | |
857 | ||
858 | return (u8)data; | |
859 | } | |
860 | ||
861 | static void ocp_write_byte(struct r8152 *tp, u16 type, u16 index, u32 data) | |
862 | { | |
c8826de8 | 863 | u32 mask = 0xff; |
864 | __le32 tmp; | |
ac718b69 | 865 | u16 byen = BYTE_EN_BYTE; |
866 | u8 shift = index & 3; | |
867 | ||
868 | data &= mask; | |
869 | ||
870 | if (index & 3) { | |
871 | byen <<= shift; | |
872 | mask <<= (shift * 8); | |
873 | data <<= (shift * 8); | |
874 | index &= ~3; | |
875 | } | |
876 | ||
c8826de8 | 877 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 878 | |
c8826de8 | 879 | data |= __le32_to_cpu(tmp) & ~mask; |
880 | tmp = __cpu_to_le32(data); | |
ac718b69 | 881 | |
c8826de8 | 882 | generic_ocp_write(tp, index, byen, sizeof(tmp), &tmp, type); |
ac718b69 | 883 | } |
884 | ||
ac244d3e | 885 | static u16 ocp_reg_read(struct r8152 *tp, u16 addr) |
e3fe0b1a | 886 | { |
887 | u16 ocp_base, ocp_index; | |
888 | ||
889 | ocp_base = addr & 0xf000; | |
890 | if (ocp_base != tp->ocp_base) { | |
891 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, ocp_base); | |
892 | tp->ocp_base = ocp_base; | |
893 | } | |
894 | ||
895 | ocp_index = (addr & 0x0fff) | 0xb000; | |
ac244d3e | 896 | return ocp_read_word(tp, MCU_TYPE_PLA, ocp_index); |
e3fe0b1a | 897 | } |
898 | ||
ac244d3e | 899 | static void ocp_reg_write(struct r8152 *tp, u16 addr, u16 data) |
ac718b69 | 900 | { |
ac244d3e | 901 | u16 ocp_base, ocp_index; |
ac718b69 | 902 | |
ac244d3e | 903 | ocp_base = addr & 0xf000; |
904 | if (ocp_base != tp->ocp_base) { | |
905 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, ocp_base); | |
906 | tp->ocp_base = ocp_base; | |
ac718b69 | 907 | } |
ac244d3e | 908 | |
909 | ocp_index = (addr & 0x0fff) | 0xb000; | |
910 | ocp_write_word(tp, MCU_TYPE_PLA, ocp_index, data); | |
ac718b69 | 911 | } |
912 | ||
ac244d3e | 913 | static inline void r8152_mdio_write(struct r8152 *tp, u32 reg_addr, u32 value) |
ac718b69 | 914 | { |
ac244d3e | 915 | ocp_reg_write(tp, OCP_BASE_MII + reg_addr * 2, value); |
916 | } | |
ac718b69 | 917 | |
ac244d3e | 918 | static inline int r8152_mdio_read(struct r8152 *tp, u32 reg_addr) |
919 | { | |
920 | return ocp_reg_read(tp, OCP_BASE_MII + reg_addr * 2); | |
ac718b69 | 921 | } |
922 | ||
43779f8d | 923 | static void sram_write(struct r8152 *tp, u16 addr, u16 data) |
924 | { | |
925 | ocp_reg_write(tp, OCP_SRAM_ADDR, addr); | |
926 | ocp_reg_write(tp, OCP_SRAM_DATA, data); | |
927 | } | |
928 | ||
929 | static u16 sram_read(struct r8152 *tp, u16 addr) | |
930 | { | |
931 | ocp_reg_write(tp, OCP_SRAM_ADDR, addr); | |
932 | return ocp_reg_read(tp, OCP_SRAM_DATA); | |
933 | } | |
934 | ||
ac718b69 | 935 | static int read_mii_word(struct net_device *netdev, int phy_id, int reg) |
936 | { | |
937 | struct r8152 *tp = netdev_priv(netdev); | |
9a4be1bd | 938 | int ret; |
ac718b69 | 939 | |
6871438c | 940 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
941 | return -ENODEV; | |
942 | ||
ac718b69 | 943 | if (phy_id != R8152_PHY_ID) |
944 | return -EINVAL; | |
945 | ||
9a4be1bd | 946 | ret = r8152_mdio_read(tp, reg); |
947 | ||
9a4be1bd | 948 | return ret; |
ac718b69 | 949 | } |
950 | ||
951 | static | |
952 | void write_mii_word(struct net_device *netdev, int phy_id, int reg, int val) | |
953 | { | |
954 | struct r8152 *tp = netdev_priv(netdev); | |
955 | ||
6871438c | 956 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
957 | return; | |
958 | ||
ac718b69 | 959 | if (phy_id != R8152_PHY_ID) |
960 | return; | |
961 | ||
962 | r8152_mdio_write(tp, reg, val); | |
963 | } | |
964 | ||
b209af99 | 965 | static int |
966 | r8152_submit_rx(struct r8152 *tp, struct rx_agg *agg, gfp_t mem_flags); | |
ebc2ec48 | 967 | |
8ba789ab | 968 | static int rtl8152_set_mac_address(struct net_device *netdev, void *p) |
969 | { | |
970 | struct r8152 *tp = netdev_priv(netdev); | |
971 | struct sockaddr *addr = p; | |
ea6a7112 | 972 | int ret = -EADDRNOTAVAIL; |
8ba789ab | 973 | |
974 | if (!is_valid_ether_addr(addr->sa_data)) | |
ea6a7112 | 975 | goto out1; |
976 | ||
977 | ret = usb_autopm_get_interface(tp->intf); | |
978 | if (ret < 0) | |
979 | goto out1; | |
8ba789ab | 980 | |
b5403273 | 981 | mutex_lock(&tp->control); |
982 | ||
8ba789ab | 983 | memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len); |
984 | ||
985 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG); | |
986 | pla_ocp_write(tp, PLA_IDR, BYTE_EN_SIX_BYTES, 8, addr->sa_data); | |
987 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML); | |
988 | ||
b5403273 | 989 | mutex_unlock(&tp->control); |
990 | ||
ea6a7112 | 991 | usb_autopm_put_interface(tp->intf); |
992 | out1: | |
993 | return ret; | |
8ba789ab | 994 | } |
995 | ||
179bb6d7 | 996 | static int set_ethernet_addr(struct r8152 *tp) |
ac718b69 | 997 | { |
998 | struct net_device *dev = tp->netdev; | |
179bb6d7 | 999 | struct sockaddr sa; |
8a91c824 | 1000 | int ret; |
ac718b69 | 1001 | |
8a91c824 | 1002 | if (tp->version == RTL_VER_01) |
179bb6d7 | 1003 | ret = pla_ocp_read(tp, PLA_IDR, 8, sa.sa_data); |
8a91c824 | 1004 | else |
179bb6d7 | 1005 | ret = pla_ocp_read(tp, PLA_BACKUP, 8, sa.sa_data); |
8a91c824 | 1006 | |
1007 | if (ret < 0) { | |
179bb6d7 | 1008 | netif_err(tp, probe, dev, "Get ether addr fail\n"); |
1009 | } else if (!is_valid_ether_addr(sa.sa_data)) { | |
1010 | netif_err(tp, probe, dev, "Invalid ether addr %pM\n", | |
1011 | sa.sa_data); | |
1012 | eth_hw_addr_random(dev); | |
1013 | ether_addr_copy(sa.sa_data, dev->dev_addr); | |
1014 | ret = rtl8152_set_mac_address(dev, &sa); | |
1015 | netif_info(tp, probe, dev, "Random ether addr %pM\n", | |
1016 | sa.sa_data); | |
8a91c824 | 1017 | } else { |
179bb6d7 | 1018 | if (tp->version == RTL_VER_01) |
1019 | ether_addr_copy(dev->dev_addr, sa.sa_data); | |
1020 | else | |
1021 | ret = rtl8152_set_mac_address(dev, &sa); | |
ac718b69 | 1022 | } |
179bb6d7 | 1023 | |
1024 | return ret; | |
ac718b69 | 1025 | } |
1026 | ||
ac718b69 | 1027 | static void read_bulk_callback(struct urb *urb) |
1028 | { | |
ac718b69 | 1029 | struct net_device *netdev; |
ac718b69 | 1030 | int status = urb->status; |
ebc2ec48 | 1031 | struct rx_agg *agg; |
1032 | struct r8152 *tp; | |
ac718b69 | 1033 | int result; |
ac718b69 | 1034 | |
ebc2ec48 | 1035 | agg = urb->context; |
1036 | if (!agg) | |
1037 | return; | |
1038 | ||
1039 | tp = agg->context; | |
ac718b69 | 1040 | if (!tp) |
1041 | return; | |
ebc2ec48 | 1042 | |
ac718b69 | 1043 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
1044 | return; | |
ebc2ec48 | 1045 | |
1046 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
1047 | return; | |
1048 | ||
ac718b69 | 1049 | netdev = tp->netdev; |
7559fb2f | 1050 | |
1051 | /* When link down, the driver would cancel all bulks. */ | |
1052 | /* This avoid the re-submitting bulk */ | |
ebc2ec48 | 1053 | if (!netif_carrier_ok(netdev)) |
ac718b69 | 1054 | return; |
1055 | ||
9a4be1bd | 1056 | usb_mark_last_busy(tp->udev); |
1057 | ||
ac718b69 | 1058 | switch (status) { |
1059 | case 0: | |
ebc2ec48 | 1060 | if (urb->actual_length < ETH_ZLEN) |
1061 | break; | |
1062 | ||
2685d410 | 1063 | spin_lock(&tp->rx_lock); |
ebc2ec48 | 1064 | list_add_tail(&agg->list, &tp->rx_done); |
2685d410 | 1065 | spin_unlock(&tp->rx_lock); |
ebc2ec48 | 1066 | tasklet_schedule(&tp->tl); |
1067 | return; | |
ac718b69 | 1068 | case -ESHUTDOWN: |
1069 | set_bit(RTL8152_UNPLUG, &tp->flags); | |
1070 | netif_device_detach(tp->netdev); | |
ebc2ec48 | 1071 | return; |
ac718b69 | 1072 | case -ENOENT: |
1073 | return; /* the urb is in unlink state */ | |
1074 | case -ETIME: | |
4a8deae2 HW |
1075 | if (net_ratelimit()) |
1076 | netdev_warn(netdev, "maybe reset is needed?\n"); | |
ebc2ec48 | 1077 | break; |
ac718b69 | 1078 | default: |
4a8deae2 HW |
1079 | if (net_ratelimit()) |
1080 | netdev_warn(netdev, "Rx status %d\n", status); | |
ebc2ec48 | 1081 | break; |
ac718b69 | 1082 | } |
1083 | ||
ebc2ec48 | 1084 | result = r8152_submit_rx(tp, agg, GFP_ATOMIC); |
ac718b69 | 1085 | if (result == -ENODEV) { |
1086 | netif_device_detach(tp->netdev); | |
1087 | } else if (result) { | |
2685d410 | 1088 | spin_lock(&tp->rx_lock); |
ebc2ec48 | 1089 | list_add_tail(&agg->list, &tp->rx_done); |
2685d410 | 1090 | spin_unlock(&tp->rx_lock); |
ebc2ec48 | 1091 | tasklet_schedule(&tp->tl); |
ac718b69 | 1092 | } |
ac718b69 | 1093 | } |
1094 | ||
ebc2ec48 | 1095 | static void write_bulk_callback(struct urb *urb) |
ac718b69 | 1096 | { |
ebc2ec48 | 1097 | struct net_device_stats *stats; |
d104eafa | 1098 | struct net_device *netdev; |
ebc2ec48 | 1099 | struct tx_agg *agg; |
ac718b69 | 1100 | struct r8152 *tp; |
ebc2ec48 | 1101 | int status = urb->status; |
ac718b69 | 1102 | |
ebc2ec48 | 1103 | agg = urb->context; |
1104 | if (!agg) | |
ac718b69 | 1105 | return; |
1106 | ||
ebc2ec48 | 1107 | tp = agg->context; |
1108 | if (!tp) | |
1109 | return; | |
1110 | ||
d104eafa | 1111 | netdev = tp->netdev; |
05e0f1aa | 1112 | stats = &netdev->stats; |
ebc2ec48 | 1113 | if (status) { |
4a8deae2 | 1114 | if (net_ratelimit()) |
d104eafa | 1115 | netdev_warn(netdev, "Tx status %d\n", status); |
ebc2ec48 | 1116 | stats->tx_errors += agg->skb_num; |
ac718b69 | 1117 | } else { |
ebc2ec48 | 1118 | stats->tx_packets += agg->skb_num; |
1119 | stats->tx_bytes += agg->skb_len; | |
ac718b69 | 1120 | } |
1121 | ||
2685d410 | 1122 | spin_lock(&tp->tx_lock); |
ebc2ec48 | 1123 | list_add_tail(&agg->list, &tp->tx_free); |
2685d410 | 1124 | spin_unlock(&tp->tx_lock); |
ebc2ec48 | 1125 | |
9a4be1bd | 1126 | usb_autopm_put_interface_async(tp->intf); |
1127 | ||
d104eafa | 1128 | if (!netif_carrier_ok(netdev)) |
ebc2ec48 | 1129 | return; |
1130 | ||
1131 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
1132 | return; | |
1133 | ||
1134 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
1135 | return; | |
1136 | ||
1137 | if (!skb_queue_empty(&tp->tx_queue)) | |
0c3121fc | 1138 | tasklet_schedule(&tp->tl); |
ac718b69 | 1139 | } |
1140 | ||
40a82917 | 1141 | static void intr_callback(struct urb *urb) |
1142 | { | |
1143 | struct r8152 *tp; | |
500b6d7e | 1144 | __le16 *d; |
40a82917 | 1145 | int status = urb->status; |
1146 | int res; | |
1147 | ||
1148 | tp = urb->context; | |
1149 | if (!tp) | |
1150 | return; | |
1151 | ||
1152 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
1153 | return; | |
1154 | ||
1155 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
1156 | return; | |
1157 | ||
1158 | switch (status) { | |
1159 | case 0: /* success */ | |
1160 | break; | |
1161 | case -ECONNRESET: /* unlink */ | |
1162 | case -ESHUTDOWN: | |
1163 | netif_device_detach(tp->netdev); | |
1164 | case -ENOENT: | |
1165 | return; | |
1166 | case -EOVERFLOW: | |
1167 | netif_info(tp, intr, tp->netdev, "intr status -EOVERFLOW\n"); | |
1168 | goto resubmit; | |
1169 | /* -EPIPE: should clear the halt */ | |
1170 | default: | |
1171 | netif_info(tp, intr, tp->netdev, "intr status %d\n", status); | |
1172 | goto resubmit; | |
1173 | } | |
1174 | ||
1175 | d = urb->transfer_buffer; | |
1176 | if (INTR_LINK & __le16_to_cpu(d[0])) { | |
1177 | if (!(tp->speed & LINK_STATUS)) { | |
1178 | set_bit(RTL8152_LINK_CHG, &tp->flags); | |
1179 | schedule_delayed_work(&tp->schedule, 0); | |
1180 | } | |
1181 | } else { | |
1182 | if (tp->speed & LINK_STATUS) { | |
1183 | set_bit(RTL8152_LINK_CHG, &tp->flags); | |
1184 | schedule_delayed_work(&tp->schedule, 0); | |
1185 | } | |
1186 | } | |
1187 | ||
1188 | resubmit: | |
1189 | res = usb_submit_urb(urb, GFP_ATOMIC); | |
1190 | if (res == -ENODEV) | |
1191 | netif_device_detach(tp->netdev); | |
1192 | else if (res) | |
1193 | netif_err(tp, intr, tp->netdev, | |
4a8deae2 | 1194 | "can't resubmit intr, status %d\n", res); |
40a82917 | 1195 | } |
1196 | ||
ebc2ec48 | 1197 | static inline void *rx_agg_align(void *data) |
1198 | { | |
8e1f51bd | 1199 | return (void *)ALIGN((uintptr_t)data, RX_ALIGN); |
ebc2ec48 | 1200 | } |
1201 | ||
1202 | static inline void *tx_agg_align(void *data) | |
1203 | { | |
8e1f51bd | 1204 | return (void *)ALIGN((uintptr_t)data, TX_ALIGN); |
ebc2ec48 | 1205 | } |
1206 | ||
1207 | static void free_all_mem(struct r8152 *tp) | |
1208 | { | |
1209 | int i; | |
1210 | ||
1211 | for (i = 0; i < RTL8152_MAX_RX; i++) { | |
9629e3c0 | 1212 | usb_free_urb(tp->rx_info[i].urb); |
1213 | tp->rx_info[i].urb = NULL; | |
ebc2ec48 | 1214 | |
9629e3c0 | 1215 | kfree(tp->rx_info[i].buffer); |
1216 | tp->rx_info[i].buffer = NULL; | |
1217 | tp->rx_info[i].head = NULL; | |
ebc2ec48 | 1218 | } |
1219 | ||
1220 | for (i = 0; i < RTL8152_MAX_TX; i++) { | |
9629e3c0 | 1221 | usb_free_urb(tp->tx_info[i].urb); |
1222 | tp->tx_info[i].urb = NULL; | |
ebc2ec48 | 1223 | |
9629e3c0 | 1224 | kfree(tp->tx_info[i].buffer); |
1225 | tp->tx_info[i].buffer = NULL; | |
1226 | tp->tx_info[i].head = NULL; | |
ebc2ec48 | 1227 | } |
40a82917 | 1228 | |
9629e3c0 | 1229 | usb_free_urb(tp->intr_urb); |
1230 | tp->intr_urb = NULL; | |
40a82917 | 1231 | |
9629e3c0 | 1232 | kfree(tp->intr_buff); |
1233 | tp->intr_buff = NULL; | |
ebc2ec48 | 1234 | } |
1235 | ||
1236 | static int alloc_all_mem(struct r8152 *tp) | |
1237 | { | |
1238 | struct net_device *netdev = tp->netdev; | |
40a82917 | 1239 | struct usb_interface *intf = tp->intf; |
1240 | struct usb_host_interface *alt = intf->cur_altsetting; | |
1241 | struct usb_host_endpoint *ep_intr = alt->endpoint + 2; | |
ebc2ec48 | 1242 | struct urb *urb; |
1243 | int node, i; | |
1244 | u8 *buf; | |
1245 | ||
1246 | node = netdev->dev.parent ? dev_to_node(netdev->dev.parent) : -1; | |
1247 | ||
1248 | spin_lock_init(&tp->rx_lock); | |
1249 | spin_lock_init(&tp->tx_lock); | |
1250 | INIT_LIST_HEAD(&tp->rx_done); | |
1251 | INIT_LIST_HEAD(&tp->tx_free); | |
1252 | skb_queue_head_init(&tp->tx_queue); | |
1253 | ||
1254 | for (i = 0; i < RTL8152_MAX_RX; i++) { | |
52aec126 | 1255 | buf = kmalloc_node(agg_buf_sz, GFP_KERNEL, node); |
ebc2ec48 | 1256 | if (!buf) |
1257 | goto err1; | |
1258 | ||
1259 | if (buf != rx_agg_align(buf)) { | |
1260 | kfree(buf); | |
52aec126 | 1261 | buf = kmalloc_node(agg_buf_sz + RX_ALIGN, GFP_KERNEL, |
8e1f51bd | 1262 | node); |
ebc2ec48 | 1263 | if (!buf) |
1264 | goto err1; | |
1265 | } | |
1266 | ||
1267 | urb = usb_alloc_urb(0, GFP_KERNEL); | |
1268 | if (!urb) { | |
1269 | kfree(buf); | |
1270 | goto err1; | |
1271 | } | |
1272 | ||
1273 | INIT_LIST_HEAD(&tp->rx_info[i].list); | |
1274 | tp->rx_info[i].context = tp; | |
1275 | tp->rx_info[i].urb = urb; | |
1276 | tp->rx_info[i].buffer = buf; | |
1277 | tp->rx_info[i].head = rx_agg_align(buf); | |
1278 | } | |
1279 | ||
1280 | for (i = 0; i < RTL8152_MAX_TX; i++) { | |
52aec126 | 1281 | buf = kmalloc_node(agg_buf_sz, GFP_KERNEL, node); |
ebc2ec48 | 1282 | if (!buf) |
1283 | goto err1; | |
1284 | ||
1285 | if (buf != tx_agg_align(buf)) { | |
1286 | kfree(buf); | |
52aec126 | 1287 | buf = kmalloc_node(agg_buf_sz + TX_ALIGN, GFP_KERNEL, |
8e1f51bd | 1288 | node); |
ebc2ec48 | 1289 | if (!buf) |
1290 | goto err1; | |
1291 | } | |
1292 | ||
1293 | urb = usb_alloc_urb(0, GFP_KERNEL); | |
1294 | if (!urb) { | |
1295 | kfree(buf); | |
1296 | goto err1; | |
1297 | } | |
1298 | ||
1299 | INIT_LIST_HEAD(&tp->tx_info[i].list); | |
1300 | tp->tx_info[i].context = tp; | |
1301 | tp->tx_info[i].urb = urb; | |
1302 | tp->tx_info[i].buffer = buf; | |
1303 | tp->tx_info[i].head = tx_agg_align(buf); | |
1304 | ||
1305 | list_add_tail(&tp->tx_info[i].list, &tp->tx_free); | |
1306 | } | |
1307 | ||
40a82917 | 1308 | tp->intr_urb = usb_alloc_urb(0, GFP_KERNEL); |
1309 | if (!tp->intr_urb) | |
1310 | goto err1; | |
1311 | ||
1312 | tp->intr_buff = kmalloc(INTBUFSIZE, GFP_KERNEL); | |
1313 | if (!tp->intr_buff) | |
1314 | goto err1; | |
1315 | ||
1316 | tp->intr_interval = (int)ep_intr->desc.bInterval; | |
1317 | usb_fill_int_urb(tp->intr_urb, tp->udev, usb_rcvintpipe(tp->udev, 3), | |
b209af99 | 1318 | tp->intr_buff, INTBUFSIZE, intr_callback, |
1319 | tp, tp->intr_interval); | |
40a82917 | 1320 | |
ebc2ec48 | 1321 | return 0; |
1322 | ||
1323 | err1: | |
1324 | free_all_mem(tp); | |
1325 | return -ENOMEM; | |
1326 | } | |
1327 | ||
0de98f6c | 1328 | static struct tx_agg *r8152_get_tx_agg(struct r8152 *tp) |
1329 | { | |
1330 | struct tx_agg *agg = NULL; | |
1331 | unsigned long flags; | |
1332 | ||
21949ab7 | 1333 | if (list_empty(&tp->tx_free)) |
1334 | return NULL; | |
1335 | ||
0de98f6c | 1336 | spin_lock_irqsave(&tp->tx_lock, flags); |
1337 | if (!list_empty(&tp->tx_free)) { | |
1338 | struct list_head *cursor; | |
1339 | ||
1340 | cursor = tp->tx_free.next; | |
1341 | list_del_init(cursor); | |
1342 | agg = list_entry(cursor, struct tx_agg, list); | |
1343 | } | |
1344 | spin_unlock_irqrestore(&tp->tx_lock, flags); | |
1345 | ||
1346 | return agg; | |
1347 | } | |
1348 | ||
60c89071 | 1349 | static inline __be16 get_protocol(struct sk_buff *skb) |
5bd23881 | 1350 | { |
60c89071 | 1351 | __be16 protocol; |
5bd23881 | 1352 | |
60c89071 | 1353 | if (skb->protocol == htons(ETH_P_8021Q)) |
1354 | protocol = vlan_eth_hdr(skb)->h_vlan_encapsulated_proto; | |
1355 | else | |
1356 | protocol = skb->protocol; | |
5bd23881 | 1357 | |
60c89071 | 1358 | return protocol; |
1359 | } | |
5bd23881 | 1360 | |
b209af99 | 1361 | /* r8152_csum_workaround() |
6128d1bb | 1362 | * The hw limites the value the transport offset. When the offset is out of the |
1363 | * range, calculate the checksum by sw. | |
1364 | */ | |
1365 | static void r8152_csum_workaround(struct r8152 *tp, struct sk_buff *skb, | |
1366 | struct sk_buff_head *list) | |
1367 | { | |
1368 | if (skb_shinfo(skb)->gso_size) { | |
1369 | netdev_features_t features = tp->netdev->features; | |
1370 | struct sk_buff_head seg_list; | |
1371 | struct sk_buff *segs, *nskb; | |
1372 | ||
a91d45f1 | 1373 | features &= ~(NETIF_F_SG | NETIF_F_IPV6_CSUM | NETIF_F_TSO6); |
6128d1bb | 1374 | segs = skb_gso_segment(skb, features); |
1375 | if (IS_ERR(segs) || !segs) | |
1376 | goto drop; | |
1377 | ||
1378 | __skb_queue_head_init(&seg_list); | |
1379 | ||
1380 | do { | |
1381 | nskb = segs; | |
1382 | segs = segs->next; | |
1383 | nskb->next = NULL; | |
1384 | __skb_queue_tail(&seg_list, nskb); | |
1385 | } while (segs); | |
1386 | ||
1387 | skb_queue_splice(&seg_list, list); | |
1388 | dev_kfree_skb(skb); | |
1389 | } else if (skb->ip_summed == CHECKSUM_PARTIAL) { | |
1390 | if (skb_checksum_help(skb) < 0) | |
1391 | goto drop; | |
1392 | ||
1393 | __skb_queue_head(list, skb); | |
1394 | } else { | |
1395 | struct net_device_stats *stats; | |
1396 | ||
1397 | drop: | |
1398 | stats = &tp->netdev->stats; | |
1399 | stats->tx_dropped++; | |
1400 | dev_kfree_skb(skb); | |
1401 | } | |
1402 | } | |
1403 | ||
b209af99 | 1404 | /* msdn_giant_send_check() |
6128d1bb | 1405 | * According to the document of microsoft, the TCP Pseudo Header excludes the |
1406 | * packet length for IPv6 TCP large packets. | |
1407 | */ | |
1408 | static int msdn_giant_send_check(struct sk_buff *skb) | |
1409 | { | |
1410 | const struct ipv6hdr *ipv6h; | |
1411 | struct tcphdr *th; | |
fcb308d5 | 1412 | int ret; |
1413 | ||
1414 | ret = skb_cow_head(skb, 0); | |
1415 | if (ret) | |
1416 | return ret; | |
6128d1bb | 1417 | |
1418 | ipv6h = ipv6_hdr(skb); | |
1419 | th = tcp_hdr(skb); | |
1420 | ||
1421 | th->check = 0; | |
1422 | th->check = ~tcp_v6_check(0, &ipv6h->saddr, &ipv6h->daddr, 0); | |
1423 | ||
fcb308d5 | 1424 | return ret; |
6128d1bb | 1425 | } |
1426 | ||
c5554298 | 1427 | static inline void rtl_tx_vlan_tag(struct tx_desc *desc, struct sk_buff *skb) |
1428 | { | |
1429 | if (vlan_tx_tag_present(skb)) { | |
1430 | u32 opts2; | |
1431 | ||
1432 | opts2 = TX_VLAN_TAG | swab16(vlan_tx_tag_get(skb)); | |
1433 | desc->opts2 |= cpu_to_le32(opts2); | |
1434 | } | |
1435 | } | |
1436 | ||
1437 | static inline void rtl_rx_vlan_tag(struct rx_desc *desc, struct sk_buff *skb) | |
1438 | { | |
1439 | u32 opts2 = le32_to_cpu(desc->opts2); | |
1440 | ||
1441 | if (opts2 & RX_VLAN_TAG) | |
1442 | __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), | |
1443 | swab16(opts2 & 0xffff)); | |
1444 | } | |
1445 | ||
60c89071 | 1446 | static int r8152_tx_csum(struct r8152 *tp, struct tx_desc *desc, |
1447 | struct sk_buff *skb, u32 len, u32 transport_offset) | |
1448 | { | |
1449 | u32 mss = skb_shinfo(skb)->gso_size; | |
1450 | u32 opts1, opts2 = 0; | |
1451 | int ret = TX_CSUM_SUCCESS; | |
1452 | ||
1453 | WARN_ON_ONCE(len > TX_LEN_MAX); | |
1454 | ||
1455 | opts1 = len | TX_FS | TX_LS; | |
1456 | ||
1457 | if (mss) { | |
6128d1bb | 1458 | if (transport_offset > GTTCPHO_MAX) { |
1459 | netif_warn(tp, tx_err, tp->netdev, | |
1460 | "Invalid transport offset 0x%x for TSO\n", | |
1461 | transport_offset); | |
1462 | ret = TX_CSUM_TSO; | |
1463 | goto unavailable; | |
1464 | } | |
1465 | ||
60c89071 | 1466 | switch (get_protocol(skb)) { |
1467 | case htons(ETH_P_IP): | |
1468 | opts1 |= GTSENDV4; | |
1469 | break; | |
1470 | ||
6128d1bb | 1471 | case htons(ETH_P_IPV6): |
fcb308d5 | 1472 | if (msdn_giant_send_check(skb)) { |
1473 | ret = TX_CSUM_TSO; | |
1474 | goto unavailable; | |
1475 | } | |
6128d1bb | 1476 | opts1 |= GTSENDV6; |
6128d1bb | 1477 | break; |
1478 | ||
60c89071 | 1479 | default: |
1480 | WARN_ON_ONCE(1); | |
1481 | break; | |
1482 | } | |
1483 | ||
1484 | opts1 |= transport_offset << GTTCPHO_SHIFT; | |
1485 | opts2 |= min(mss, MSS_MAX) << MSS_SHIFT; | |
1486 | } else if (skb->ip_summed == CHECKSUM_PARTIAL) { | |
1487 | u8 ip_protocol; | |
5bd23881 | 1488 | |
6128d1bb | 1489 | if (transport_offset > TCPHO_MAX) { |
1490 | netif_warn(tp, tx_err, tp->netdev, | |
1491 | "Invalid transport offset 0x%x\n", | |
1492 | transport_offset); | |
1493 | ret = TX_CSUM_NONE; | |
1494 | goto unavailable; | |
1495 | } | |
1496 | ||
60c89071 | 1497 | switch (get_protocol(skb)) { |
5bd23881 | 1498 | case htons(ETH_P_IP): |
1499 | opts2 |= IPV4_CS; | |
1500 | ip_protocol = ip_hdr(skb)->protocol; | |
1501 | break; | |
1502 | ||
1503 | case htons(ETH_P_IPV6): | |
1504 | opts2 |= IPV6_CS; | |
1505 | ip_protocol = ipv6_hdr(skb)->nexthdr; | |
1506 | break; | |
1507 | ||
1508 | default: | |
1509 | ip_protocol = IPPROTO_RAW; | |
1510 | break; | |
1511 | } | |
1512 | ||
60c89071 | 1513 | if (ip_protocol == IPPROTO_TCP) |
5bd23881 | 1514 | opts2 |= TCP_CS; |
60c89071 | 1515 | else if (ip_protocol == IPPROTO_UDP) |
5bd23881 | 1516 | opts2 |= UDP_CS; |
60c89071 | 1517 | else |
5bd23881 | 1518 | WARN_ON_ONCE(1); |
5bd23881 | 1519 | |
60c89071 | 1520 | opts2 |= transport_offset << TCPHO_SHIFT; |
5bd23881 | 1521 | } |
60c89071 | 1522 | |
1523 | desc->opts2 = cpu_to_le32(opts2); | |
1524 | desc->opts1 = cpu_to_le32(opts1); | |
1525 | ||
6128d1bb | 1526 | unavailable: |
60c89071 | 1527 | return ret; |
5bd23881 | 1528 | } |
1529 | ||
b1379d9a | 1530 | static int r8152_tx_agg_fill(struct r8152 *tp, struct tx_agg *agg) |
1531 | { | |
d84130a1 | 1532 | struct sk_buff_head skb_head, *tx_queue = &tp->tx_queue; |
9a4be1bd | 1533 | int remain, ret; |
b1379d9a | 1534 | u8 *tx_data; |
1535 | ||
d84130a1 | 1536 | __skb_queue_head_init(&skb_head); |
0c3121fc | 1537 | spin_lock(&tx_queue->lock); |
d84130a1 | 1538 | skb_queue_splice_init(tx_queue, &skb_head); |
0c3121fc | 1539 | spin_unlock(&tx_queue->lock); |
d84130a1 | 1540 | |
b1379d9a | 1541 | tx_data = agg->head; |
b209af99 | 1542 | agg->skb_num = 0; |
1543 | agg->skb_len = 0; | |
52aec126 | 1544 | remain = agg_buf_sz; |
b1379d9a | 1545 | |
7937f9e5 | 1546 | while (remain >= ETH_ZLEN + sizeof(struct tx_desc)) { |
b1379d9a | 1547 | struct tx_desc *tx_desc; |
1548 | struct sk_buff *skb; | |
1549 | unsigned int len; | |
60c89071 | 1550 | u32 offset; |
b1379d9a | 1551 | |
d84130a1 | 1552 | skb = __skb_dequeue(&skb_head); |
b1379d9a | 1553 | if (!skb) |
1554 | break; | |
1555 | ||
60c89071 | 1556 | len = skb->len + sizeof(*tx_desc); |
1557 | ||
1558 | if (len > remain) { | |
d84130a1 | 1559 | __skb_queue_head(&skb_head, skb); |
b1379d9a | 1560 | break; |
1561 | } | |
1562 | ||
7937f9e5 | 1563 | tx_data = tx_agg_align(tx_data); |
b1379d9a | 1564 | tx_desc = (struct tx_desc *)tx_data; |
60c89071 | 1565 | |
1566 | offset = (u32)skb_transport_offset(skb); | |
1567 | ||
6128d1bb | 1568 | if (r8152_tx_csum(tp, tx_desc, skb, skb->len, offset)) { |
1569 | r8152_csum_workaround(tp, skb, &skb_head); | |
1570 | continue; | |
1571 | } | |
60c89071 | 1572 | |
c5554298 | 1573 | rtl_tx_vlan_tag(tx_desc, skb); |
1574 | ||
b1379d9a | 1575 | tx_data += sizeof(*tx_desc); |
1576 | ||
60c89071 | 1577 | len = skb->len; |
1578 | if (skb_copy_bits(skb, 0, tx_data, len) < 0) { | |
1579 | struct net_device_stats *stats = &tp->netdev->stats; | |
1580 | ||
1581 | stats->tx_dropped++; | |
1582 | dev_kfree_skb_any(skb); | |
1583 | tx_data -= sizeof(*tx_desc); | |
1584 | continue; | |
1585 | } | |
1586 | ||
1587 | tx_data += len; | |
b1379d9a | 1588 | agg->skb_len += len; |
60c89071 | 1589 | agg->skb_num++; |
1590 | ||
b1379d9a | 1591 | dev_kfree_skb_any(skb); |
1592 | ||
52aec126 | 1593 | remain = agg_buf_sz - (int)(tx_agg_align(tx_data) - agg->head); |
b1379d9a | 1594 | } |
1595 | ||
d84130a1 | 1596 | if (!skb_queue_empty(&skb_head)) { |
0c3121fc | 1597 | spin_lock(&tx_queue->lock); |
d84130a1 | 1598 | skb_queue_splice(&skb_head, tx_queue); |
0c3121fc | 1599 | spin_unlock(&tx_queue->lock); |
d84130a1 | 1600 | } |
1601 | ||
0c3121fc | 1602 | netif_tx_lock(tp->netdev); |
dd1b119c | 1603 | |
1604 | if (netif_queue_stopped(tp->netdev) && | |
1605 | skb_queue_len(&tp->tx_queue) < tp->tx_qlen) | |
1606 | netif_wake_queue(tp->netdev); | |
1607 | ||
0c3121fc | 1608 | netif_tx_unlock(tp->netdev); |
9a4be1bd | 1609 | |
0c3121fc | 1610 | ret = usb_autopm_get_interface_async(tp->intf); |
9a4be1bd | 1611 | if (ret < 0) |
1612 | goto out_tx_fill; | |
dd1b119c | 1613 | |
b1379d9a | 1614 | usb_fill_bulk_urb(agg->urb, tp->udev, usb_sndbulkpipe(tp->udev, 2), |
1615 | agg->head, (int)(tx_data - (u8 *)agg->head), | |
1616 | (usb_complete_t)write_bulk_callback, agg); | |
1617 | ||
0c3121fc | 1618 | ret = usb_submit_urb(agg->urb, GFP_ATOMIC); |
9a4be1bd | 1619 | if (ret < 0) |
0c3121fc | 1620 | usb_autopm_put_interface_async(tp->intf); |
9a4be1bd | 1621 | |
1622 | out_tx_fill: | |
1623 | return ret; | |
b1379d9a | 1624 | } |
1625 | ||
565cab0a | 1626 | static u8 r8152_rx_csum(struct r8152 *tp, struct rx_desc *rx_desc) |
1627 | { | |
1628 | u8 checksum = CHECKSUM_NONE; | |
1629 | u32 opts2, opts3; | |
1630 | ||
1631 | if (tp->version == RTL_VER_01) | |
1632 | goto return_result; | |
1633 | ||
1634 | opts2 = le32_to_cpu(rx_desc->opts2); | |
1635 | opts3 = le32_to_cpu(rx_desc->opts3); | |
1636 | ||
1637 | if (opts2 & RD_IPV4_CS) { | |
1638 | if (opts3 & IPF) | |
1639 | checksum = CHECKSUM_NONE; | |
1640 | else if ((opts2 & RD_UDP_CS) && (opts3 & UDPF)) | |
1641 | checksum = CHECKSUM_NONE; | |
1642 | else if ((opts2 & RD_TCP_CS) && (opts3 & TCPF)) | |
1643 | checksum = CHECKSUM_NONE; | |
1644 | else | |
1645 | checksum = CHECKSUM_UNNECESSARY; | |
6128d1bb | 1646 | } else if (RD_IPV6_CS) { |
1647 | if ((opts2 & RD_UDP_CS) && !(opts3 & UDPF)) | |
1648 | checksum = CHECKSUM_UNNECESSARY; | |
1649 | else if ((opts2 & RD_TCP_CS) && !(opts3 & TCPF)) | |
1650 | checksum = CHECKSUM_UNNECESSARY; | |
565cab0a | 1651 | } |
1652 | ||
1653 | return_result: | |
1654 | return checksum; | |
1655 | } | |
1656 | ||
ebc2ec48 | 1657 | static void rx_bottom(struct r8152 *tp) |
1658 | { | |
a5a4f468 | 1659 | unsigned long flags; |
d84130a1 | 1660 | struct list_head *cursor, *next, rx_queue; |
ebc2ec48 | 1661 | |
d84130a1 | 1662 | if (list_empty(&tp->rx_done)) |
1663 | return; | |
1664 | ||
1665 | INIT_LIST_HEAD(&rx_queue); | |
a5a4f468 | 1666 | spin_lock_irqsave(&tp->rx_lock, flags); |
d84130a1 | 1667 | list_splice_init(&tp->rx_done, &rx_queue); |
1668 | spin_unlock_irqrestore(&tp->rx_lock, flags); | |
1669 | ||
1670 | list_for_each_safe(cursor, next, &rx_queue) { | |
43a4478d | 1671 | struct rx_desc *rx_desc; |
1672 | struct rx_agg *agg; | |
43a4478d | 1673 | int len_used = 0; |
1674 | struct urb *urb; | |
1675 | u8 *rx_data; | |
1676 | int ret; | |
1677 | ||
ebc2ec48 | 1678 | list_del_init(cursor); |
ebc2ec48 | 1679 | |
1680 | agg = list_entry(cursor, struct rx_agg, list); | |
1681 | urb = agg->urb; | |
0de98f6c | 1682 | if (urb->actual_length < ETH_ZLEN) |
1683 | goto submit; | |
ebc2ec48 | 1684 | |
ebc2ec48 | 1685 | rx_desc = agg->head; |
1686 | rx_data = agg->head; | |
7937f9e5 | 1687 | len_used += sizeof(struct rx_desc); |
ebc2ec48 | 1688 | |
7937f9e5 | 1689 | while (urb->actual_length > len_used) { |
43a4478d | 1690 | struct net_device *netdev = tp->netdev; |
05e0f1aa | 1691 | struct net_device_stats *stats = &netdev->stats; |
7937f9e5 | 1692 | unsigned int pkt_len; |
43a4478d | 1693 | struct sk_buff *skb; |
1694 | ||
7937f9e5 | 1695 | pkt_len = le32_to_cpu(rx_desc->opts1) & RX_LEN_MASK; |
ebc2ec48 | 1696 | if (pkt_len < ETH_ZLEN) |
1697 | break; | |
1698 | ||
7937f9e5 | 1699 | len_used += pkt_len; |
1700 | if (urb->actual_length < len_used) | |
1701 | break; | |
1702 | ||
8e1f51bd | 1703 | pkt_len -= CRC_SIZE; |
ebc2ec48 | 1704 | rx_data += sizeof(struct rx_desc); |
1705 | ||
1706 | skb = netdev_alloc_skb_ip_align(netdev, pkt_len); | |
1707 | if (!skb) { | |
1708 | stats->rx_dropped++; | |
5e2f7485 | 1709 | goto find_next_rx; |
ebc2ec48 | 1710 | } |
565cab0a | 1711 | |
1712 | skb->ip_summed = r8152_rx_csum(tp, rx_desc); | |
ebc2ec48 | 1713 | memcpy(skb->data, rx_data, pkt_len); |
1714 | skb_put(skb, pkt_len); | |
1715 | skb->protocol = eth_type_trans(skb, netdev); | |
c5554298 | 1716 | rtl_rx_vlan_tag(rx_desc, skb); |
9d9aafa1 | 1717 | netif_receive_skb(skb); |
ebc2ec48 | 1718 | stats->rx_packets++; |
1719 | stats->rx_bytes += pkt_len; | |
1720 | ||
5e2f7485 | 1721 | find_next_rx: |
8e1f51bd | 1722 | rx_data = rx_agg_align(rx_data + pkt_len + CRC_SIZE); |
ebc2ec48 | 1723 | rx_desc = (struct rx_desc *)rx_data; |
ebc2ec48 | 1724 | len_used = (int)(rx_data - (u8 *)agg->head); |
7937f9e5 | 1725 | len_used += sizeof(struct rx_desc); |
ebc2ec48 | 1726 | } |
1727 | ||
0de98f6c | 1728 | submit: |
ebc2ec48 | 1729 | ret = r8152_submit_rx(tp, agg, GFP_ATOMIC); |
ebc2ec48 | 1730 | if (ret && ret != -ENODEV) { |
d84130a1 | 1731 | spin_lock_irqsave(&tp->rx_lock, flags); |
1732 | list_add_tail(&agg->list, &tp->rx_done); | |
1733 | spin_unlock_irqrestore(&tp->rx_lock, flags); | |
ebc2ec48 | 1734 | tasklet_schedule(&tp->tl); |
1735 | } | |
1736 | } | |
ebc2ec48 | 1737 | } |
1738 | ||
1739 | static void tx_bottom(struct r8152 *tp) | |
1740 | { | |
ebc2ec48 | 1741 | int res; |
1742 | ||
b1379d9a | 1743 | do { |
1744 | struct tx_agg *agg; | |
ebc2ec48 | 1745 | |
b1379d9a | 1746 | if (skb_queue_empty(&tp->tx_queue)) |
ebc2ec48 | 1747 | break; |
1748 | ||
b1379d9a | 1749 | agg = r8152_get_tx_agg(tp); |
1750 | if (!agg) | |
ebc2ec48 | 1751 | break; |
ebc2ec48 | 1752 | |
b1379d9a | 1753 | res = r8152_tx_agg_fill(tp, agg); |
1754 | if (res) { | |
05e0f1aa | 1755 | struct net_device *netdev = tp->netdev; |
ebc2ec48 | 1756 | |
b1379d9a | 1757 | if (res == -ENODEV) { |
1758 | netif_device_detach(netdev); | |
1759 | } else { | |
05e0f1aa | 1760 | struct net_device_stats *stats = &netdev->stats; |
1761 | unsigned long flags; | |
1762 | ||
b1379d9a | 1763 | netif_warn(tp, tx_err, netdev, |
1764 | "failed tx_urb %d\n", res); | |
1765 | stats->tx_dropped += agg->skb_num; | |
db8515ef | 1766 | |
b1379d9a | 1767 | spin_lock_irqsave(&tp->tx_lock, flags); |
1768 | list_add_tail(&agg->list, &tp->tx_free); | |
1769 | spin_unlock_irqrestore(&tp->tx_lock, flags); | |
1770 | } | |
ebc2ec48 | 1771 | } |
b1379d9a | 1772 | } while (res == 0); |
ebc2ec48 | 1773 | } |
1774 | ||
1775 | static void bottom_half(unsigned long data) | |
ac718b69 | 1776 | { |
1777 | struct r8152 *tp; | |
ac718b69 | 1778 | |
ebc2ec48 | 1779 | tp = (struct r8152 *)data; |
1780 | ||
1781 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
1782 | return; | |
1783 | ||
1784 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
ac718b69 | 1785 | return; |
ebc2ec48 | 1786 | |
7559fb2f | 1787 | /* When link down, the driver would cancel all bulks. */ |
1788 | /* This avoid the re-submitting bulk */ | |
ebc2ec48 | 1789 | if (!netif_carrier_ok(tp->netdev)) |
ac718b69 | 1790 | return; |
ebc2ec48 | 1791 | |
1792 | rx_bottom(tp); | |
0c3121fc | 1793 | tx_bottom(tp); |
ebc2ec48 | 1794 | } |
1795 | ||
1796 | static | |
1797 | int r8152_submit_rx(struct r8152 *tp, struct rx_agg *agg, gfp_t mem_flags) | |
1798 | { | |
1799 | usb_fill_bulk_urb(agg->urb, tp->udev, usb_rcvbulkpipe(tp->udev, 1), | |
52aec126 | 1800 | agg->head, agg_buf_sz, |
b209af99 | 1801 | (usb_complete_t)read_bulk_callback, agg); |
ebc2ec48 | 1802 | |
1803 | return usb_submit_urb(agg->urb, mem_flags); | |
ac718b69 | 1804 | } |
1805 | ||
00a5e360 | 1806 | static void rtl_drop_queued_tx(struct r8152 *tp) |
1807 | { | |
1808 | struct net_device_stats *stats = &tp->netdev->stats; | |
d84130a1 | 1809 | struct sk_buff_head skb_head, *tx_queue = &tp->tx_queue; |
00a5e360 | 1810 | struct sk_buff *skb; |
1811 | ||
d84130a1 | 1812 | if (skb_queue_empty(tx_queue)) |
1813 | return; | |
1814 | ||
1815 | __skb_queue_head_init(&skb_head); | |
2685d410 | 1816 | spin_lock_bh(&tx_queue->lock); |
d84130a1 | 1817 | skb_queue_splice_init(tx_queue, &skb_head); |
2685d410 | 1818 | spin_unlock_bh(&tx_queue->lock); |
d84130a1 | 1819 | |
1820 | while ((skb = __skb_dequeue(&skb_head))) { | |
00a5e360 | 1821 | dev_kfree_skb(skb); |
1822 | stats->tx_dropped++; | |
1823 | } | |
1824 | } | |
1825 | ||
ac718b69 | 1826 | static void rtl8152_tx_timeout(struct net_device *netdev) |
1827 | { | |
1828 | struct r8152 *tp = netdev_priv(netdev); | |
ebc2ec48 | 1829 | int i; |
1830 | ||
4a8deae2 | 1831 | netif_warn(tp, tx_err, netdev, "Tx timeout\n"); |
ebc2ec48 | 1832 | for (i = 0; i < RTL8152_MAX_TX; i++) |
1833 | usb_unlink_urb(tp->tx_info[i].urb); | |
ac718b69 | 1834 | } |
1835 | ||
1836 | static void rtl8152_set_rx_mode(struct net_device *netdev) | |
1837 | { | |
1838 | struct r8152 *tp = netdev_priv(netdev); | |
1839 | ||
40a82917 | 1840 | if (tp->speed & LINK_STATUS) { |
ac718b69 | 1841 | set_bit(RTL8152_SET_RX_MODE, &tp->flags); |
40a82917 | 1842 | schedule_delayed_work(&tp->schedule, 0); |
1843 | } | |
ac718b69 | 1844 | } |
1845 | ||
1846 | static void _rtl8152_set_rx_mode(struct net_device *netdev) | |
1847 | { | |
1848 | struct r8152 *tp = netdev_priv(netdev); | |
31787f53 | 1849 | u32 mc_filter[2]; /* Multicast hash filter */ |
1850 | __le32 tmp[2]; | |
ac718b69 | 1851 | u32 ocp_data; |
1852 | ||
ac718b69 | 1853 | clear_bit(RTL8152_SET_RX_MODE, &tp->flags); |
1854 | netif_stop_queue(netdev); | |
1855 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
1856 | ocp_data &= ~RCR_ACPT_ALL; | |
1857 | ocp_data |= RCR_AB | RCR_APM; | |
1858 | ||
1859 | if (netdev->flags & IFF_PROMISC) { | |
1860 | /* Unconditionally log net taps. */ | |
1861 | netif_notice(tp, link, netdev, "Promiscuous mode enabled\n"); | |
1862 | ocp_data |= RCR_AM | RCR_AAP; | |
b209af99 | 1863 | mc_filter[1] = 0xffffffff; |
1864 | mc_filter[0] = 0xffffffff; | |
ac718b69 | 1865 | } else if ((netdev_mc_count(netdev) > multicast_filter_limit) || |
1866 | (netdev->flags & IFF_ALLMULTI)) { | |
1867 | /* Too many to filter perfectly -- accept all multicasts. */ | |
1868 | ocp_data |= RCR_AM; | |
b209af99 | 1869 | mc_filter[1] = 0xffffffff; |
1870 | mc_filter[0] = 0xffffffff; | |
ac718b69 | 1871 | } else { |
1872 | struct netdev_hw_addr *ha; | |
1873 | ||
b209af99 | 1874 | mc_filter[1] = 0; |
1875 | mc_filter[0] = 0; | |
ac718b69 | 1876 | netdev_for_each_mc_addr(ha, netdev) { |
1877 | int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26; | |
b209af99 | 1878 | |
ac718b69 | 1879 | mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31); |
1880 | ocp_data |= RCR_AM; | |
1881 | } | |
1882 | } | |
1883 | ||
31787f53 | 1884 | tmp[0] = __cpu_to_le32(swab32(mc_filter[1])); |
1885 | tmp[1] = __cpu_to_le32(swab32(mc_filter[0])); | |
ac718b69 | 1886 | |
31787f53 | 1887 | pla_ocp_write(tp, PLA_MAR, BYTE_EN_DWORD, sizeof(tmp), tmp); |
ac718b69 | 1888 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); |
1889 | netif_wake_queue(netdev); | |
ac718b69 | 1890 | } |
1891 | ||
1892 | static netdev_tx_t rtl8152_start_xmit(struct sk_buff *skb, | |
b209af99 | 1893 | struct net_device *netdev) |
ac718b69 | 1894 | { |
1895 | struct r8152 *tp = netdev_priv(netdev); | |
ac718b69 | 1896 | |
ebc2ec48 | 1897 | skb_tx_timestamp(skb); |
ac718b69 | 1898 | |
61598788 | 1899 | skb_queue_tail(&tp->tx_queue, skb); |
ebc2ec48 | 1900 | |
0c3121fc | 1901 | if (!list_empty(&tp->tx_free)) { |
1902 | if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) { | |
1903 | set_bit(SCHEDULE_TASKLET, &tp->flags); | |
1904 | schedule_delayed_work(&tp->schedule, 0); | |
1905 | } else { | |
1906 | usb_mark_last_busy(tp->udev); | |
1907 | tasklet_schedule(&tp->tl); | |
1908 | } | |
b209af99 | 1909 | } else if (skb_queue_len(&tp->tx_queue) > tp->tx_qlen) { |
dd1b119c | 1910 | netif_stop_queue(netdev); |
b209af99 | 1911 | } |
dd1b119c | 1912 | |
ac718b69 | 1913 | return NETDEV_TX_OK; |
1914 | } | |
1915 | ||
1916 | static void r8152b_reset_packet_filter(struct r8152 *tp) | |
1917 | { | |
1918 | u32 ocp_data; | |
1919 | ||
1920 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_FMC); | |
1921 | ocp_data &= ~FMC_FCR_MCU_EN; | |
1922 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_FMC, ocp_data); | |
1923 | ocp_data |= FMC_FCR_MCU_EN; | |
1924 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_FMC, ocp_data); | |
1925 | } | |
1926 | ||
1927 | static void rtl8152_nic_reset(struct r8152 *tp) | |
1928 | { | |
1929 | int i; | |
1930 | ||
1931 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, CR_RST); | |
1932 | ||
1933 | for (i = 0; i < 1000; i++) { | |
1934 | if (!(ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CR) & CR_RST)) | |
1935 | break; | |
b209af99 | 1936 | usleep_range(100, 400); |
ac718b69 | 1937 | } |
1938 | } | |
1939 | ||
dd1b119c | 1940 | static void set_tx_qlen(struct r8152 *tp) |
1941 | { | |
1942 | struct net_device *netdev = tp->netdev; | |
1943 | ||
52aec126 | 1944 | tp->tx_qlen = agg_buf_sz / (netdev->mtu + VLAN_ETH_HLEN + VLAN_HLEN + |
1945 | sizeof(struct tx_desc)); | |
dd1b119c | 1946 | } |
1947 | ||
ac718b69 | 1948 | static inline u8 rtl8152_get_speed(struct r8152 *tp) |
1949 | { | |
1950 | return ocp_read_byte(tp, MCU_TYPE_PLA, PLA_PHYSTATUS); | |
1951 | } | |
1952 | ||
507605a8 | 1953 | static void rtl_set_eee_plus(struct r8152 *tp) |
ac718b69 | 1954 | { |
ebc2ec48 | 1955 | u32 ocp_data; |
ac718b69 | 1956 | u8 speed; |
1957 | ||
1958 | speed = rtl8152_get_speed(tp); | |
ebc2ec48 | 1959 | if (speed & _10bps) { |
ac718b69 | 1960 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR); |
ebc2ec48 | 1961 | ocp_data |= EEEP_CR_EEEP_TX; |
ac718b69 | 1962 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR, ocp_data); |
1963 | } else { | |
1964 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR); | |
ebc2ec48 | 1965 | ocp_data &= ~EEEP_CR_EEEP_TX; |
ac718b69 | 1966 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR, ocp_data); |
1967 | } | |
507605a8 | 1968 | } |
1969 | ||
00a5e360 | 1970 | static void rxdy_gated_en(struct r8152 *tp, bool enable) |
1971 | { | |
1972 | u32 ocp_data; | |
1973 | ||
1974 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_MISC_1); | |
1975 | if (enable) | |
1976 | ocp_data |= RXDY_GATED_EN; | |
1977 | else | |
1978 | ocp_data &= ~RXDY_GATED_EN; | |
1979 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MISC_1, ocp_data); | |
1980 | } | |
1981 | ||
445f7f4d | 1982 | static int rtl_start_rx(struct r8152 *tp) |
1983 | { | |
1984 | int i, ret = 0; | |
1985 | ||
1986 | INIT_LIST_HEAD(&tp->rx_done); | |
1987 | for (i = 0; i < RTL8152_MAX_RX; i++) { | |
1988 | INIT_LIST_HEAD(&tp->rx_info[i].list); | |
1989 | ret = r8152_submit_rx(tp, &tp->rx_info[i], GFP_KERNEL); | |
1990 | if (ret) | |
1991 | break; | |
1992 | } | |
1993 | ||
1994 | return ret; | |
1995 | } | |
1996 | ||
1997 | static int rtl_stop_rx(struct r8152 *tp) | |
1998 | { | |
1999 | int i; | |
2000 | ||
2001 | for (i = 0; i < RTL8152_MAX_RX; i++) | |
2002 | usb_kill_urb(tp->rx_info[i].urb); | |
2003 | ||
2004 | return 0; | |
2005 | } | |
2006 | ||
507605a8 | 2007 | static int rtl_enable(struct r8152 *tp) |
2008 | { | |
2009 | u32 ocp_data; | |
ac718b69 | 2010 | |
2011 | r8152b_reset_packet_filter(tp); | |
2012 | ||
2013 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CR); | |
2014 | ocp_data |= CR_RE | CR_TE; | |
2015 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, ocp_data); | |
2016 | ||
00a5e360 | 2017 | rxdy_gated_en(tp, false); |
ac718b69 | 2018 | |
445f7f4d | 2019 | return rtl_start_rx(tp); |
ac718b69 | 2020 | } |
2021 | ||
507605a8 | 2022 | static int rtl8152_enable(struct r8152 *tp) |
2023 | { | |
6871438c | 2024 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
2025 | return -ENODEV; | |
2026 | ||
507605a8 | 2027 | set_tx_qlen(tp); |
2028 | rtl_set_eee_plus(tp); | |
2029 | ||
2030 | return rtl_enable(tp); | |
2031 | } | |
2032 | ||
43779f8d | 2033 | static void r8153_set_rx_agg(struct r8152 *tp) |
2034 | { | |
2035 | u8 speed; | |
2036 | ||
2037 | speed = rtl8152_get_speed(tp); | |
2038 | if (speed & _1000bps) { | |
2039 | if (tp->udev->speed == USB_SPEED_SUPER) { | |
2040 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, | |
2041 | RX_THR_SUPPER); | |
2042 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_EARLY_AGG, | |
2043 | EARLY_AGG_SUPPER); | |
2044 | } else { | |
2045 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, | |
2046 | RX_THR_HIGH); | |
2047 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_EARLY_AGG, | |
2048 | EARLY_AGG_HIGH); | |
2049 | } | |
2050 | } else { | |
2051 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, RX_THR_SLOW); | |
2052 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_EARLY_AGG, | |
2053 | EARLY_AGG_SLOW); | |
2054 | } | |
2055 | } | |
2056 | ||
2057 | static int rtl8153_enable(struct r8152 *tp) | |
2058 | { | |
6871438c | 2059 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
2060 | return -ENODEV; | |
2061 | ||
43779f8d | 2062 | set_tx_qlen(tp); |
2063 | rtl_set_eee_plus(tp); | |
2064 | r8153_set_rx_agg(tp); | |
2065 | ||
2066 | return rtl_enable(tp); | |
2067 | } | |
2068 | ||
d70b1137 | 2069 | static void rtl_disable(struct r8152 *tp) |
ac718b69 | 2070 | { |
ebc2ec48 | 2071 | u32 ocp_data; |
2072 | int i; | |
ac718b69 | 2073 | |
6871438c | 2074 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) { |
2075 | rtl_drop_queued_tx(tp); | |
2076 | return; | |
2077 | } | |
2078 | ||
ac718b69 | 2079 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); |
2080 | ocp_data &= ~RCR_ACPT_ALL; | |
2081 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2082 | ||
00a5e360 | 2083 | rtl_drop_queued_tx(tp); |
ebc2ec48 | 2084 | |
2085 | for (i = 0; i < RTL8152_MAX_TX; i++) | |
2086 | usb_kill_urb(tp->tx_info[i].urb); | |
ac718b69 | 2087 | |
00a5e360 | 2088 | rxdy_gated_en(tp, true); |
ac718b69 | 2089 | |
2090 | for (i = 0; i < 1000; i++) { | |
2091 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2092 | if ((ocp_data & FIFO_EMPTY) == FIFO_EMPTY) | |
2093 | break; | |
8ddfa077 | 2094 | usleep_range(1000, 2000); |
ac718b69 | 2095 | } |
2096 | ||
2097 | for (i = 0; i < 1000; i++) { | |
2098 | if (ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0) & TCR0_TX_EMPTY) | |
2099 | break; | |
8ddfa077 | 2100 | usleep_range(1000, 2000); |
ac718b69 | 2101 | } |
2102 | ||
445f7f4d | 2103 | rtl_stop_rx(tp); |
ac718b69 | 2104 | |
2105 | rtl8152_nic_reset(tp); | |
2106 | } | |
2107 | ||
00a5e360 | 2108 | static void r8152_power_cut_en(struct r8152 *tp, bool enable) |
2109 | { | |
2110 | u32 ocp_data; | |
2111 | ||
2112 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_UPS_CTRL); | |
2113 | if (enable) | |
2114 | ocp_data |= POWER_CUT; | |
2115 | else | |
2116 | ocp_data &= ~POWER_CUT; | |
2117 | ocp_write_word(tp, MCU_TYPE_USB, USB_UPS_CTRL, ocp_data); | |
2118 | ||
2119 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_PM_CTRL_STATUS); | |
2120 | ocp_data &= ~RESUME_INDICATE; | |
2121 | ocp_write_word(tp, MCU_TYPE_USB, USB_PM_CTRL_STATUS, ocp_data); | |
00a5e360 | 2122 | } |
2123 | ||
c5554298 | 2124 | static void rtl_rx_vlan_en(struct r8152 *tp, bool enable) |
2125 | { | |
2126 | u32 ocp_data; | |
2127 | ||
2128 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CPCR); | |
2129 | if (enable) | |
2130 | ocp_data |= CPCR_RX_VLAN; | |
2131 | else | |
2132 | ocp_data &= ~CPCR_RX_VLAN; | |
2133 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CPCR, ocp_data); | |
2134 | } | |
2135 | ||
2136 | static int rtl8152_set_features(struct net_device *dev, | |
2137 | netdev_features_t features) | |
2138 | { | |
2139 | netdev_features_t changed = features ^ dev->features; | |
2140 | struct r8152 *tp = netdev_priv(dev); | |
405f8a0e | 2141 | int ret; |
2142 | ||
2143 | ret = usb_autopm_get_interface(tp->intf); | |
2144 | if (ret < 0) | |
2145 | goto out; | |
c5554298 | 2146 | |
b5403273 | 2147 | mutex_lock(&tp->control); |
2148 | ||
c5554298 | 2149 | if (changed & NETIF_F_HW_VLAN_CTAG_RX) { |
2150 | if (features & NETIF_F_HW_VLAN_CTAG_RX) | |
2151 | rtl_rx_vlan_en(tp, true); | |
2152 | else | |
2153 | rtl_rx_vlan_en(tp, false); | |
2154 | } | |
2155 | ||
b5403273 | 2156 | mutex_unlock(&tp->control); |
2157 | ||
405f8a0e | 2158 | usb_autopm_put_interface(tp->intf); |
2159 | ||
2160 | out: | |
2161 | return ret; | |
c5554298 | 2162 | } |
2163 | ||
21ff2e89 | 2164 | #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST) |
2165 | ||
2166 | static u32 __rtl_get_wol(struct r8152 *tp) | |
2167 | { | |
2168 | u32 ocp_data; | |
2169 | u32 wolopts = 0; | |
2170 | ||
2171 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CONFIG5); | |
2172 | if (!(ocp_data & LAN_WAKE_EN)) | |
2173 | return 0; | |
2174 | ||
2175 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34); | |
2176 | if (ocp_data & LINK_ON_WAKE_EN) | |
2177 | wolopts |= WAKE_PHY; | |
2178 | ||
2179 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG5); | |
2180 | if (ocp_data & UWF_EN) | |
2181 | wolopts |= WAKE_UCAST; | |
2182 | if (ocp_data & BWF_EN) | |
2183 | wolopts |= WAKE_BCAST; | |
2184 | if (ocp_data & MWF_EN) | |
2185 | wolopts |= WAKE_MCAST; | |
2186 | ||
2187 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL); | |
2188 | if (ocp_data & MAGIC_EN) | |
2189 | wolopts |= WAKE_MAGIC; | |
2190 | ||
2191 | return wolopts; | |
2192 | } | |
2193 | ||
2194 | static void __rtl_set_wol(struct r8152 *tp, u32 wolopts) | |
2195 | { | |
2196 | u32 ocp_data; | |
2197 | ||
2198 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG); | |
2199 | ||
2200 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34); | |
2201 | ocp_data &= ~LINK_ON_WAKE_EN; | |
2202 | if (wolopts & WAKE_PHY) | |
2203 | ocp_data |= LINK_ON_WAKE_EN; | |
2204 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG34, ocp_data); | |
2205 | ||
2206 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG5); | |
2207 | ocp_data &= ~(UWF_EN | BWF_EN | MWF_EN | LAN_WAKE_EN); | |
2208 | if (wolopts & WAKE_UCAST) | |
2209 | ocp_data |= UWF_EN; | |
2210 | if (wolopts & WAKE_BCAST) | |
2211 | ocp_data |= BWF_EN; | |
2212 | if (wolopts & WAKE_MCAST) | |
2213 | ocp_data |= MWF_EN; | |
2214 | if (wolopts & WAKE_ANY) | |
2215 | ocp_data |= LAN_WAKE_EN; | |
2216 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG5, ocp_data); | |
2217 | ||
2218 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML); | |
2219 | ||
2220 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL); | |
2221 | ocp_data &= ~MAGIC_EN; | |
2222 | if (wolopts & WAKE_MAGIC) | |
2223 | ocp_data |= MAGIC_EN; | |
2224 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL, ocp_data); | |
2225 | ||
2226 | if (wolopts & WAKE_ANY) | |
2227 | device_set_wakeup_enable(&tp->udev->dev, true); | |
2228 | else | |
2229 | device_set_wakeup_enable(&tp->udev->dev, false); | |
2230 | } | |
2231 | ||
9a4be1bd | 2232 | static void rtl_runtime_suspend_enable(struct r8152 *tp, bool enable) |
2233 | { | |
2234 | if (enable) { | |
2235 | u32 ocp_data; | |
2236 | ||
2237 | __rtl_set_wol(tp, WAKE_ANY); | |
2238 | ||
2239 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG); | |
2240 | ||
2241 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CONFIG34); | |
2242 | ocp_data |= LINK_OFF_WAKE_EN; | |
2243 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CONFIG34, ocp_data); | |
2244 | ||
2245 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML); | |
2246 | } else { | |
2247 | __rtl_set_wol(tp, tp->saved_wolopts); | |
2248 | } | |
2249 | } | |
2250 | ||
aa66a5f1 | 2251 | static void rtl_phy_reset(struct r8152 *tp) |
2252 | { | |
2253 | u16 data; | |
2254 | int i; | |
2255 | ||
2256 | clear_bit(PHY_RESET, &tp->flags); | |
2257 | ||
2258 | data = r8152_mdio_read(tp, MII_BMCR); | |
2259 | ||
2260 | /* don't reset again before the previous one complete */ | |
2261 | if (data & BMCR_RESET) | |
2262 | return; | |
2263 | ||
2264 | data |= BMCR_RESET; | |
2265 | r8152_mdio_write(tp, MII_BMCR, data); | |
2266 | ||
2267 | for (i = 0; i < 50; i++) { | |
2268 | msleep(20); | |
2269 | if ((r8152_mdio_read(tp, MII_BMCR) & BMCR_RESET) == 0) | |
2270 | break; | |
2271 | } | |
2272 | } | |
2273 | ||
4349968a | 2274 | static void r8153_teredo_off(struct r8152 *tp) |
2275 | { | |
2276 | u32 ocp_data; | |
2277 | ||
2278 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG); | |
2279 | ocp_data &= ~(TEREDO_SEL | TEREDO_RS_EVENT_MASK | OOB_TEREDO_EN); | |
2280 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG, ocp_data); | |
2281 | ||
2282 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_WDT6_CTRL, WDT6_SET_MODE); | |
2283 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_REALWOW_TIMER, 0); | |
2284 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TEREDO_TIMER, 0); | |
2285 | } | |
2286 | ||
2287 | static void r8152b_disable_aldps(struct r8152 *tp) | |
2288 | { | |
2289 | ocp_reg_write(tp, OCP_ALDPS_CONFIG, ENPDNPS | LINKENA | DIS_SDSAVE); | |
2290 | msleep(20); | |
2291 | } | |
2292 | ||
2293 | static inline void r8152b_enable_aldps(struct r8152 *tp) | |
2294 | { | |
2295 | ocp_reg_write(tp, OCP_ALDPS_CONFIG, ENPWRSAVE | ENPDNPS | | |
2296 | LINKENA | DIS_SDSAVE); | |
2297 | } | |
2298 | ||
d70b1137 | 2299 | static void rtl8152_disable(struct r8152 *tp) |
2300 | { | |
2301 | r8152b_disable_aldps(tp); | |
2302 | rtl_disable(tp); | |
2303 | r8152b_enable_aldps(tp); | |
2304 | } | |
2305 | ||
4349968a | 2306 | static void r8152b_hw_phy_cfg(struct r8152 *tp) |
2307 | { | |
f0cbe0ac | 2308 | u16 data; |
2309 | ||
2310 | data = r8152_mdio_read(tp, MII_BMCR); | |
2311 | if (data & BMCR_PDOWN) { | |
2312 | data &= ~BMCR_PDOWN; | |
2313 | r8152_mdio_write(tp, MII_BMCR, data); | |
2314 | } | |
2315 | ||
aa66a5f1 | 2316 | set_bit(PHY_RESET, &tp->flags); |
4349968a | 2317 | } |
2318 | ||
ac718b69 | 2319 | static void r8152b_exit_oob(struct r8152 *tp) |
2320 | { | |
db8515ef | 2321 | u32 ocp_data; |
2322 | int i; | |
ac718b69 | 2323 | |
2324 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
2325 | ocp_data &= ~RCR_ACPT_ALL; | |
2326 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2327 | ||
00a5e360 | 2328 | rxdy_gated_en(tp, true); |
da9bd117 | 2329 | r8153_teredo_off(tp); |
7e9da481 | 2330 | r8152b_hw_phy_cfg(tp); |
ac718b69 | 2331 | |
2332 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML); | |
2333 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, 0x00); | |
2334 | ||
2335 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2336 | ocp_data &= ~NOW_IS_OOB; | |
2337 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2338 | ||
2339 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2340 | ocp_data &= ~MCU_BORW_EN; | |
2341 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2342 | ||
2343 | for (i = 0; i < 1000; i++) { | |
2344 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2345 | if (ocp_data & LINK_LIST_READY) | |
2346 | break; | |
8ddfa077 | 2347 | usleep_range(1000, 2000); |
ac718b69 | 2348 | } |
2349 | ||
2350 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2351 | ocp_data |= RE_INIT_LL; | |
2352 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2353 | ||
2354 | for (i = 0; i < 1000; i++) { | |
2355 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2356 | if (ocp_data & LINK_LIST_READY) | |
2357 | break; | |
8ddfa077 | 2358 | usleep_range(1000, 2000); |
ac718b69 | 2359 | } |
2360 | ||
2361 | rtl8152_nic_reset(tp); | |
2362 | ||
2363 | /* rx share fifo credit full threshold */ | |
2364 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_NORMAL); | |
2365 | ||
a3cc465d | 2366 | if (tp->udev->speed == USB_SPEED_FULL || |
2367 | tp->udev->speed == USB_SPEED_LOW) { | |
ac718b69 | 2368 | /* rx share fifo credit near full threshold */ |
2369 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, | |
2370 | RXFIFO_THR2_FULL); | |
2371 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, | |
2372 | RXFIFO_THR3_FULL); | |
2373 | } else { | |
2374 | /* rx share fifo credit near full threshold */ | |
2375 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, | |
2376 | RXFIFO_THR2_HIGH); | |
2377 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, | |
2378 | RXFIFO_THR3_HIGH); | |
2379 | } | |
2380 | ||
2381 | /* TX share fifo free credit full threshold */ | |
2382 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TXFIFO_CTRL, TXFIFO_THR_NORMAL); | |
2383 | ||
2384 | ocp_write_byte(tp, MCU_TYPE_USB, USB_TX_AGG, TX_AGG_MAX_THRESHOLD); | |
8e1f51bd | 2385 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, RX_THR_HIGH); |
ac718b69 | 2386 | ocp_write_dword(tp, MCU_TYPE_USB, USB_TX_DMA, |
2387 | TEST_MODE_DISABLE | TX_SIZE_ADJUST1); | |
2388 | ||
c5554298 | 2389 | rtl_rx_vlan_en(tp, tp->netdev->features & NETIF_F_HW_VLAN_CTAG_RX); |
ac718b69 | 2390 | |
2391 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS); | |
2392 | ||
2393 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0); | |
2394 | ocp_data |= TCR0_AUTO_FIFO; | |
2395 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TCR0, ocp_data); | |
2396 | } | |
2397 | ||
2398 | static void r8152b_enter_oob(struct r8152 *tp) | |
2399 | { | |
45f4a19f | 2400 | u32 ocp_data; |
2401 | int i; | |
ac718b69 | 2402 | |
2403 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2404 | ocp_data &= ~NOW_IS_OOB; | |
2405 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2406 | ||
2407 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_OOB); | |
2408 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, RXFIFO_THR2_OOB); | |
2409 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, RXFIFO_THR3_OOB); | |
2410 | ||
d70b1137 | 2411 | rtl_disable(tp); |
ac718b69 | 2412 | |
2413 | for (i = 0; i < 1000; i++) { | |
2414 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2415 | if (ocp_data & LINK_LIST_READY) | |
2416 | break; | |
8ddfa077 | 2417 | usleep_range(1000, 2000); |
ac718b69 | 2418 | } |
2419 | ||
2420 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2421 | ocp_data |= RE_INIT_LL; | |
2422 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2423 | ||
2424 | for (i = 0; i < 1000; i++) { | |
2425 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2426 | if (ocp_data & LINK_LIST_READY) | |
2427 | break; | |
8ddfa077 | 2428 | usleep_range(1000, 2000); |
ac718b69 | 2429 | } |
2430 | ||
2431 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS); | |
2432 | ||
c5554298 | 2433 | rtl_rx_vlan_en(tp, true); |
ac718b69 | 2434 | |
2435 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PAL_BDC_CR); | |
2436 | ocp_data |= ALDPS_PROXY_MODE; | |
2437 | ocp_write_word(tp, MCU_TYPE_PLA, PAL_BDC_CR, ocp_data); | |
2438 | ||
2439 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2440 | ocp_data |= NOW_IS_OOB | DIS_MCU_CLROOB; | |
2441 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2442 | ||
00a5e360 | 2443 | rxdy_gated_en(tp, false); |
ac718b69 | 2444 | |
2445 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
2446 | ocp_data |= RCR_APM | RCR_AM | RCR_AB; | |
2447 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2448 | } | |
2449 | ||
43779f8d | 2450 | static void r8153_hw_phy_cfg(struct r8152 *tp) |
2451 | { | |
2452 | u32 ocp_data; | |
2453 | u16 data; | |
2454 | ||
2455 | ocp_reg_write(tp, OCP_ADC_CFG, CKADSEL_L | ADC_EN | EN_EMI_L); | |
f0cbe0ac | 2456 | data = r8152_mdio_read(tp, MII_BMCR); |
2457 | if (data & BMCR_PDOWN) { | |
2458 | data &= ~BMCR_PDOWN; | |
2459 | r8152_mdio_write(tp, MII_BMCR, data); | |
2460 | } | |
43779f8d | 2461 | |
2462 | if (tp->version == RTL_VER_03) { | |
2463 | data = ocp_reg_read(tp, OCP_EEE_CFG); | |
2464 | data &= ~CTAP_SHORT_EN; | |
2465 | ocp_reg_write(tp, OCP_EEE_CFG, data); | |
2466 | } | |
2467 | ||
2468 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2469 | data |= EEE_CLKDIV_EN; | |
2470 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2471 | ||
2472 | data = ocp_reg_read(tp, OCP_DOWN_SPEED); | |
2473 | data |= EN_10M_BGOFF; | |
2474 | ocp_reg_write(tp, OCP_DOWN_SPEED, data); | |
2475 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2476 | data |= EN_10M_PLLOFF; | |
2477 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2478 | data = sram_read(tp, SRAM_IMPEDANCE); | |
2479 | data &= ~RX_DRIVING_MASK; | |
2480 | sram_write(tp, SRAM_IMPEDANCE, data); | |
2481 | ||
2482 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR); | |
2483 | ocp_data |= PFM_PWM_SWITCH; | |
2484 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data); | |
2485 | ||
2486 | data = sram_read(tp, SRAM_LPF_CFG); | |
2487 | data |= LPF_AUTO_TUNE; | |
2488 | sram_write(tp, SRAM_LPF_CFG, data); | |
2489 | ||
2490 | data = sram_read(tp, SRAM_10M_AMP1); | |
2491 | data |= GDAC_IB_UPALL; | |
2492 | sram_write(tp, SRAM_10M_AMP1, data); | |
2493 | data = sram_read(tp, SRAM_10M_AMP2); | |
2494 | data |= AMP_DN; | |
2495 | sram_write(tp, SRAM_10M_AMP2, data); | |
aa66a5f1 | 2496 | |
2497 | set_bit(PHY_RESET, &tp->flags); | |
43779f8d | 2498 | } |
2499 | ||
b9702723 | 2500 | static void r8153_u1u2en(struct r8152 *tp, bool enable) |
43779f8d | 2501 | { |
2502 | u8 u1u2[8]; | |
2503 | ||
2504 | if (enable) | |
2505 | memset(u1u2, 0xff, sizeof(u1u2)); | |
2506 | else | |
2507 | memset(u1u2, 0x00, sizeof(u1u2)); | |
2508 | ||
2509 | usb_ocp_write(tp, USB_TOLERANCE, BYTE_EN_SIX_BYTES, sizeof(u1u2), u1u2); | |
2510 | } | |
2511 | ||
b9702723 | 2512 | static void r8153_u2p3en(struct r8152 *tp, bool enable) |
43779f8d | 2513 | { |
2514 | u32 ocp_data; | |
2515 | ||
2516 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_U2P3_CTRL); | |
2517 | if (enable) | |
2518 | ocp_data |= U2P3_ENABLE; | |
2519 | else | |
2520 | ocp_data &= ~U2P3_ENABLE; | |
2521 | ocp_write_word(tp, MCU_TYPE_USB, USB_U2P3_CTRL, ocp_data); | |
2522 | } | |
2523 | ||
b9702723 | 2524 | static void r8153_power_cut_en(struct r8152 *tp, bool enable) |
43779f8d | 2525 | { |
2526 | u32 ocp_data; | |
2527 | ||
2528 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_POWER_CUT); | |
2529 | if (enable) | |
2530 | ocp_data |= PWR_EN | PHASE2_EN; | |
2531 | else | |
2532 | ocp_data &= ~(PWR_EN | PHASE2_EN); | |
2533 | ocp_write_word(tp, MCU_TYPE_USB, USB_POWER_CUT, ocp_data); | |
2534 | ||
2535 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_MISC_0); | |
2536 | ocp_data &= ~PCUT_STATUS; | |
2537 | ocp_write_word(tp, MCU_TYPE_USB, USB_MISC_0, ocp_data); | |
2538 | } | |
2539 | ||
43779f8d | 2540 | static void r8153_first_init(struct r8152 *tp) |
2541 | { | |
2542 | u32 ocp_data; | |
2543 | int i; | |
2544 | ||
00a5e360 | 2545 | rxdy_gated_en(tp, true); |
43779f8d | 2546 | r8153_teredo_off(tp); |
2547 | ||
2548 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
2549 | ocp_data &= ~RCR_ACPT_ALL; | |
2550 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2551 | ||
2552 | r8153_hw_phy_cfg(tp); | |
2553 | ||
2554 | rtl8152_nic_reset(tp); | |
2555 | ||
2556 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2557 | ocp_data &= ~NOW_IS_OOB; | |
2558 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2559 | ||
2560 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2561 | ocp_data &= ~MCU_BORW_EN; | |
2562 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2563 | ||
2564 | for (i = 0; i < 1000; i++) { | |
2565 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2566 | if (ocp_data & LINK_LIST_READY) | |
2567 | break; | |
8ddfa077 | 2568 | usleep_range(1000, 2000); |
43779f8d | 2569 | } |
2570 | ||
2571 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2572 | ocp_data |= RE_INIT_LL; | |
2573 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2574 | ||
2575 | for (i = 0; i < 1000; i++) { | |
2576 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2577 | if (ocp_data & LINK_LIST_READY) | |
2578 | break; | |
8ddfa077 | 2579 | usleep_range(1000, 2000); |
43779f8d | 2580 | } |
2581 | ||
c5554298 | 2582 | rtl_rx_vlan_en(tp, tp->netdev->features & NETIF_F_HW_VLAN_CTAG_RX); |
43779f8d | 2583 | |
69b4b7a4 | 2584 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8153_RMS); |
2585 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_MTPS, MTPS_JUMBO); | |
43779f8d | 2586 | |
2587 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0); | |
2588 | ocp_data |= TCR0_AUTO_FIFO; | |
2589 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TCR0, ocp_data); | |
2590 | ||
2591 | rtl8152_nic_reset(tp); | |
2592 | ||
2593 | /* rx share fifo credit full threshold */ | |
2594 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_NORMAL); | |
2595 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, RXFIFO_THR2_NORMAL); | |
2596 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, RXFIFO_THR3_NORMAL); | |
2597 | /* TX share fifo free credit full threshold */ | |
2598 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TXFIFO_CTRL, TXFIFO_THR_NORMAL2); | |
2599 | ||
9629e3c0 | 2600 | /* rx aggregation */ |
43779f8d | 2601 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_USB_CTRL); |
2602 | ocp_data &= ~RX_AGG_DISABLE; | |
2603 | ocp_write_word(tp, MCU_TYPE_USB, USB_USB_CTRL, ocp_data); | |
2604 | } | |
2605 | ||
2606 | static void r8153_enter_oob(struct r8152 *tp) | |
2607 | { | |
2608 | u32 ocp_data; | |
2609 | int i; | |
2610 | ||
2611 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2612 | ocp_data &= ~NOW_IS_OOB; | |
2613 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2614 | ||
d70b1137 | 2615 | rtl_disable(tp); |
43779f8d | 2616 | |
2617 | for (i = 0; i < 1000; i++) { | |
2618 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2619 | if (ocp_data & LINK_LIST_READY) | |
2620 | break; | |
8ddfa077 | 2621 | usleep_range(1000, 2000); |
43779f8d | 2622 | } |
2623 | ||
2624 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2625 | ocp_data |= RE_INIT_LL; | |
2626 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2627 | ||
2628 | for (i = 0; i < 1000; i++) { | |
2629 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2630 | if (ocp_data & LINK_LIST_READY) | |
2631 | break; | |
8ddfa077 | 2632 | usleep_range(1000, 2000); |
43779f8d | 2633 | } |
2634 | ||
69b4b7a4 | 2635 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8153_RMS); |
43779f8d | 2636 | |
43779f8d | 2637 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG); |
2638 | ocp_data &= ~TEREDO_WAKE_MASK; | |
2639 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG, ocp_data); | |
2640 | ||
c5554298 | 2641 | rtl_rx_vlan_en(tp, true); |
43779f8d | 2642 | |
2643 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PAL_BDC_CR); | |
2644 | ocp_data |= ALDPS_PROXY_MODE; | |
2645 | ocp_write_word(tp, MCU_TYPE_PLA, PAL_BDC_CR, ocp_data); | |
2646 | ||
2647 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2648 | ocp_data |= NOW_IS_OOB | DIS_MCU_CLROOB; | |
2649 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2650 | ||
00a5e360 | 2651 | rxdy_gated_en(tp, false); |
43779f8d | 2652 | |
2653 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
2654 | ocp_data |= RCR_APM | RCR_AM | RCR_AB; | |
2655 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2656 | } | |
2657 | ||
2658 | static void r8153_disable_aldps(struct r8152 *tp) | |
2659 | { | |
2660 | u16 data; | |
2661 | ||
2662 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2663 | data &= ~EN_ALDPS; | |
2664 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2665 | msleep(20); | |
2666 | } | |
2667 | ||
2668 | static void r8153_enable_aldps(struct r8152 *tp) | |
2669 | { | |
2670 | u16 data; | |
2671 | ||
2672 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2673 | data |= EN_ALDPS; | |
2674 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2675 | } | |
2676 | ||
d70b1137 | 2677 | static void rtl8153_disable(struct r8152 *tp) |
2678 | { | |
2679 | r8153_disable_aldps(tp); | |
2680 | rtl_disable(tp); | |
2681 | r8153_enable_aldps(tp); | |
2682 | } | |
2683 | ||
ac718b69 | 2684 | static int rtl8152_set_speed(struct r8152 *tp, u8 autoneg, u16 speed, u8 duplex) |
2685 | { | |
43779f8d | 2686 | u16 bmcr, anar, gbcr; |
ac718b69 | 2687 | int ret = 0; |
2688 | ||
2689 | cancel_delayed_work_sync(&tp->schedule); | |
2690 | anar = r8152_mdio_read(tp, MII_ADVERTISE); | |
2691 | anar &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL | | |
2692 | ADVERTISE_100HALF | ADVERTISE_100FULL); | |
43779f8d | 2693 | if (tp->mii.supports_gmii) { |
2694 | gbcr = r8152_mdio_read(tp, MII_CTRL1000); | |
2695 | gbcr &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); | |
2696 | } else { | |
2697 | gbcr = 0; | |
2698 | } | |
ac718b69 | 2699 | |
2700 | if (autoneg == AUTONEG_DISABLE) { | |
2701 | if (speed == SPEED_10) { | |
2702 | bmcr = 0; | |
2703 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2704 | } else if (speed == SPEED_100) { | |
2705 | bmcr = BMCR_SPEED100; | |
2706 | anar |= ADVERTISE_100HALF | ADVERTISE_100FULL; | |
43779f8d | 2707 | } else if (speed == SPEED_1000 && tp->mii.supports_gmii) { |
2708 | bmcr = BMCR_SPEED1000; | |
2709 | gbcr |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; | |
ac718b69 | 2710 | } else { |
2711 | ret = -EINVAL; | |
2712 | goto out; | |
2713 | } | |
2714 | ||
2715 | if (duplex == DUPLEX_FULL) | |
2716 | bmcr |= BMCR_FULLDPLX; | |
2717 | } else { | |
2718 | if (speed == SPEED_10) { | |
2719 | if (duplex == DUPLEX_FULL) | |
2720 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2721 | else | |
2722 | anar |= ADVERTISE_10HALF; | |
2723 | } else if (speed == SPEED_100) { | |
2724 | if (duplex == DUPLEX_FULL) { | |
2725 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2726 | anar |= ADVERTISE_100HALF | ADVERTISE_100FULL; | |
2727 | } else { | |
2728 | anar |= ADVERTISE_10HALF; | |
2729 | anar |= ADVERTISE_100HALF; | |
2730 | } | |
43779f8d | 2731 | } else if (speed == SPEED_1000 && tp->mii.supports_gmii) { |
2732 | if (duplex == DUPLEX_FULL) { | |
2733 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2734 | anar |= ADVERTISE_100HALF | ADVERTISE_100FULL; | |
2735 | gbcr |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; | |
2736 | } else { | |
2737 | anar |= ADVERTISE_10HALF; | |
2738 | anar |= ADVERTISE_100HALF; | |
2739 | gbcr |= ADVERTISE_1000HALF; | |
2740 | } | |
ac718b69 | 2741 | } else { |
2742 | ret = -EINVAL; | |
2743 | goto out; | |
2744 | } | |
2745 | ||
2746 | bmcr = BMCR_ANENABLE | BMCR_ANRESTART; | |
2747 | } | |
2748 | ||
aa66a5f1 | 2749 | if (test_bit(PHY_RESET, &tp->flags)) |
2750 | bmcr |= BMCR_RESET; | |
2751 | ||
43779f8d | 2752 | if (tp->mii.supports_gmii) |
2753 | r8152_mdio_write(tp, MII_CTRL1000, gbcr); | |
2754 | ||
ac718b69 | 2755 | r8152_mdio_write(tp, MII_ADVERTISE, anar); |
2756 | r8152_mdio_write(tp, MII_BMCR, bmcr); | |
2757 | ||
aa66a5f1 | 2758 | if (test_bit(PHY_RESET, &tp->flags)) { |
2759 | int i; | |
2760 | ||
2761 | clear_bit(PHY_RESET, &tp->flags); | |
2762 | for (i = 0; i < 50; i++) { | |
2763 | msleep(20); | |
2764 | if ((r8152_mdio_read(tp, MII_BMCR) & BMCR_RESET) == 0) | |
2765 | break; | |
2766 | } | |
2767 | } | |
2768 | ||
ac718b69 | 2769 | out: |
ac718b69 | 2770 | |
2771 | return ret; | |
2772 | } | |
2773 | ||
d70b1137 | 2774 | static void rtl8152_up(struct r8152 *tp) |
2775 | { | |
2776 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
2777 | return; | |
2778 | ||
2779 | r8152b_disable_aldps(tp); | |
2780 | r8152b_exit_oob(tp); | |
2781 | r8152b_enable_aldps(tp); | |
2782 | } | |
2783 | ||
ac718b69 | 2784 | static void rtl8152_down(struct r8152 *tp) |
2785 | { | |
6871438c | 2786 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) { |
2787 | rtl_drop_queued_tx(tp); | |
2788 | return; | |
2789 | } | |
2790 | ||
00a5e360 | 2791 | r8152_power_cut_en(tp, false); |
ac718b69 | 2792 | r8152b_disable_aldps(tp); |
2793 | r8152b_enter_oob(tp); | |
2794 | r8152b_enable_aldps(tp); | |
2795 | } | |
2796 | ||
d70b1137 | 2797 | static void rtl8153_up(struct r8152 *tp) |
2798 | { | |
2799 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
2800 | return; | |
2801 | ||
2802 | r8153_disable_aldps(tp); | |
2803 | r8153_first_init(tp); | |
2804 | r8153_enable_aldps(tp); | |
2805 | } | |
2806 | ||
43779f8d | 2807 | static void rtl8153_down(struct r8152 *tp) |
2808 | { | |
6871438c | 2809 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) { |
2810 | rtl_drop_queued_tx(tp); | |
2811 | return; | |
2812 | } | |
2813 | ||
b9702723 | 2814 | r8153_u1u2en(tp, false); |
2815 | r8153_power_cut_en(tp, false); | |
43779f8d | 2816 | r8153_disable_aldps(tp); |
2817 | r8153_enter_oob(tp); | |
2818 | r8153_enable_aldps(tp); | |
2819 | } | |
2820 | ||
ac718b69 | 2821 | static void set_carrier(struct r8152 *tp) |
2822 | { | |
2823 | struct net_device *netdev = tp->netdev; | |
2824 | u8 speed; | |
2825 | ||
40a82917 | 2826 | clear_bit(RTL8152_LINK_CHG, &tp->flags); |
ac718b69 | 2827 | speed = rtl8152_get_speed(tp); |
2828 | ||
2829 | if (speed & LINK_STATUS) { | |
2830 | if (!(tp->speed & LINK_STATUS)) { | |
c81229c9 | 2831 | tp->rtl_ops.enable(tp); |
ac718b69 | 2832 | set_bit(RTL8152_SET_RX_MODE, &tp->flags); |
2833 | netif_carrier_on(netdev); | |
2834 | } | |
2835 | } else { | |
2836 | if (tp->speed & LINK_STATUS) { | |
2837 | netif_carrier_off(netdev); | |
ebc2ec48 | 2838 | tasklet_disable(&tp->tl); |
c81229c9 | 2839 | tp->rtl_ops.disable(tp); |
ebc2ec48 | 2840 | tasklet_enable(&tp->tl); |
ac718b69 | 2841 | } |
2842 | } | |
2843 | tp->speed = speed; | |
2844 | } | |
2845 | ||
2846 | static void rtl_work_func_t(struct work_struct *work) | |
2847 | { | |
2848 | struct r8152 *tp = container_of(work, struct r8152, schedule.work); | |
2849 | ||
9a4be1bd | 2850 | if (usb_autopm_get_interface(tp->intf) < 0) |
2851 | return; | |
2852 | ||
ac718b69 | 2853 | if (!test_bit(WORK_ENABLE, &tp->flags)) |
2854 | goto out1; | |
2855 | ||
2856 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
2857 | goto out1; | |
2858 | ||
b5403273 | 2859 | if (!mutex_trylock(&tp->control)) { |
2860 | schedule_delayed_work(&tp->schedule, 0); | |
2861 | goto out1; | |
2862 | } | |
2863 | ||
40a82917 | 2864 | if (test_bit(RTL8152_LINK_CHG, &tp->flags)) |
2865 | set_carrier(tp); | |
ac718b69 | 2866 | |
2867 | if (test_bit(RTL8152_SET_RX_MODE, &tp->flags)) | |
2868 | _rtl8152_set_rx_mode(tp->netdev); | |
2869 | ||
0c3121fc | 2870 | if (test_bit(SCHEDULE_TASKLET, &tp->flags) && |
2871 | (tp->speed & LINK_STATUS)) { | |
2872 | clear_bit(SCHEDULE_TASKLET, &tp->flags); | |
2873 | tasklet_schedule(&tp->tl); | |
2874 | } | |
aa66a5f1 | 2875 | |
2876 | if (test_bit(PHY_RESET, &tp->flags)) | |
2877 | rtl_phy_reset(tp); | |
2878 | ||
b5403273 | 2879 | mutex_unlock(&tp->control); |
2880 | ||
ac718b69 | 2881 | out1: |
9a4be1bd | 2882 | usb_autopm_put_interface(tp->intf); |
ac718b69 | 2883 | } |
2884 | ||
2885 | static int rtl8152_open(struct net_device *netdev) | |
2886 | { | |
2887 | struct r8152 *tp = netdev_priv(netdev); | |
2888 | int res = 0; | |
2889 | ||
7e9da481 | 2890 | res = alloc_all_mem(tp); |
2891 | if (res) | |
2892 | goto out; | |
2893 | ||
f4c7476b | 2894 | /* set speed to 0 to avoid autoresume try to submit rx */ |
2895 | tp->speed = 0; | |
2896 | ||
9a4be1bd | 2897 | res = usb_autopm_get_interface(tp->intf); |
2898 | if (res < 0) { | |
2899 | free_all_mem(tp); | |
2900 | goto out; | |
2901 | } | |
2902 | ||
b5403273 | 2903 | mutex_lock(&tp->control); |
2904 | ||
9a4be1bd | 2905 | /* The WORK_ENABLE may be set when autoresume occurs */ |
2906 | if (test_bit(WORK_ENABLE, &tp->flags)) { | |
2907 | clear_bit(WORK_ENABLE, &tp->flags); | |
2908 | usb_kill_urb(tp->intr_urb); | |
2909 | cancel_delayed_work_sync(&tp->schedule); | |
f4c7476b | 2910 | |
2911 | /* disable the tx/rx, if the workqueue has enabled them. */ | |
9a4be1bd | 2912 | if (tp->speed & LINK_STATUS) |
2913 | tp->rtl_ops.disable(tp); | |
2914 | } | |
2915 | ||
7e9da481 | 2916 | tp->rtl_ops.up(tp); |
2917 | ||
3d55f44f | 2918 | rtl8152_set_speed(tp, AUTONEG_ENABLE, |
2919 | tp->mii.supports_gmii ? SPEED_1000 : SPEED_100, | |
2920 | DUPLEX_FULL); | |
2921 | tp->speed = 0; | |
2922 | netif_carrier_off(netdev); | |
2923 | netif_start_queue(netdev); | |
2924 | set_bit(WORK_ENABLE, &tp->flags); | |
db8515ef | 2925 | |
40a82917 | 2926 | res = usb_submit_urb(tp->intr_urb, GFP_KERNEL); |
2927 | if (res) { | |
2928 | if (res == -ENODEV) | |
2929 | netif_device_detach(tp->netdev); | |
4a8deae2 HW |
2930 | netif_warn(tp, ifup, netdev, "intr_urb submit failed: %d\n", |
2931 | res); | |
7e9da481 | 2932 | free_all_mem(tp); |
ac718b69 | 2933 | } |
2934 | ||
b5403273 | 2935 | mutex_unlock(&tp->control); |
2936 | ||
9a4be1bd | 2937 | usb_autopm_put_interface(tp->intf); |
ac718b69 | 2938 | |
7e9da481 | 2939 | out: |
ac718b69 | 2940 | return res; |
2941 | } | |
2942 | ||
2943 | static int rtl8152_close(struct net_device *netdev) | |
2944 | { | |
2945 | struct r8152 *tp = netdev_priv(netdev); | |
2946 | int res = 0; | |
2947 | ||
2948 | clear_bit(WORK_ENABLE, &tp->flags); | |
3d55f44f | 2949 | usb_kill_urb(tp->intr_urb); |
ac718b69 | 2950 | cancel_delayed_work_sync(&tp->schedule); |
2951 | netif_stop_queue(netdev); | |
9a4be1bd | 2952 | |
2953 | res = usb_autopm_get_interface(tp->intf); | |
2954 | if (res < 0) { | |
2955 | rtl_drop_queued_tx(tp); | |
2956 | } else { | |
b5403273 | 2957 | mutex_lock(&tp->control); |
2958 | ||
b209af99 | 2959 | /* The autosuspend may have been enabled and wouldn't |
9a4be1bd | 2960 | * be disable when autoresume occurs, because the |
2961 | * netif_running() would be false. | |
2962 | */ | |
923e1ee3 | 2963 | rtl_runtime_suspend_enable(tp, false); |
9a4be1bd | 2964 | |
2965 | tasklet_disable(&tp->tl); | |
2966 | tp->rtl_ops.down(tp); | |
2967 | tasklet_enable(&tp->tl); | |
b5403273 | 2968 | |
2969 | mutex_unlock(&tp->control); | |
2970 | ||
9a4be1bd | 2971 | usb_autopm_put_interface(tp->intf); |
2972 | } | |
ac718b69 | 2973 | |
7e9da481 | 2974 | free_all_mem(tp); |
2975 | ||
ac718b69 | 2976 | return res; |
2977 | } | |
2978 | ||
d24f6134 | 2979 | static inline void r8152_mmd_indirect(struct r8152 *tp, u16 dev, u16 reg) |
2980 | { | |
2981 | ocp_reg_write(tp, OCP_EEE_AR, FUN_ADDR | dev); | |
2982 | ocp_reg_write(tp, OCP_EEE_DATA, reg); | |
2983 | ocp_reg_write(tp, OCP_EEE_AR, FUN_DATA | dev); | |
2984 | } | |
2985 | ||
2986 | static u16 r8152_mmd_read(struct r8152 *tp, u16 dev, u16 reg) | |
2987 | { | |
2988 | u16 data; | |
2989 | ||
2990 | r8152_mmd_indirect(tp, dev, reg); | |
2991 | data = ocp_reg_read(tp, OCP_EEE_DATA); | |
2992 | ocp_reg_write(tp, OCP_EEE_AR, 0x0000); | |
2993 | ||
2994 | return data; | |
2995 | } | |
2996 | ||
2997 | static void r8152_mmd_write(struct r8152 *tp, u16 dev, u16 reg, u16 data) | |
ac718b69 | 2998 | { |
d24f6134 | 2999 | r8152_mmd_indirect(tp, dev, reg); |
3000 | ocp_reg_write(tp, OCP_EEE_DATA, data); | |
3001 | ocp_reg_write(tp, OCP_EEE_AR, 0x0000); | |
3002 | } | |
3003 | ||
3004 | static void r8152_eee_en(struct r8152 *tp, bool enable) | |
3005 | { | |
3006 | u16 config1, config2, config3; | |
45f4a19f | 3007 | u32 ocp_data; |
ac718b69 | 3008 | |
3009 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR); | |
d24f6134 | 3010 | config1 = ocp_reg_read(tp, OCP_EEE_CONFIG1) & ~sd_rise_time_mask; |
3011 | config2 = ocp_reg_read(tp, OCP_EEE_CONFIG2); | |
3012 | config3 = ocp_reg_read(tp, OCP_EEE_CONFIG3) & ~fast_snr_mask; | |
3013 | ||
3014 | if (enable) { | |
3015 | ocp_data |= EEE_RX_EN | EEE_TX_EN; | |
3016 | config1 |= EEE_10_CAP | EEE_NWAY_EN | TX_QUIET_EN | RX_QUIET_EN; | |
3017 | config1 |= sd_rise_time(1); | |
3018 | config2 |= RG_DACQUIET_EN | RG_LDVQUIET_EN; | |
3019 | config3 |= fast_snr(42); | |
3020 | } else { | |
3021 | ocp_data &= ~(EEE_RX_EN | EEE_TX_EN); | |
3022 | config1 &= ~(EEE_10_CAP | EEE_NWAY_EN | TX_QUIET_EN | | |
3023 | RX_QUIET_EN); | |
3024 | config1 |= sd_rise_time(7); | |
3025 | config2 &= ~(RG_DACQUIET_EN | RG_LDVQUIET_EN); | |
3026 | config3 |= fast_snr(511); | |
3027 | } | |
3028 | ||
ac718b69 | 3029 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEE_CR, ocp_data); |
d24f6134 | 3030 | ocp_reg_write(tp, OCP_EEE_CONFIG1, config1); |
3031 | ocp_reg_write(tp, OCP_EEE_CONFIG2, config2); | |
3032 | ocp_reg_write(tp, OCP_EEE_CONFIG3, config3); | |
ac718b69 | 3033 | } |
3034 | ||
d24f6134 | 3035 | static void r8152b_enable_eee(struct r8152 *tp) |
3036 | { | |
3037 | r8152_eee_en(tp, true); | |
3038 | r8152_mmd_write(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, MDIO_EEE_100TX); | |
3039 | } | |
3040 | ||
3041 | static void r8153_eee_en(struct r8152 *tp, bool enable) | |
43779f8d | 3042 | { |
3043 | u32 ocp_data; | |
d24f6134 | 3044 | u16 config; |
43779f8d | 3045 | |
3046 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR); | |
d24f6134 | 3047 | config = ocp_reg_read(tp, OCP_EEE_CFG); |
3048 | ||
3049 | if (enable) { | |
3050 | ocp_data |= EEE_RX_EN | EEE_TX_EN; | |
3051 | config |= EEE10_EN; | |
3052 | } else { | |
3053 | ocp_data &= ~(EEE_RX_EN | EEE_TX_EN); | |
3054 | config &= ~EEE10_EN; | |
3055 | } | |
3056 | ||
43779f8d | 3057 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEE_CR, ocp_data); |
d24f6134 | 3058 | ocp_reg_write(tp, OCP_EEE_CFG, config); |
3059 | } | |
3060 | ||
3061 | static void r8153_enable_eee(struct r8152 *tp) | |
3062 | { | |
3063 | r8153_eee_en(tp, true); | |
3064 | ocp_reg_write(tp, OCP_EEE_ADV, MDIO_EEE_1000T | MDIO_EEE_100TX); | |
43779f8d | 3065 | } |
3066 | ||
ac718b69 | 3067 | static void r8152b_enable_fc(struct r8152 *tp) |
3068 | { | |
3069 | u16 anar; | |
3070 | ||
3071 | anar = r8152_mdio_read(tp, MII_ADVERTISE); | |
3072 | anar |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; | |
3073 | r8152_mdio_write(tp, MII_ADVERTISE, anar); | |
3074 | } | |
3075 | ||
4f1d4d54 | 3076 | static void rtl_tally_reset(struct r8152 *tp) |
3077 | { | |
3078 | u32 ocp_data; | |
3079 | ||
3080 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_RSTTALLY); | |
3081 | ocp_data |= TALLY_RESET; | |
3082 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RSTTALLY, ocp_data); | |
3083 | } | |
3084 | ||
ac718b69 | 3085 | static void r8152b_init(struct r8152 *tp) |
3086 | { | |
ebc2ec48 | 3087 | u32 ocp_data; |
ac718b69 | 3088 | |
6871438c | 3089 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
3090 | return; | |
3091 | ||
d70b1137 | 3092 | r8152b_disable_aldps(tp); |
3093 | ||
ac718b69 | 3094 | if (tp->version == RTL_VER_01) { |
3095 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE); | |
3096 | ocp_data &= ~LED_MODE_MASK; | |
3097 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE, ocp_data); | |
3098 | } | |
3099 | ||
00a5e360 | 3100 | r8152_power_cut_en(tp, false); |
ac718b69 | 3101 | |
ac718b69 | 3102 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR); |
3103 | ocp_data |= TX_10M_IDLE_EN | PFM_PWM_SWITCH; | |
3104 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data); | |
3105 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL); | |
3106 | ocp_data &= ~MCU_CLK_RATIO_MASK; | |
3107 | ocp_data |= MCU_CLK_RATIO | D3_CLK_GATED_EN; | |
3108 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL, ocp_data); | |
3109 | ocp_data = GPHY_STS_MSK | SPEED_DOWN_MSK | | |
3110 | SPDWN_RXDV_MSK | SPDWN_LINKCHG_MSK; | |
3111 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_GPHY_INTR_IMR, ocp_data); | |
3112 | ||
3113 | r8152b_enable_eee(tp); | |
3114 | r8152b_enable_aldps(tp); | |
3115 | r8152b_enable_fc(tp); | |
4f1d4d54 | 3116 | rtl_tally_reset(tp); |
ac718b69 | 3117 | |
ebc2ec48 | 3118 | /* enable rx aggregation */ |
ac718b69 | 3119 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_USB_CTRL); |
ebc2ec48 | 3120 | ocp_data &= ~RX_AGG_DISABLE; |
ac718b69 | 3121 | ocp_write_word(tp, MCU_TYPE_USB, USB_USB_CTRL, ocp_data); |
3122 | } | |
3123 | ||
43779f8d | 3124 | static void r8153_init(struct r8152 *tp) |
3125 | { | |
3126 | u32 ocp_data; | |
3127 | int i; | |
3128 | ||
6871438c | 3129 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
3130 | return; | |
3131 | ||
d70b1137 | 3132 | r8153_disable_aldps(tp); |
b9702723 | 3133 | r8153_u1u2en(tp, false); |
43779f8d | 3134 | |
3135 | for (i = 0; i < 500; i++) { | |
3136 | if (ocp_read_word(tp, MCU_TYPE_PLA, PLA_BOOT_CTRL) & | |
3137 | AUTOLOAD_DONE) | |
3138 | break; | |
3139 | msleep(20); | |
3140 | } | |
3141 | ||
3142 | for (i = 0; i < 500; i++) { | |
3143 | ocp_data = ocp_reg_read(tp, OCP_PHY_STATUS) & PHY_STAT_MASK; | |
3144 | if (ocp_data == PHY_STAT_LAN_ON || ocp_data == PHY_STAT_PWRDN) | |
3145 | break; | |
3146 | msleep(20); | |
3147 | } | |
3148 | ||
b9702723 | 3149 | r8153_u2p3en(tp, false); |
43779f8d | 3150 | |
3151 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_WDT11_CTRL); | |
3152 | ocp_data &= ~TIMER11_EN; | |
3153 | ocp_write_word(tp, MCU_TYPE_USB, USB_WDT11_CTRL, ocp_data); | |
3154 | ||
43779f8d | 3155 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE); |
3156 | ocp_data &= ~LED_MODE_MASK; | |
3157 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE, ocp_data); | |
3158 | ||
3159 | ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_LPM_CTRL); | |
3160 | ocp_data &= ~LPM_TIMER_MASK; | |
3161 | if (tp->udev->speed == USB_SPEED_SUPER) | |
3162 | ocp_data |= LPM_TIMER_500US; | |
3163 | else | |
3164 | ocp_data |= LPM_TIMER_500MS; | |
3165 | ocp_write_byte(tp, MCU_TYPE_USB, USB_LPM_CTRL, ocp_data); | |
3166 | ||
3167 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_AFE_CTRL2); | |
3168 | ocp_data &= ~SEN_VAL_MASK; | |
3169 | ocp_data |= SEN_VAL_NORMAL | SEL_RXIDLE; | |
3170 | ocp_write_word(tp, MCU_TYPE_USB, USB_AFE_CTRL2, ocp_data); | |
3171 | ||
b9702723 | 3172 | r8153_power_cut_en(tp, false); |
3173 | r8153_u1u2en(tp, true); | |
43779f8d | 3174 | |
43779f8d | 3175 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL, ALDPS_SPDWN_RATIO); |
3176 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL2, EEE_SPDWN_RATIO); | |
3177 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL3, | |
3178 | PKT_AVAIL_SPDWN_EN | SUSPEND_SPDWN_EN | | |
3179 | U1U2_SPDWN_EN | L1_SPDWN_EN); | |
3180 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL4, | |
3181 | PWRSAVE_SPDWN_EN | RXDV_SPDWN_EN | TX10MIDLE_EN | | |
3182 | TP100_SPDWN_EN | TP500_SPDWN_EN | TP1000_SPDWN_EN | | |
3183 | EEE_SPDWN_EN); | |
3184 | ||
3185 | r8153_enable_eee(tp); | |
3186 | r8153_enable_aldps(tp); | |
3187 | r8152b_enable_fc(tp); | |
4f1d4d54 | 3188 | rtl_tally_reset(tp); |
43779f8d | 3189 | } |
3190 | ||
ac718b69 | 3191 | static int rtl8152_suspend(struct usb_interface *intf, pm_message_t message) |
3192 | { | |
3193 | struct r8152 *tp = usb_get_intfdata(intf); | |
6cc69f2a | 3194 | struct net_device *netdev = tp->netdev; |
3195 | int ret = 0; | |
ac718b69 | 3196 | |
b5403273 | 3197 | mutex_lock(&tp->control); |
3198 | ||
6cc69f2a | 3199 | if (PMSG_IS_AUTO(message)) { |
3200 | if (netif_running(netdev) && work_busy(&tp->schedule.work)) { | |
3201 | ret = -EBUSY; | |
3202 | goto out1; | |
3203 | } | |
3204 | ||
9a4be1bd | 3205 | set_bit(SELECTIVE_SUSPEND, &tp->flags); |
6cc69f2a | 3206 | } else { |
3207 | netif_device_detach(netdev); | |
3208 | } | |
ac718b69 | 3209 | |
e3bd1a81 | 3210 | if (netif_running(netdev) && test_bit(WORK_ENABLE, &tp->flags)) { |
ac718b69 | 3211 | clear_bit(WORK_ENABLE, &tp->flags); |
40a82917 | 3212 | usb_kill_urb(tp->intr_urb); |
445f7f4d | 3213 | tasklet_disable(&tp->tl); |
9a4be1bd | 3214 | if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) { |
445f7f4d | 3215 | rtl_stop_rx(tp); |
9a4be1bd | 3216 | rtl_runtime_suspend_enable(tp, true); |
3217 | } else { | |
6cc69f2a | 3218 | cancel_delayed_work_sync(&tp->schedule); |
9a4be1bd | 3219 | tp->rtl_ops.down(tp); |
9a4be1bd | 3220 | } |
445f7f4d | 3221 | tasklet_enable(&tp->tl); |
ac718b69 | 3222 | } |
6cc69f2a | 3223 | out1: |
b5403273 | 3224 | mutex_unlock(&tp->control); |
3225 | ||
6cc69f2a | 3226 | return ret; |
ac718b69 | 3227 | } |
3228 | ||
3229 | static int rtl8152_resume(struct usb_interface *intf) | |
3230 | { | |
3231 | struct r8152 *tp = usb_get_intfdata(intf); | |
3232 | ||
b5403273 | 3233 | mutex_lock(&tp->control); |
3234 | ||
9a4be1bd | 3235 | if (!test_bit(SELECTIVE_SUSPEND, &tp->flags)) { |
3236 | tp->rtl_ops.init(tp); | |
3237 | netif_device_attach(tp->netdev); | |
3238 | } | |
3239 | ||
ac718b69 | 3240 | if (netif_running(tp->netdev)) { |
9a4be1bd | 3241 | if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) { |
3242 | rtl_runtime_suspend_enable(tp, false); | |
3243 | clear_bit(SELECTIVE_SUSPEND, &tp->flags); | |
445f7f4d | 3244 | set_bit(WORK_ENABLE, &tp->flags); |
9a4be1bd | 3245 | if (tp->speed & LINK_STATUS) |
445f7f4d | 3246 | rtl_start_rx(tp); |
9a4be1bd | 3247 | } else { |
3248 | tp->rtl_ops.up(tp); | |
3249 | rtl8152_set_speed(tp, AUTONEG_ENABLE, | |
b209af99 | 3250 | tp->mii.supports_gmii ? |
3251 | SPEED_1000 : SPEED_100, | |
3252 | DUPLEX_FULL); | |
445f7f4d | 3253 | tp->speed = 0; |
3254 | netif_carrier_off(tp->netdev); | |
3255 | set_bit(WORK_ENABLE, &tp->flags); | |
9a4be1bd | 3256 | } |
40a82917 | 3257 | usb_submit_urb(tp->intr_urb, GFP_KERNEL); |
923e1ee3 | 3258 | } else if (test_bit(SELECTIVE_SUSPEND, &tp->flags)) { |
3259 | clear_bit(SELECTIVE_SUSPEND, &tp->flags); | |
ac718b69 | 3260 | } |
3261 | ||
b5403273 | 3262 | mutex_unlock(&tp->control); |
3263 | ||
ac718b69 | 3264 | return 0; |
3265 | } | |
3266 | ||
21ff2e89 | 3267 | static void rtl8152_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) |
3268 | { | |
3269 | struct r8152 *tp = netdev_priv(dev); | |
3270 | ||
9a4be1bd | 3271 | if (usb_autopm_get_interface(tp->intf) < 0) |
3272 | return; | |
3273 | ||
b5403273 | 3274 | mutex_lock(&tp->control); |
3275 | ||
21ff2e89 | 3276 | wol->supported = WAKE_ANY; |
3277 | wol->wolopts = __rtl_get_wol(tp); | |
9a4be1bd | 3278 | |
b5403273 | 3279 | mutex_unlock(&tp->control); |
3280 | ||
9a4be1bd | 3281 | usb_autopm_put_interface(tp->intf); |
21ff2e89 | 3282 | } |
3283 | ||
3284 | static int rtl8152_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) | |
3285 | { | |
3286 | struct r8152 *tp = netdev_priv(dev); | |
9a4be1bd | 3287 | int ret; |
3288 | ||
3289 | ret = usb_autopm_get_interface(tp->intf); | |
3290 | if (ret < 0) | |
3291 | goto out_set_wol; | |
21ff2e89 | 3292 | |
b5403273 | 3293 | mutex_lock(&tp->control); |
3294 | ||
21ff2e89 | 3295 | __rtl_set_wol(tp, wol->wolopts); |
3296 | tp->saved_wolopts = wol->wolopts & WAKE_ANY; | |
3297 | ||
b5403273 | 3298 | mutex_unlock(&tp->control); |
3299 | ||
9a4be1bd | 3300 | usb_autopm_put_interface(tp->intf); |
3301 | ||
3302 | out_set_wol: | |
3303 | return ret; | |
21ff2e89 | 3304 | } |
3305 | ||
a5ec27c1 | 3306 | static u32 rtl8152_get_msglevel(struct net_device *dev) |
3307 | { | |
3308 | struct r8152 *tp = netdev_priv(dev); | |
3309 | ||
3310 | return tp->msg_enable; | |
3311 | } | |
3312 | ||
3313 | static void rtl8152_set_msglevel(struct net_device *dev, u32 value) | |
3314 | { | |
3315 | struct r8152 *tp = netdev_priv(dev); | |
3316 | ||
3317 | tp->msg_enable = value; | |
3318 | } | |
3319 | ||
ac718b69 | 3320 | static void rtl8152_get_drvinfo(struct net_device *netdev, |
3321 | struct ethtool_drvinfo *info) | |
3322 | { | |
3323 | struct r8152 *tp = netdev_priv(netdev); | |
3324 | ||
b0b46c77 | 3325 | strlcpy(info->driver, MODULENAME, sizeof(info->driver)); |
3326 | strlcpy(info->version, DRIVER_VERSION, sizeof(info->version)); | |
ac718b69 | 3327 | usb_make_path(tp->udev, info->bus_info, sizeof(info->bus_info)); |
3328 | } | |
3329 | ||
3330 | static | |
3331 | int rtl8152_get_settings(struct net_device *netdev, struct ethtool_cmd *cmd) | |
3332 | { | |
3333 | struct r8152 *tp = netdev_priv(netdev); | |
8d4a4d72 | 3334 | int ret; |
ac718b69 | 3335 | |
3336 | if (!tp->mii.mdio_read) | |
3337 | return -EOPNOTSUPP; | |
3338 | ||
8d4a4d72 | 3339 | ret = usb_autopm_get_interface(tp->intf); |
3340 | if (ret < 0) | |
3341 | goto out; | |
3342 | ||
b5403273 | 3343 | mutex_lock(&tp->control); |
3344 | ||
8d4a4d72 | 3345 | ret = mii_ethtool_gset(&tp->mii, cmd); |
3346 | ||
b5403273 | 3347 | mutex_unlock(&tp->control); |
3348 | ||
8d4a4d72 | 3349 | usb_autopm_put_interface(tp->intf); |
3350 | ||
3351 | out: | |
3352 | return ret; | |
ac718b69 | 3353 | } |
3354 | ||
3355 | static int rtl8152_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
3356 | { | |
3357 | struct r8152 *tp = netdev_priv(dev); | |
9a4be1bd | 3358 | int ret; |
3359 | ||
3360 | ret = usb_autopm_get_interface(tp->intf); | |
3361 | if (ret < 0) | |
3362 | goto out; | |
ac718b69 | 3363 | |
b5403273 | 3364 | mutex_lock(&tp->control); |
3365 | ||
9a4be1bd | 3366 | ret = rtl8152_set_speed(tp, cmd->autoneg, cmd->speed, cmd->duplex); |
3367 | ||
b5403273 | 3368 | mutex_unlock(&tp->control); |
3369 | ||
9a4be1bd | 3370 | usb_autopm_put_interface(tp->intf); |
3371 | ||
3372 | out: | |
3373 | return ret; | |
ac718b69 | 3374 | } |
3375 | ||
4f1d4d54 | 3376 | static const char rtl8152_gstrings[][ETH_GSTRING_LEN] = { |
3377 | "tx_packets", | |
3378 | "rx_packets", | |
3379 | "tx_errors", | |
3380 | "rx_errors", | |
3381 | "rx_missed", | |
3382 | "align_errors", | |
3383 | "tx_single_collisions", | |
3384 | "tx_multi_collisions", | |
3385 | "rx_unicast", | |
3386 | "rx_broadcast", | |
3387 | "rx_multicast", | |
3388 | "tx_aborted", | |
3389 | "tx_underrun", | |
3390 | }; | |
3391 | ||
3392 | static int rtl8152_get_sset_count(struct net_device *dev, int sset) | |
3393 | { | |
3394 | switch (sset) { | |
3395 | case ETH_SS_STATS: | |
3396 | return ARRAY_SIZE(rtl8152_gstrings); | |
3397 | default: | |
3398 | return -EOPNOTSUPP; | |
3399 | } | |
3400 | } | |
3401 | ||
3402 | static void rtl8152_get_ethtool_stats(struct net_device *dev, | |
3403 | struct ethtool_stats *stats, u64 *data) | |
3404 | { | |
3405 | struct r8152 *tp = netdev_priv(dev); | |
3406 | struct tally_counter tally; | |
3407 | ||
0b030244 | 3408 | if (usb_autopm_get_interface(tp->intf) < 0) |
3409 | return; | |
3410 | ||
4f1d4d54 | 3411 | generic_ocp_read(tp, PLA_TALLYCNT, sizeof(tally), &tally, MCU_TYPE_PLA); |
3412 | ||
0b030244 | 3413 | usb_autopm_put_interface(tp->intf); |
3414 | ||
4f1d4d54 | 3415 | data[0] = le64_to_cpu(tally.tx_packets); |
3416 | data[1] = le64_to_cpu(tally.rx_packets); | |
3417 | data[2] = le64_to_cpu(tally.tx_errors); | |
3418 | data[3] = le32_to_cpu(tally.rx_errors); | |
3419 | data[4] = le16_to_cpu(tally.rx_missed); | |
3420 | data[5] = le16_to_cpu(tally.align_errors); | |
3421 | data[6] = le32_to_cpu(tally.tx_one_collision); | |
3422 | data[7] = le32_to_cpu(tally.tx_multi_collision); | |
3423 | data[8] = le64_to_cpu(tally.rx_unicast); | |
3424 | data[9] = le64_to_cpu(tally.rx_broadcast); | |
3425 | data[10] = le32_to_cpu(tally.rx_multicast); | |
3426 | data[11] = le16_to_cpu(tally.tx_aborted); | |
3427 | data[12] = le16_to_cpu(tally.tx_underun); | |
3428 | } | |
3429 | ||
3430 | static void rtl8152_get_strings(struct net_device *dev, u32 stringset, u8 *data) | |
3431 | { | |
3432 | switch (stringset) { | |
3433 | case ETH_SS_STATS: | |
3434 | memcpy(data, *rtl8152_gstrings, sizeof(rtl8152_gstrings)); | |
3435 | break; | |
3436 | } | |
3437 | } | |
3438 | ||
df35d283 | 3439 | static int r8152_get_eee(struct r8152 *tp, struct ethtool_eee *eee) |
3440 | { | |
3441 | u32 ocp_data, lp, adv, supported = 0; | |
3442 | u16 val; | |
3443 | ||
3444 | val = r8152_mmd_read(tp, MDIO_MMD_PCS, MDIO_PCS_EEE_ABLE); | |
3445 | supported = mmd_eee_cap_to_ethtool_sup_t(val); | |
3446 | ||
3447 | val = r8152_mmd_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV); | |
3448 | adv = mmd_eee_adv_to_ethtool_adv_t(val); | |
3449 | ||
3450 | val = r8152_mmd_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_LPABLE); | |
3451 | lp = mmd_eee_adv_to_ethtool_adv_t(val); | |
3452 | ||
3453 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR); | |
3454 | ocp_data &= EEE_RX_EN | EEE_TX_EN; | |
3455 | ||
3456 | eee->eee_enabled = !!ocp_data; | |
3457 | eee->eee_active = !!(supported & adv & lp); | |
3458 | eee->supported = supported; | |
3459 | eee->advertised = adv; | |
3460 | eee->lp_advertised = lp; | |
3461 | ||
3462 | return 0; | |
3463 | } | |
3464 | ||
3465 | static int r8152_set_eee(struct r8152 *tp, struct ethtool_eee *eee) | |
3466 | { | |
3467 | u16 val = ethtool_adv_to_mmd_eee_adv_t(eee->advertised); | |
3468 | ||
3469 | r8152_eee_en(tp, eee->eee_enabled); | |
3470 | ||
3471 | if (!eee->eee_enabled) | |
3472 | val = 0; | |
3473 | ||
3474 | r8152_mmd_write(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, val); | |
3475 | ||
3476 | return 0; | |
3477 | } | |
3478 | ||
3479 | static int r8153_get_eee(struct r8152 *tp, struct ethtool_eee *eee) | |
3480 | { | |
3481 | u32 ocp_data, lp, adv, supported = 0; | |
3482 | u16 val; | |
3483 | ||
3484 | val = ocp_reg_read(tp, OCP_EEE_ABLE); | |
3485 | supported = mmd_eee_cap_to_ethtool_sup_t(val); | |
3486 | ||
3487 | val = ocp_reg_read(tp, OCP_EEE_ADV); | |
3488 | adv = mmd_eee_adv_to_ethtool_adv_t(val); | |
3489 | ||
3490 | val = ocp_reg_read(tp, OCP_EEE_LPABLE); | |
3491 | lp = mmd_eee_adv_to_ethtool_adv_t(val); | |
3492 | ||
3493 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR); | |
3494 | ocp_data &= EEE_RX_EN | EEE_TX_EN; | |
3495 | ||
3496 | eee->eee_enabled = !!ocp_data; | |
3497 | eee->eee_active = !!(supported & adv & lp); | |
3498 | eee->supported = supported; | |
3499 | eee->advertised = adv; | |
3500 | eee->lp_advertised = lp; | |
3501 | ||
3502 | return 0; | |
3503 | } | |
3504 | ||
3505 | static int r8153_set_eee(struct r8152 *tp, struct ethtool_eee *eee) | |
3506 | { | |
3507 | u16 val = ethtool_adv_to_mmd_eee_adv_t(eee->advertised); | |
3508 | ||
3509 | r8153_eee_en(tp, eee->eee_enabled); | |
3510 | ||
3511 | if (!eee->eee_enabled) | |
3512 | val = 0; | |
3513 | ||
3514 | ocp_reg_write(tp, OCP_EEE_ADV, val); | |
3515 | ||
3516 | return 0; | |
3517 | } | |
3518 | ||
3519 | static int | |
3520 | rtl_ethtool_get_eee(struct net_device *net, struct ethtool_eee *edata) | |
3521 | { | |
3522 | struct r8152 *tp = netdev_priv(net); | |
3523 | int ret; | |
3524 | ||
3525 | ret = usb_autopm_get_interface(tp->intf); | |
3526 | if (ret < 0) | |
3527 | goto out; | |
3528 | ||
b5403273 | 3529 | mutex_lock(&tp->control); |
3530 | ||
df35d283 | 3531 | ret = tp->rtl_ops.eee_get(tp, edata); |
3532 | ||
b5403273 | 3533 | mutex_unlock(&tp->control); |
3534 | ||
df35d283 | 3535 | usb_autopm_put_interface(tp->intf); |
3536 | ||
3537 | out: | |
3538 | return ret; | |
3539 | } | |
3540 | ||
3541 | static int | |
3542 | rtl_ethtool_set_eee(struct net_device *net, struct ethtool_eee *edata) | |
3543 | { | |
3544 | struct r8152 *tp = netdev_priv(net); | |
3545 | int ret; | |
3546 | ||
3547 | ret = usb_autopm_get_interface(tp->intf); | |
3548 | if (ret < 0) | |
3549 | goto out; | |
3550 | ||
b5403273 | 3551 | mutex_lock(&tp->control); |
3552 | ||
df35d283 | 3553 | ret = tp->rtl_ops.eee_set(tp, edata); |
9d31a7b9 | 3554 | if (!ret) |
3555 | ret = mii_nway_restart(&tp->mii); | |
df35d283 | 3556 | |
b5403273 | 3557 | mutex_unlock(&tp->control); |
3558 | ||
df35d283 | 3559 | usb_autopm_put_interface(tp->intf); |
3560 | ||
3561 | out: | |
3562 | return ret; | |
3563 | } | |
3564 | ||
ac718b69 | 3565 | static struct ethtool_ops ops = { |
3566 | .get_drvinfo = rtl8152_get_drvinfo, | |
3567 | .get_settings = rtl8152_get_settings, | |
3568 | .set_settings = rtl8152_set_settings, | |
3569 | .get_link = ethtool_op_get_link, | |
a5ec27c1 | 3570 | .get_msglevel = rtl8152_get_msglevel, |
3571 | .set_msglevel = rtl8152_set_msglevel, | |
21ff2e89 | 3572 | .get_wol = rtl8152_get_wol, |
3573 | .set_wol = rtl8152_set_wol, | |
4f1d4d54 | 3574 | .get_strings = rtl8152_get_strings, |
3575 | .get_sset_count = rtl8152_get_sset_count, | |
3576 | .get_ethtool_stats = rtl8152_get_ethtool_stats, | |
df35d283 | 3577 | .get_eee = rtl_ethtool_get_eee, |
3578 | .set_eee = rtl_ethtool_set_eee, | |
ac718b69 | 3579 | }; |
3580 | ||
3581 | static int rtl8152_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd) | |
3582 | { | |
3583 | struct r8152 *tp = netdev_priv(netdev); | |
3584 | struct mii_ioctl_data *data = if_mii(rq); | |
9a4be1bd | 3585 | int res; |
3586 | ||
6871438c | 3587 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
3588 | return -ENODEV; | |
3589 | ||
9a4be1bd | 3590 | res = usb_autopm_get_interface(tp->intf); |
3591 | if (res < 0) | |
3592 | goto out; | |
ac718b69 | 3593 | |
3594 | switch (cmd) { | |
3595 | case SIOCGMIIPHY: | |
3596 | data->phy_id = R8152_PHY_ID; /* Internal PHY */ | |
3597 | break; | |
3598 | ||
3599 | case SIOCGMIIREG: | |
b5403273 | 3600 | mutex_lock(&tp->control); |
ac718b69 | 3601 | data->val_out = r8152_mdio_read(tp, data->reg_num); |
b5403273 | 3602 | mutex_unlock(&tp->control); |
ac718b69 | 3603 | break; |
3604 | ||
3605 | case SIOCSMIIREG: | |
3606 | if (!capable(CAP_NET_ADMIN)) { | |
3607 | res = -EPERM; | |
3608 | break; | |
3609 | } | |
b5403273 | 3610 | mutex_lock(&tp->control); |
ac718b69 | 3611 | r8152_mdio_write(tp, data->reg_num, data->val_in); |
b5403273 | 3612 | mutex_unlock(&tp->control); |
ac718b69 | 3613 | break; |
3614 | ||
3615 | default: | |
3616 | res = -EOPNOTSUPP; | |
3617 | } | |
3618 | ||
9a4be1bd | 3619 | usb_autopm_put_interface(tp->intf); |
3620 | ||
3621 | out: | |
ac718b69 | 3622 | return res; |
3623 | } | |
3624 | ||
69b4b7a4 | 3625 | static int rtl8152_change_mtu(struct net_device *dev, int new_mtu) |
3626 | { | |
3627 | struct r8152 *tp = netdev_priv(dev); | |
3628 | ||
3629 | switch (tp->version) { | |
3630 | case RTL_VER_01: | |
3631 | case RTL_VER_02: | |
3632 | return eth_change_mtu(dev, new_mtu); | |
3633 | default: | |
3634 | break; | |
3635 | } | |
3636 | ||
3637 | if (new_mtu < 68 || new_mtu > RTL8153_MAX_MTU) | |
3638 | return -EINVAL; | |
3639 | ||
3640 | dev->mtu = new_mtu; | |
3641 | ||
3642 | return 0; | |
3643 | } | |
3644 | ||
ac718b69 | 3645 | static const struct net_device_ops rtl8152_netdev_ops = { |
3646 | .ndo_open = rtl8152_open, | |
3647 | .ndo_stop = rtl8152_close, | |
3648 | .ndo_do_ioctl = rtl8152_ioctl, | |
3649 | .ndo_start_xmit = rtl8152_start_xmit, | |
3650 | .ndo_tx_timeout = rtl8152_tx_timeout, | |
c5554298 | 3651 | .ndo_set_features = rtl8152_set_features, |
ac718b69 | 3652 | .ndo_set_rx_mode = rtl8152_set_rx_mode, |
3653 | .ndo_set_mac_address = rtl8152_set_mac_address, | |
69b4b7a4 | 3654 | .ndo_change_mtu = rtl8152_change_mtu, |
ac718b69 | 3655 | .ndo_validate_addr = eth_validate_addr, |
3656 | }; | |
3657 | ||
3658 | static void r8152b_get_version(struct r8152 *tp) | |
3659 | { | |
3660 | u32 ocp_data; | |
3661 | u16 version; | |
3662 | ||
3663 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR1); | |
3664 | version = (u16)(ocp_data & VERSION_MASK); | |
3665 | ||
3666 | switch (version) { | |
3667 | case 0x4c00: | |
3668 | tp->version = RTL_VER_01; | |
3669 | break; | |
3670 | case 0x4c10: | |
3671 | tp->version = RTL_VER_02; | |
3672 | break; | |
43779f8d | 3673 | case 0x5c00: |
3674 | tp->version = RTL_VER_03; | |
3675 | tp->mii.supports_gmii = 1; | |
3676 | break; | |
3677 | case 0x5c10: | |
3678 | tp->version = RTL_VER_04; | |
3679 | tp->mii.supports_gmii = 1; | |
3680 | break; | |
3681 | case 0x5c20: | |
3682 | tp->version = RTL_VER_05; | |
3683 | tp->mii.supports_gmii = 1; | |
3684 | break; | |
ac718b69 | 3685 | default: |
3686 | netif_info(tp, probe, tp->netdev, | |
3687 | "Unknown version 0x%04x\n", version); | |
3688 | break; | |
3689 | } | |
3690 | } | |
3691 | ||
e3fe0b1a | 3692 | static void rtl8152_unload(struct r8152 *tp) |
3693 | { | |
6871438c | 3694 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
3695 | return; | |
3696 | ||
00a5e360 | 3697 | if (tp->version != RTL_VER_01) |
3698 | r8152_power_cut_en(tp, true); | |
e3fe0b1a | 3699 | } |
3700 | ||
43779f8d | 3701 | static void rtl8153_unload(struct r8152 *tp) |
3702 | { | |
6871438c | 3703 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
3704 | return; | |
3705 | ||
49be1723 | 3706 | r8153_power_cut_en(tp, false); |
43779f8d | 3707 | } |
3708 | ||
31ca1dec | 3709 | static int rtl_ops_init(struct r8152 *tp, const struct usb_device_id *id) |
c81229c9 | 3710 | { |
3711 | struct rtl_ops *ops = &tp->rtl_ops; | |
31ca1dec | 3712 | int ret = -ENODEV; |
c81229c9 | 3713 | |
3714 | switch (id->idVendor) { | |
3715 | case VENDOR_ID_REALTEK: | |
3716 | switch (id->idProduct) { | |
3717 | case PRODUCT_ID_RTL8152: | |
3718 | ops->init = r8152b_init; | |
3719 | ops->enable = rtl8152_enable; | |
3720 | ops->disable = rtl8152_disable; | |
d70b1137 | 3721 | ops->up = rtl8152_up; |
c81229c9 | 3722 | ops->down = rtl8152_down; |
3723 | ops->unload = rtl8152_unload; | |
df35d283 | 3724 | ops->eee_get = r8152_get_eee; |
3725 | ops->eee_set = r8152_set_eee; | |
31ca1dec | 3726 | ret = 0; |
c81229c9 | 3727 | break; |
43779f8d | 3728 | case PRODUCT_ID_RTL8153: |
3729 | ops->init = r8153_init; | |
3730 | ops->enable = rtl8153_enable; | |
d70b1137 | 3731 | ops->disable = rtl8153_disable; |
3732 | ops->up = rtl8153_up; | |
43779f8d | 3733 | ops->down = rtl8153_down; |
3734 | ops->unload = rtl8153_unload; | |
df35d283 | 3735 | ops->eee_get = r8153_get_eee; |
3736 | ops->eee_set = r8153_set_eee; | |
31ca1dec | 3737 | ret = 0; |
43779f8d | 3738 | break; |
3739 | default: | |
43779f8d | 3740 | break; |
3741 | } | |
3742 | break; | |
3743 | ||
3744 | case VENDOR_ID_SAMSUNG: | |
3745 | switch (id->idProduct) { | |
3746 | case PRODUCT_ID_SAMSUNG: | |
3747 | ops->init = r8153_init; | |
3748 | ops->enable = rtl8153_enable; | |
d70b1137 | 3749 | ops->disable = rtl8153_disable; |
3750 | ops->up = rtl8153_up; | |
43779f8d | 3751 | ops->down = rtl8153_down; |
3752 | ops->unload = rtl8153_unload; | |
df35d283 | 3753 | ops->eee_get = r8153_get_eee; |
3754 | ops->eee_set = r8153_set_eee; | |
31ca1dec | 3755 | ret = 0; |
43779f8d | 3756 | break; |
c81229c9 | 3757 | default: |
c81229c9 | 3758 | break; |
3759 | } | |
3760 | break; | |
3761 | ||
3762 | default: | |
c81229c9 | 3763 | break; |
3764 | } | |
3765 | ||
31ca1dec | 3766 | if (ret) |
3767 | netif_err(tp, probe, tp->netdev, "Unknown Device\n"); | |
3768 | ||
c81229c9 | 3769 | return ret; |
3770 | } | |
3771 | ||
ac718b69 | 3772 | static int rtl8152_probe(struct usb_interface *intf, |
3773 | const struct usb_device_id *id) | |
3774 | { | |
3775 | struct usb_device *udev = interface_to_usbdev(intf); | |
3776 | struct r8152 *tp; | |
3777 | struct net_device *netdev; | |
ebc2ec48 | 3778 | int ret; |
ac718b69 | 3779 | |
10c32717 | 3780 | if (udev->actconfig->desc.bConfigurationValue != 1) { |
3781 | usb_driver_set_configuration(udev, 1); | |
3782 | return -ENODEV; | |
3783 | } | |
3784 | ||
3785 | usb_reset_device(udev); | |
ac718b69 | 3786 | netdev = alloc_etherdev(sizeof(struct r8152)); |
3787 | if (!netdev) { | |
4a8deae2 | 3788 | dev_err(&intf->dev, "Out of memory\n"); |
ac718b69 | 3789 | return -ENOMEM; |
3790 | } | |
3791 | ||
ebc2ec48 | 3792 | SET_NETDEV_DEV(netdev, &intf->dev); |
ac718b69 | 3793 | tp = netdev_priv(netdev); |
3794 | tp->msg_enable = 0x7FFF; | |
3795 | ||
e3ad412a | 3796 | tp->udev = udev; |
3797 | tp->netdev = netdev; | |
3798 | tp->intf = intf; | |
3799 | ||
31ca1dec | 3800 | ret = rtl_ops_init(tp, id); |
3801 | if (ret) | |
3802 | goto out; | |
c81229c9 | 3803 | |
ebc2ec48 | 3804 | tasklet_init(&tp->tl, bottom_half, (unsigned long)tp); |
b5403273 | 3805 | mutex_init(&tp->control); |
ac718b69 | 3806 | INIT_DELAYED_WORK(&tp->schedule, rtl_work_func_t); |
3807 | ||
ac718b69 | 3808 | netdev->netdev_ops = &rtl8152_netdev_ops; |
3809 | netdev->watchdog_timeo = RTL8152_TX_TIMEOUT; | |
5bd23881 | 3810 | |
60c89071 | 3811 | netdev->features |= NETIF_F_RXCSUM | NETIF_F_IP_CSUM | NETIF_F_SG | |
6128d1bb | 3812 | NETIF_F_TSO | NETIF_F_FRAGLIST | NETIF_F_IPV6_CSUM | |
c5554298 | 3813 | NETIF_F_TSO6 | NETIF_F_HW_VLAN_CTAG_RX | |
3814 | NETIF_F_HW_VLAN_CTAG_TX; | |
60c89071 | 3815 | netdev->hw_features = NETIF_F_RXCSUM | NETIF_F_IP_CSUM | NETIF_F_SG | |
6128d1bb | 3816 | NETIF_F_TSO | NETIF_F_FRAGLIST | |
c5554298 | 3817 | NETIF_F_IPV6_CSUM | NETIF_F_TSO6 | |
3818 | NETIF_F_HW_VLAN_CTAG_RX | | |
3819 | NETIF_F_HW_VLAN_CTAG_TX; | |
3820 | netdev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO | | |
3821 | NETIF_F_HIGHDMA | NETIF_F_FRAGLIST | | |
3822 | NETIF_F_IPV6_CSUM | NETIF_F_TSO6; | |
db8515ef | 3823 | |
7ad24ea4 | 3824 | netdev->ethtool_ops = &ops; |
60c89071 | 3825 | netif_set_gso_max_size(netdev, RTL_LIMITED_TSO_SIZE); |
ac718b69 | 3826 | |
3827 | tp->mii.dev = netdev; | |
3828 | tp->mii.mdio_read = read_mii_word; | |
3829 | tp->mii.mdio_write = write_mii_word; | |
3830 | tp->mii.phy_id_mask = 0x3f; | |
3831 | tp->mii.reg_num_mask = 0x1f; | |
3832 | tp->mii.phy_id = R8152_PHY_ID; | |
3833 | tp->mii.supports_gmii = 0; | |
3834 | ||
9a4be1bd | 3835 | intf->needs_remote_wakeup = 1; |
3836 | ||
ac718b69 | 3837 | r8152b_get_version(tp); |
c81229c9 | 3838 | tp->rtl_ops.init(tp); |
ac718b69 | 3839 | set_ethernet_addr(tp); |
3840 | ||
ac718b69 | 3841 | usb_set_intfdata(intf, tp); |
ac718b69 | 3842 | |
ebc2ec48 | 3843 | ret = register_netdev(netdev); |
3844 | if (ret != 0) { | |
4a8deae2 | 3845 | netif_err(tp, probe, netdev, "couldn't register the device\n"); |
ebc2ec48 | 3846 | goto out1; |
ac718b69 | 3847 | } |
3848 | ||
21ff2e89 | 3849 | tp->saved_wolopts = __rtl_get_wol(tp); |
3850 | if (tp->saved_wolopts) | |
3851 | device_set_wakeup_enable(&udev->dev, true); | |
3852 | else | |
3853 | device_set_wakeup_enable(&udev->dev, false); | |
3854 | ||
4a8deae2 | 3855 | netif_info(tp, probe, netdev, "%s\n", DRIVER_VERSION); |
ac718b69 | 3856 | |
3857 | return 0; | |
3858 | ||
ac718b69 | 3859 | out1: |
ebc2ec48 | 3860 | usb_set_intfdata(intf, NULL); |
ac718b69 | 3861 | out: |
3862 | free_netdev(netdev); | |
ebc2ec48 | 3863 | return ret; |
ac718b69 | 3864 | } |
3865 | ||
ac718b69 | 3866 | static void rtl8152_disconnect(struct usb_interface *intf) |
3867 | { | |
3868 | struct r8152 *tp = usb_get_intfdata(intf); | |
3869 | ||
3870 | usb_set_intfdata(intf, NULL); | |
3871 | if (tp) { | |
f561de33 | 3872 | struct usb_device *udev = tp->udev; |
3873 | ||
3874 | if (udev->state == USB_STATE_NOTATTACHED) | |
3875 | set_bit(RTL8152_UNPLUG, &tp->flags); | |
3876 | ||
ac718b69 | 3877 | tasklet_kill(&tp->tl); |
3878 | unregister_netdev(tp->netdev); | |
c81229c9 | 3879 | tp->rtl_ops.unload(tp); |
ac718b69 | 3880 | free_netdev(tp->netdev); |
3881 | } | |
3882 | } | |
3883 | ||
3884 | /* table of devices that work with this driver */ | |
3885 | static struct usb_device_id rtl8152_table[] = { | |
10c32717 | 3886 | {USB_DEVICE(VENDOR_ID_REALTEK, PRODUCT_ID_RTL8152)}, |
3887 | {USB_DEVICE(VENDOR_ID_REALTEK, PRODUCT_ID_RTL8153)}, | |
3888 | {USB_DEVICE(VENDOR_ID_SAMSUNG, PRODUCT_ID_SAMSUNG)}, | |
ac718b69 | 3889 | {} |
3890 | }; | |
3891 | ||
3892 | MODULE_DEVICE_TABLE(usb, rtl8152_table); | |
3893 | ||
3894 | static struct usb_driver rtl8152_driver = { | |
3895 | .name = MODULENAME, | |
ebc2ec48 | 3896 | .id_table = rtl8152_table, |
ac718b69 | 3897 | .probe = rtl8152_probe, |
3898 | .disconnect = rtl8152_disconnect, | |
ac718b69 | 3899 | .suspend = rtl8152_suspend, |
ebc2ec48 | 3900 | .resume = rtl8152_resume, |
3901 | .reset_resume = rtl8152_resume, | |
9a4be1bd | 3902 | .supports_autosuspend = 1, |
a634782f | 3903 | .disable_hub_initiated_lpm = 1, |
ac718b69 | 3904 | }; |
3905 | ||
b4236daa | 3906 | module_usb_driver(rtl8152_driver); |
ac718b69 | 3907 | |
3908 | MODULE_AUTHOR(DRIVER_AUTHOR); | |
3909 | MODULE_DESCRIPTION(DRIVER_DESC); | |
3910 | MODULE_LICENSE("GPL"); |