]>
Commit | Line | Data |
---|---|---|
ac718b69 | 1 | /* |
c7de7dec | 2 | * Copyright (c) 2014 Realtek Semiconductor Corp. All rights reserved. |
ac718b69 | 3 | * |
4 | * This program is free software; you can redistribute it and/or | |
5 | * modify it under the terms of the GNU General Public License | |
6 | * version 2 as published by the Free Software Foundation. | |
7 | * | |
8 | */ | |
9 | ||
ac718b69 | 10 | #include <linux/signal.h> |
11 | #include <linux/slab.h> | |
12 | #include <linux/module.h> | |
ac718b69 | 13 | #include <linux/netdevice.h> |
14 | #include <linux/etherdevice.h> | |
15 | #include <linux/mii.h> | |
16 | #include <linux/ethtool.h> | |
17 | #include <linux/usb.h> | |
18 | #include <linux/crc32.h> | |
19 | #include <linux/if_vlan.h> | |
20 | #include <linux/uaccess.h> | |
ebc2ec48 | 21 | #include <linux/list.h> |
5bd23881 | 22 | #include <linux/ip.h> |
23 | #include <linux/ipv6.h> | |
ac718b69 | 24 | |
25 | /* Version Information */ | |
c7de7dec | 26 | #define DRIVER_VERSION "v1.04.0 (2014/01/15)" |
ac718b69 | 27 | #define DRIVER_AUTHOR "Realtek linux nic maintainers <nic_swsd@realtek.com>" |
44d942a9 | 28 | #define DRIVER_DESC "Realtek RTL8152/RTL8153 Based USB Ethernet Adapters" |
ac718b69 | 29 | #define MODULENAME "r8152" |
30 | ||
31 | #define R8152_PHY_ID 32 | |
32 | ||
33 | #define PLA_IDR 0xc000 | |
34 | #define PLA_RCR 0xc010 | |
35 | #define PLA_RMS 0xc016 | |
36 | #define PLA_RXFIFO_CTRL0 0xc0a0 | |
37 | #define PLA_RXFIFO_CTRL1 0xc0a4 | |
38 | #define PLA_RXFIFO_CTRL2 0xc0a8 | |
39 | #define PLA_FMC 0xc0b4 | |
40 | #define PLA_CFG_WOL 0xc0b6 | |
43779f8d | 41 | #define PLA_TEREDO_CFG 0xc0bc |
ac718b69 | 42 | #define PLA_MAR 0xcd00 |
43779f8d | 43 | #define PLA_BACKUP 0xd000 |
ac718b69 | 44 | #define PAL_BDC_CR 0xd1a0 |
43779f8d | 45 | #define PLA_TEREDO_TIMER 0xd2cc |
46 | #define PLA_REALWOW_TIMER 0xd2e8 | |
ac718b69 | 47 | #define PLA_LEDSEL 0xdd90 |
48 | #define PLA_LED_FEATURE 0xdd92 | |
49 | #define PLA_PHYAR 0xde00 | |
43779f8d | 50 | #define PLA_BOOT_CTRL 0xe004 |
ac718b69 | 51 | #define PLA_GPHY_INTR_IMR 0xe022 |
52 | #define PLA_EEE_CR 0xe040 | |
53 | #define PLA_EEEP_CR 0xe080 | |
54 | #define PLA_MAC_PWR_CTRL 0xe0c0 | |
43779f8d | 55 | #define PLA_MAC_PWR_CTRL2 0xe0ca |
56 | #define PLA_MAC_PWR_CTRL3 0xe0cc | |
57 | #define PLA_MAC_PWR_CTRL4 0xe0ce | |
58 | #define PLA_WDT6_CTRL 0xe428 | |
ac718b69 | 59 | #define PLA_TCR0 0xe610 |
60 | #define PLA_TCR1 0xe612 | |
61 | #define PLA_TXFIFO_CTRL 0xe618 | |
62 | #define PLA_RSTTELLY 0xe800 | |
63 | #define PLA_CR 0xe813 | |
64 | #define PLA_CRWECR 0xe81c | |
65 | #define PLA_CONFIG5 0xe822 | |
66 | #define PLA_PHY_PWR 0xe84c | |
67 | #define PLA_OOB_CTRL 0xe84f | |
68 | #define PLA_CPCR 0xe854 | |
69 | #define PLA_MISC_0 0xe858 | |
70 | #define PLA_MISC_1 0xe85a | |
71 | #define PLA_OCP_GPHY_BASE 0xe86c | |
72 | #define PLA_TELLYCNT 0xe890 | |
73 | #define PLA_SFF_STS_7 0xe8de | |
74 | #define PLA_PHYSTATUS 0xe908 | |
75 | #define PLA_BP_BA 0xfc26 | |
76 | #define PLA_BP_0 0xfc28 | |
77 | #define PLA_BP_1 0xfc2a | |
78 | #define PLA_BP_2 0xfc2c | |
79 | #define PLA_BP_3 0xfc2e | |
80 | #define PLA_BP_4 0xfc30 | |
81 | #define PLA_BP_5 0xfc32 | |
82 | #define PLA_BP_6 0xfc34 | |
83 | #define PLA_BP_7 0xfc36 | |
43779f8d | 84 | #define PLA_BP_EN 0xfc38 |
ac718b69 | 85 | |
43779f8d | 86 | #define USB_U2P3_CTRL 0xb460 |
ac718b69 | 87 | #define USB_DEV_STAT 0xb808 |
88 | #define USB_USB_CTRL 0xd406 | |
89 | #define USB_PHY_CTRL 0xd408 | |
90 | #define USB_TX_AGG 0xd40a | |
91 | #define USB_RX_BUF_TH 0xd40c | |
92 | #define USB_USB_TIMER 0xd428 | |
43779f8d | 93 | #define USB_RX_EARLY_AGG 0xd42c |
ac718b69 | 94 | #define USB_PM_CTRL_STATUS 0xd432 |
95 | #define USB_TX_DMA 0xd434 | |
43779f8d | 96 | #define USB_TOLERANCE 0xd490 |
97 | #define USB_LPM_CTRL 0xd41a | |
ac718b69 | 98 | #define USB_UPS_CTRL 0xd800 |
43779f8d | 99 | #define USB_MISC_0 0xd81a |
100 | #define USB_POWER_CUT 0xd80a | |
101 | #define USB_AFE_CTRL2 0xd824 | |
102 | #define USB_WDT11_CTRL 0xe43c | |
ac718b69 | 103 | #define USB_BP_BA 0xfc26 |
104 | #define USB_BP_0 0xfc28 | |
105 | #define USB_BP_1 0xfc2a | |
106 | #define USB_BP_2 0xfc2c | |
107 | #define USB_BP_3 0xfc2e | |
108 | #define USB_BP_4 0xfc30 | |
109 | #define USB_BP_5 0xfc32 | |
110 | #define USB_BP_6 0xfc34 | |
111 | #define USB_BP_7 0xfc36 | |
43779f8d | 112 | #define USB_BP_EN 0xfc38 |
ac718b69 | 113 | |
114 | /* OCP Registers */ | |
115 | #define OCP_ALDPS_CONFIG 0x2010 | |
116 | #define OCP_EEE_CONFIG1 0x2080 | |
117 | #define OCP_EEE_CONFIG2 0x2092 | |
118 | #define OCP_EEE_CONFIG3 0x2094 | |
ac244d3e | 119 | #define OCP_BASE_MII 0xa400 |
ac718b69 | 120 | #define OCP_EEE_AR 0xa41a |
121 | #define OCP_EEE_DATA 0xa41c | |
43779f8d | 122 | #define OCP_PHY_STATUS 0xa420 |
123 | #define OCP_POWER_CFG 0xa430 | |
124 | #define OCP_EEE_CFG 0xa432 | |
125 | #define OCP_SRAM_ADDR 0xa436 | |
126 | #define OCP_SRAM_DATA 0xa438 | |
127 | #define OCP_DOWN_SPEED 0xa442 | |
128 | #define OCP_EEE_CFG2 0xa5d0 | |
129 | #define OCP_ADC_CFG 0xbc06 | |
130 | ||
131 | /* SRAM Register */ | |
132 | #define SRAM_LPF_CFG 0x8012 | |
133 | #define SRAM_10M_AMP1 0x8080 | |
134 | #define SRAM_10M_AMP2 0x8082 | |
135 | #define SRAM_IMPEDANCE 0x8084 | |
ac718b69 | 136 | |
137 | /* PLA_RCR */ | |
138 | #define RCR_AAP 0x00000001 | |
139 | #define RCR_APM 0x00000002 | |
140 | #define RCR_AM 0x00000004 | |
141 | #define RCR_AB 0x00000008 | |
142 | #define RCR_ACPT_ALL (RCR_AAP | RCR_APM | RCR_AM | RCR_AB) | |
143 | ||
144 | /* PLA_RXFIFO_CTRL0 */ | |
145 | #define RXFIFO_THR1_NORMAL 0x00080002 | |
146 | #define RXFIFO_THR1_OOB 0x01800003 | |
147 | ||
148 | /* PLA_RXFIFO_CTRL1 */ | |
149 | #define RXFIFO_THR2_FULL 0x00000060 | |
150 | #define RXFIFO_THR2_HIGH 0x00000038 | |
151 | #define RXFIFO_THR2_OOB 0x0000004a | |
43779f8d | 152 | #define RXFIFO_THR2_NORMAL 0x00a0 |
ac718b69 | 153 | |
154 | /* PLA_RXFIFO_CTRL2 */ | |
155 | #define RXFIFO_THR3_FULL 0x00000078 | |
156 | #define RXFIFO_THR3_HIGH 0x00000048 | |
157 | #define RXFIFO_THR3_OOB 0x0000005a | |
43779f8d | 158 | #define RXFIFO_THR3_NORMAL 0x0110 |
ac718b69 | 159 | |
160 | /* PLA_TXFIFO_CTRL */ | |
161 | #define TXFIFO_THR_NORMAL 0x00400008 | |
43779f8d | 162 | #define TXFIFO_THR_NORMAL2 0x01000008 |
ac718b69 | 163 | |
164 | /* PLA_FMC */ | |
165 | #define FMC_FCR_MCU_EN 0x0001 | |
166 | ||
167 | /* PLA_EEEP_CR */ | |
168 | #define EEEP_CR_EEEP_TX 0x0002 | |
169 | ||
43779f8d | 170 | /* PLA_WDT6_CTRL */ |
171 | #define WDT6_SET_MODE 0x0010 | |
172 | ||
ac718b69 | 173 | /* PLA_TCR0 */ |
174 | #define TCR0_TX_EMPTY 0x0800 | |
175 | #define TCR0_AUTO_FIFO 0x0080 | |
176 | ||
177 | /* PLA_TCR1 */ | |
178 | #define VERSION_MASK 0x7cf0 | |
179 | ||
180 | /* PLA_CR */ | |
181 | #define CR_RST 0x10 | |
182 | #define CR_RE 0x08 | |
183 | #define CR_TE 0x04 | |
184 | ||
185 | /* PLA_CRWECR */ | |
186 | #define CRWECR_NORAML 0x00 | |
187 | #define CRWECR_CONFIG 0xc0 | |
188 | ||
189 | /* PLA_OOB_CTRL */ | |
190 | #define NOW_IS_OOB 0x80 | |
191 | #define TXFIFO_EMPTY 0x20 | |
192 | #define RXFIFO_EMPTY 0x10 | |
193 | #define LINK_LIST_READY 0x02 | |
194 | #define DIS_MCU_CLROOB 0x01 | |
195 | #define FIFO_EMPTY (TXFIFO_EMPTY | RXFIFO_EMPTY) | |
196 | ||
197 | /* PLA_MISC_1 */ | |
198 | #define RXDY_GATED_EN 0x0008 | |
199 | ||
200 | /* PLA_SFF_STS_7 */ | |
201 | #define RE_INIT_LL 0x8000 | |
202 | #define MCU_BORW_EN 0x4000 | |
203 | ||
204 | /* PLA_CPCR */ | |
205 | #define CPCR_RX_VLAN 0x0040 | |
206 | ||
207 | /* PLA_CFG_WOL */ | |
208 | #define MAGIC_EN 0x0001 | |
209 | ||
43779f8d | 210 | /* PLA_TEREDO_CFG */ |
211 | #define TEREDO_SEL 0x8000 | |
212 | #define TEREDO_WAKE_MASK 0x7f00 | |
213 | #define TEREDO_RS_EVENT_MASK 0x00fe | |
214 | #define OOB_TEREDO_EN 0x0001 | |
215 | ||
ac718b69 | 216 | /* PAL_BDC_CR */ |
217 | #define ALDPS_PROXY_MODE 0x0001 | |
218 | ||
219 | /* PLA_CONFIG5 */ | |
220 | #define LAN_WAKE_EN 0x0002 | |
221 | ||
222 | /* PLA_LED_FEATURE */ | |
223 | #define LED_MODE_MASK 0x0700 | |
224 | ||
225 | /* PLA_PHY_PWR */ | |
226 | #define TX_10M_IDLE_EN 0x0080 | |
227 | #define PFM_PWM_SWITCH 0x0040 | |
228 | ||
229 | /* PLA_MAC_PWR_CTRL */ | |
230 | #define D3_CLK_GATED_EN 0x00004000 | |
231 | #define MCU_CLK_RATIO 0x07010f07 | |
232 | #define MCU_CLK_RATIO_MASK 0x0f0f0f0f | |
43779f8d | 233 | #define ALDPS_SPDWN_RATIO 0x0f87 |
234 | ||
235 | /* PLA_MAC_PWR_CTRL2 */ | |
236 | #define EEE_SPDWN_RATIO 0x8007 | |
237 | ||
238 | /* PLA_MAC_PWR_CTRL3 */ | |
239 | #define PKT_AVAIL_SPDWN_EN 0x0100 | |
240 | #define SUSPEND_SPDWN_EN 0x0004 | |
241 | #define U1U2_SPDWN_EN 0x0002 | |
242 | #define L1_SPDWN_EN 0x0001 | |
243 | ||
244 | /* PLA_MAC_PWR_CTRL4 */ | |
245 | #define PWRSAVE_SPDWN_EN 0x1000 | |
246 | #define RXDV_SPDWN_EN 0x0800 | |
247 | #define TX10MIDLE_EN 0x0100 | |
248 | #define TP100_SPDWN_EN 0x0020 | |
249 | #define TP500_SPDWN_EN 0x0010 | |
250 | #define TP1000_SPDWN_EN 0x0008 | |
251 | #define EEE_SPDWN_EN 0x0001 | |
ac718b69 | 252 | |
253 | /* PLA_GPHY_INTR_IMR */ | |
254 | #define GPHY_STS_MSK 0x0001 | |
255 | #define SPEED_DOWN_MSK 0x0002 | |
256 | #define SPDWN_RXDV_MSK 0x0004 | |
257 | #define SPDWN_LINKCHG_MSK 0x0008 | |
258 | ||
259 | /* PLA_PHYAR */ | |
260 | #define PHYAR_FLAG 0x80000000 | |
261 | ||
262 | /* PLA_EEE_CR */ | |
263 | #define EEE_RX_EN 0x0001 | |
264 | #define EEE_TX_EN 0x0002 | |
265 | ||
43779f8d | 266 | /* PLA_BOOT_CTRL */ |
267 | #define AUTOLOAD_DONE 0x0002 | |
268 | ||
ac718b69 | 269 | /* USB_DEV_STAT */ |
270 | #define STAT_SPEED_MASK 0x0006 | |
271 | #define STAT_SPEED_HIGH 0x0000 | |
272 | #define STAT_SPEED_FULL 0x0001 | |
273 | ||
274 | /* USB_TX_AGG */ | |
275 | #define TX_AGG_MAX_THRESHOLD 0x03 | |
276 | ||
277 | /* USB_RX_BUF_TH */ | |
43779f8d | 278 | #define RX_THR_SUPPER 0x0c350180 |
8e1f51bd | 279 | #define RX_THR_HIGH 0x7a120180 |
43779f8d | 280 | #define RX_THR_SLOW 0xffff0180 |
ac718b69 | 281 | |
282 | /* USB_TX_DMA */ | |
283 | #define TEST_MODE_DISABLE 0x00000001 | |
284 | #define TX_SIZE_ADJUST1 0x00000100 | |
285 | ||
286 | /* USB_UPS_CTRL */ | |
287 | #define POWER_CUT 0x0100 | |
288 | ||
289 | /* USB_PM_CTRL_STATUS */ | |
8e1f51bd | 290 | #define RESUME_INDICATE 0x0001 |
ac718b69 | 291 | |
292 | /* USB_USB_CTRL */ | |
293 | #define RX_AGG_DISABLE 0x0010 | |
294 | ||
43779f8d | 295 | /* USB_U2P3_CTRL */ |
296 | #define U2P3_ENABLE 0x0001 | |
297 | ||
298 | /* USB_POWER_CUT */ | |
299 | #define PWR_EN 0x0001 | |
300 | #define PHASE2_EN 0x0008 | |
301 | ||
302 | /* USB_MISC_0 */ | |
303 | #define PCUT_STATUS 0x0001 | |
304 | ||
305 | /* USB_RX_EARLY_AGG */ | |
306 | #define EARLY_AGG_SUPPER 0x0e832981 | |
307 | #define EARLY_AGG_HIGH 0x0e837a12 | |
308 | #define EARLY_AGG_SLOW 0x0e83ffff | |
309 | ||
310 | /* USB_WDT11_CTRL */ | |
311 | #define TIMER11_EN 0x0001 | |
312 | ||
313 | /* USB_LPM_CTRL */ | |
314 | #define LPM_TIMER_MASK 0x0c | |
315 | #define LPM_TIMER_500MS 0x04 /* 500 ms */ | |
316 | #define LPM_TIMER_500US 0x0c /* 500 us */ | |
317 | ||
318 | /* USB_AFE_CTRL2 */ | |
319 | #define SEN_VAL_MASK 0xf800 | |
320 | #define SEN_VAL_NORMAL 0xa000 | |
321 | #define SEL_RXIDLE 0x0100 | |
322 | ||
ac718b69 | 323 | /* OCP_ALDPS_CONFIG */ |
324 | #define ENPWRSAVE 0x8000 | |
325 | #define ENPDNPS 0x0200 | |
326 | #define LINKENA 0x0100 | |
327 | #define DIS_SDSAVE 0x0010 | |
328 | ||
43779f8d | 329 | /* OCP_PHY_STATUS */ |
330 | #define PHY_STAT_MASK 0x0007 | |
331 | #define PHY_STAT_LAN_ON 3 | |
332 | #define PHY_STAT_PWRDN 5 | |
333 | ||
334 | /* OCP_POWER_CFG */ | |
335 | #define EEE_CLKDIV_EN 0x8000 | |
336 | #define EN_ALDPS 0x0004 | |
337 | #define EN_10M_PLLOFF 0x0001 | |
338 | ||
ac718b69 | 339 | /* OCP_EEE_CONFIG1 */ |
340 | #define RG_TXLPI_MSK_HFDUP 0x8000 | |
341 | #define RG_MATCLR_EN 0x4000 | |
342 | #define EEE_10_CAP 0x2000 | |
343 | #define EEE_NWAY_EN 0x1000 | |
344 | #define TX_QUIET_EN 0x0200 | |
345 | #define RX_QUIET_EN 0x0100 | |
346 | #define SDRISETIME 0x0010 /* bit 4 ~ 6 */ | |
347 | #define RG_RXLPI_MSK_HFDUP 0x0008 | |
348 | #define SDFALLTIME 0x0007 /* bit 0 ~ 2 */ | |
349 | ||
350 | /* OCP_EEE_CONFIG2 */ | |
351 | #define RG_LPIHYS_NUM 0x7000 /* bit 12 ~ 15 */ | |
352 | #define RG_DACQUIET_EN 0x0400 | |
353 | #define RG_LDVQUIET_EN 0x0200 | |
354 | #define RG_CKRSEL 0x0020 | |
355 | #define RG_EEEPRG_EN 0x0010 | |
356 | ||
357 | /* OCP_EEE_CONFIG3 */ | |
358 | #define FST_SNR_EYE_R 0x1500 /* bit 7 ~ 15 */ | |
359 | #define RG_LFS_SEL 0x0060 /* bit 6 ~ 5 */ | |
360 | #define MSK_PH 0x0006 /* bit 0 ~ 3 */ | |
361 | ||
362 | /* OCP_EEE_AR */ | |
363 | /* bit[15:14] function */ | |
364 | #define FUN_ADDR 0x0000 | |
365 | #define FUN_DATA 0x4000 | |
366 | /* bit[4:0] device addr */ | |
367 | #define DEVICE_ADDR 0x0007 | |
368 | ||
369 | /* OCP_EEE_DATA */ | |
370 | #define EEE_ADDR 0x003C | |
371 | #define EEE_DATA 0x0002 | |
372 | ||
43779f8d | 373 | /* OCP_EEE_CFG */ |
374 | #define CTAP_SHORT_EN 0x0040 | |
375 | #define EEE10_EN 0x0010 | |
376 | ||
377 | /* OCP_DOWN_SPEED */ | |
378 | #define EN_10M_BGOFF 0x0080 | |
379 | ||
380 | /* OCP_EEE_CFG2 */ | |
381 | #define MY1000_EEE 0x0004 | |
382 | #define MY100_EEE 0x0002 | |
383 | ||
384 | /* OCP_ADC_CFG */ | |
385 | #define CKADSEL_L 0x0100 | |
386 | #define ADC_EN 0x0080 | |
387 | #define EN_EMI_L 0x0040 | |
388 | ||
389 | /* SRAM_LPF_CFG */ | |
390 | #define LPF_AUTO_TUNE 0x8000 | |
391 | ||
392 | /* SRAM_10M_AMP1 */ | |
393 | #define GDAC_IB_UPALL 0x0008 | |
394 | ||
395 | /* SRAM_10M_AMP2 */ | |
396 | #define AMP_DN 0x0200 | |
397 | ||
398 | /* SRAM_IMPEDANCE */ | |
399 | #define RX_DRIVING_MASK 0x6000 | |
400 | ||
ac718b69 | 401 | enum rtl_register_content { |
43779f8d | 402 | _1000bps = 0x10, |
ac718b69 | 403 | _100bps = 0x08, |
404 | _10bps = 0x04, | |
405 | LINK_STATUS = 0x02, | |
406 | FULL_DUP = 0x01, | |
407 | }; | |
408 | ||
ebc2ec48 | 409 | #define RTL8152_MAX_TX 10 |
410 | #define RTL8152_MAX_RX 10 | |
40a82917 | 411 | #define INTBUFSIZE 2 |
8e1f51bd | 412 | #define CRC_SIZE 4 |
413 | #define TX_ALIGN 4 | |
414 | #define RX_ALIGN 8 | |
40a82917 | 415 | |
416 | #define INTR_LINK 0x0004 | |
ebc2ec48 | 417 | |
ac718b69 | 418 | #define RTL8152_REQT_READ 0xc0 |
419 | #define RTL8152_REQT_WRITE 0x40 | |
420 | #define RTL8152_REQ_GET_REGS 0x05 | |
421 | #define RTL8152_REQ_SET_REGS 0x05 | |
422 | ||
423 | #define BYTE_EN_DWORD 0xff | |
424 | #define BYTE_EN_WORD 0x33 | |
425 | #define BYTE_EN_BYTE 0x11 | |
426 | #define BYTE_EN_SIX_BYTES 0x3f | |
427 | #define BYTE_EN_START_MASK 0x0f | |
428 | #define BYTE_EN_END_MASK 0xf0 | |
429 | ||
430 | #define RTL8152_RMS (VLAN_ETH_FRAME_LEN + VLAN_HLEN) | |
431 | #define RTL8152_TX_TIMEOUT (HZ) | |
432 | ||
433 | /* rtl8152 flags */ | |
434 | enum rtl8152_flags { | |
435 | RTL8152_UNPLUG = 0, | |
ac718b69 | 436 | RTL8152_SET_RX_MODE, |
40a82917 | 437 | WORK_ENABLE, |
438 | RTL8152_LINK_CHG, | |
ac718b69 | 439 | }; |
440 | ||
441 | /* Define these values to match your device */ | |
442 | #define VENDOR_ID_REALTEK 0x0bda | |
443 | #define PRODUCT_ID_RTL8152 0x8152 | |
43779f8d | 444 | #define PRODUCT_ID_RTL8153 0x8153 |
445 | ||
446 | #define VENDOR_ID_SAMSUNG 0x04e8 | |
447 | #define PRODUCT_ID_SAMSUNG 0xa101 | |
ac718b69 | 448 | |
449 | #define MCU_TYPE_PLA 0x0100 | |
450 | #define MCU_TYPE_USB 0x0000 | |
451 | ||
c7de7dec | 452 | #define REALTEK_USB_DEVICE(vend, prod) \ |
453 | USB_DEVICE_INTERFACE_CLASS(vend, prod, USB_CLASS_VENDOR_SPEC) | |
454 | ||
ac718b69 | 455 | struct rx_desc { |
500b6d7e | 456 | __le32 opts1; |
ac718b69 | 457 | #define RX_LEN_MASK 0x7fff |
500b6d7e | 458 | __le32 opts2; |
459 | __le32 opts3; | |
460 | __le32 opts4; | |
461 | __le32 opts5; | |
462 | __le32 opts6; | |
ac718b69 | 463 | }; |
464 | ||
465 | struct tx_desc { | |
500b6d7e | 466 | __le32 opts1; |
ac718b69 | 467 | #define TX_FS (1 << 31) /* First segment of a packet */ |
468 | #define TX_LS (1 << 30) /* Final segment of a packet */ | |
5bd23881 | 469 | #define TX_LEN_MASK 0x3ffff |
470 | ||
500b6d7e | 471 | __le32 opts2; |
5bd23881 | 472 | #define UDP_CS (1 << 31) /* Calculate UDP/IP checksum */ |
473 | #define TCP_CS (1 << 30) /* Calculate TCP/IP checksum */ | |
474 | #define IPV4_CS (1 << 29) /* Calculate IPv4 checksum */ | |
475 | #define IPV6_CS (1 << 28) /* Calculate IPv6 checksum */ | |
ac718b69 | 476 | }; |
477 | ||
dff4e8ad | 478 | struct r8152; |
479 | ||
ebc2ec48 | 480 | struct rx_agg { |
481 | struct list_head list; | |
482 | struct urb *urb; | |
dff4e8ad | 483 | struct r8152 *context; |
ebc2ec48 | 484 | void *buffer; |
485 | void *head; | |
486 | }; | |
487 | ||
488 | struct tx_agg { | |
489 | struct list_head list; | |
490 | struct urb *urb; | |
dff4e8ad | 491 | struct r8152 *context; |
ebc2ec48 | 492 | void *buffer; |
493 | void *head; | |
494 | u32 skb_num; | |
495 | u32 skb_len; | |
496 | }; | |
497 | ||
ac718b69 | 498 | struct r8152 { |
499 | unsigned long flags; | |
500 | struct usb_device *udev; | |
501 | struct tasklet_struct tl; | |
40a82917 | 502 | struct usb_interface *intf; |
ac718b69 | 503 | struct net_device *netdev; |
40a82917 | 504 | struct urb *intr_urb; |
ebc2ec48 | 505 | struct tx_agg tx_info[RTL8152_MAX_TX]; |
506 | struct rx_agg rx_info[RTL8152_MAX_RX]; | |
507 | struct list_head rx_done, tx_free; | |
508 | struct sk_buff_head tx_queue; | |
509 | spinlock_t rx_lock, tx_lock; | |
ac718b69 | 510 | struct delayed_work schedule; |
511 | struct mii_if_info mii; | |
c81229c9 | 512 | |
513 | struct rtl_ops { | |
514 | void (*init)(struct r8152 *); | |
515 | int (*enable)(struct r8152 *); | |
516 | void (*disable)(struct r8152 *); | |
517 | void (*down)(struct r8152 *); | |
518 | void (*unload)(struct r8152 *); | |
519 | } rtl_ops; | |
520 | ||
40a82917 | 521 | int intr_interval; |
ac718b69 | 522 | u32 msg_enable; |
dd1b119c | 523 | u32 tx_qlen; |
ac718b69 | 524 | u16 ocp_base; |
40a82917 | 525 | u8 *intr_buff; |
ac718b69 | 526 | u8 version; |
527 | u8 speed; | |
528 | }; | |
529 | ||
530 | enum rtl_version { | |
531 | RTL_VER_UNKNOWN = 0, | |
532 | RTL_VER_01, | |
43779f8d | 533 | RTL_VER_02, |
534 | RTL_VER_03, | |
535 | RTL_VER_04, | |
536 | RTL_VER_05, | |
537 | RTL_VER_MAX | |
ac718b69 | 538 | }; |
539 | ||
540 | /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast). | |
541 | * The RTL chips use a 64 element hash table based on the Ethernet CRC. | |
542 | */ | |
543 | static const int multicast_filter_limit = 32; | |
ebc2ec48 | 544 | static unsigned int rx_buf_sz = 16384; |
ac718b69 | 545 | |
546 | static | |
547 | int get_registers(struct r8152 *tp, u16 value, u16 index, u16 size, void *data) | |
548 | { | |
31787f53 | 549 | int ret; |
550 | void *tmp; | |
551 | ||
552 | tmp = kmalloc(size, GFP_KERNEL); | |
553 | if (!tmp) | |
554 | return -ENOMEM; | |
555 | ||
556 | ret = usb_control_msg(tp->udev, usb_rcvctrlpipe(tp->udev, 0), | |
ac718b69 | 557 | RTL8152_REQ_GET_REGS, RTL8152_REQT_READ, |
31787f53 | 558 | value, index, tmp, size, 500); |
559 | ||
560 | memcpy(data, tmp, size); | |
561 | kfree(tmp); | |
562 | ||
563 | return ret; | |
ac718b69 | 564 | } |
565 | ||
566 | static | |
567 | int set_registers(struct r8152 *tp, u16 value, u16 index, u16 size, void *data) | |
568 | { | |
31787f53 | 569 | int ret; |
570 | void *tmp; | |
571 | ||
572 | tmp = kmalloc(size, GFP_KERNEL); | |
573 | if (!tmp) | |
574 | return -ENOMEM; | |
575 | ||
576 | memcpy(tmp, data, size); | |
577 | ||
578 | ret = usb_control_msg(tp->udev, usb_sndctrlpipe(tp->udev, 0), | |
ac718b69 | 579 | RTL8152_REQ_SET_REGS, RTL8152_REQT_WRITE, |
31787f53 | 580 | value, index, tmp, size, 500); |
581 | ||
582 | kfree(tmp); | |
583 | return ret; | |
ac718b69 | 584 | } |
585 | ||
586 | static int generic_ocp_read(struct r8152 *tp, u16 index, u16 size, | |
587 | void *data, u16 type) | |
588 | { | |
45f4a19f | 589 | u16 limit = 64; |
590 | int ret = 0; | |
ac718b69 | 591 | |
592 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
593 | return -ENODEV; | |
594 | ||
595 | /* both size and indix must be 4 bytes align */ | |
596 | if ((size & 3) || !size || (index & 3) || !data) | |
597 | return -EPERM; | |
598 | ||
599 | if ((u32)index + (u32)size > 0xffff) | |
600 | return -EPERM; | |
601 | ||
602 | while (size) { | |
603 | if (size > limit) { | |
604 | ret = get_registers(tp, index, type, limit, data); | |
605 | if (ret < 0) | |
606 | break; | |
607 | ||
608 | index += limit; | |
609 | data += limit; | |
610 | size -= limit; | |
611 | } else { | |
612 | ret = get_registers(tp, index, type, size, data); | |
613 | if (ret < 0) | |
614 | break; | |
615 | ||
616 | index += size; | |
617 | data += size; | |
618 | size = 0; | |
619 | break; | |
620 | } | |
621 | } | |
622 | ||
623 | return ret; | |
624 | } | |
625 | ||
626 | static int generic_ocp_write(struct r8152 *tp, u16 index, u16 byteen, | |
627 | u16 size, void *data, u16 type) | |
628 | { | |
45f4a19f | 629 | int ret; |
630 | u16 byteen_start, byteen_end, byen; | |
631 | u16 limit = 512; | |
ac718b69 | 632 | |
633 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
634 | return -ENODEV; | |
635 | ||
636 | /* both size and indix must be 4 bytes align */ | |
637 | if ((size & 3) || !size || (index & 3) || !data) | |
638 | return -EPERM; | |
639 | ||
640 | if ((u32)index + (u32)size > 0xffff) | |
641 | return -EPERM; | |
642 | ||
643 | byteen_start = byteen & BYTE_EN_START_MASK; | |
644 | byteen_end = byteen & BYTE_EN_END_MASK; | |
645 | ||
646 | byen = byteen_start | (byteen_start << 4); | |
647 | ret = set_registers(tp, index, type | byen, 4, data); | |
648 | if (ret < 0) | |
649 | goto error1; | |
650 | ||
651 | index += 4; | |
652 | data += 4; | |
653 | size -= 4; | |
654 | ||
655 | if (size) { | |
656 | size -= 4; | |
657 | ||
658 | while (size) { | |
659 | if (size > limit) { | |
660 | ret = set_registers(tp, index, | |
661 | type | BYTE_EN_DWORD, | |
662 | limit, data); | |
663 | if (ret < 0) | |
664 | goto error1; | |
665 | ||
666 | index += limit; | |
667 | data += limit; | |
668 | size -= limit; | |
669 | } else { | |
670 | ret = set_registers(tp, index, | |
671 | type | BYTE_EN_DWORD, | |
672 | size, data); | |
673 | if (ret < 0) | |
674 | goto error1; | |
675 | ||
676 | index += size; | |
677 | data += size; | |
678 | size = 0; | |
679 | break; | |
680 | } | |
681 | } | |
682 | ||
683 | byen = byteen_end | (byteen_end >> 4); | |
684 | ret = set_registers(tp, index, type | byen, 4, data); | |
685 | if (ret < 0) | |
686 | goto error1; | |
687 | } | |
688 | ||
689 | error1: | |
690 | return ret; | |
691 | } | |
692 | ||
693 | static inline | |
694 | int pla_ocp_read(struct r8152 *tp, u16 index, u16 size, void *data) | |
695 | { | |
696 | return generic_ocp_read(tp, index, size, data, MCU_TYPE_PLA); | |
697 | } | |
698 | ||
699 | static inline | |
700 | int pla_ocp_write(struct r8152 *tp, u16 index, u16 byteen, u16 size, void *data) | |
701 | { | |
702 | return generic_ocp_write(tp, index, byteen, size, data, MCU_TYPE_PLA); | |
703 | } | |
704 | ||
705 | static inline | |
706 | int usb_ocp_read(struct r8152 *tp, u16 index, u16 size, void *data) | |
707 | { | |
708 | return generic_ocp_read(tp, index, size, data, MCU_TYPE_USB); | |
709 | } | |
710 | ||
711 | static inline | |
712 | int usb_ocp_write(struct r8152 *tp, u16 index, u16 byteen, u16 size, void *data) | |
713 | { | |
714 | return generic_ocp_write(tp, index, byteen, size, data, MCU_TYPE_USB); | |
715 | } | |
716 | ||
717 | static u32 ocp_read_dword(struct r8152 *tp, u16 type, u16 index) | |
718 | { | |
c8826de8 | 719 | __le32 data; |
ac718b69 | 720 | |
c8826de8 | 721 | generic_ocp_read(tp, index, sizeof(data), &data, type); |
ac718b69 | 722 | |
723 | return __le32_to_cpu(data); | |
724 | } | |
725 | ||
726 | static void ocp_write_dword(struct r8152 *tp, u16 type, u16 index, u32 data) | |
727 | { | |
c8826de8 | 728 | __le32 tmp = __cpu_to_le32(data); |
729 | ||
730 | generic_ocp_write(tp, index, BYTE_EN_DWORD, sizeof(tmp), &tmp, type); | |
ac718b69 | 731 | } |
732 | ||
733 | static u16 ocp_read_word(struct r8152 *tp, u16 type, u16 index) | |
734 | { | |
735 | u32 data; | |
c8826de8 | 736 | __le32 tmp; |
ac718b69 | 737 | u8 shift = index & 2; |
738 | ||
739 | index &= ~3; | |
740 | ||
c8826de8 | 741 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 742 | |
c8826de8 | 743 | data = __le32_to_cpu(tmp); |
ac718b69 | 744 | data >>= (shift * 8); |
745 | data &= 0xffff; | |
746 | ||
747 | return (u16)data; | |
748 | } | |
749 | ||
750 | static void ocp_write_word(struct r8152 *tp, u16 type, u16 index, u32 data) | |
751 | { | |
c8826de8 | 752 | u32 mask = 0xffff; |
753 | __le32 tmp; | |
ac718b69 | 754 | u16 byen = BYTE_EN_WORD; |
755 | u8 shift = index & 2; | |
756 | ||
757 | data &= mask; | |
758 | ||
759 | if (index & 2) { | |
760 | byen <<= shift; | |
761 | mask <<= (shift * 8); | |
762 | data <<= (shift * 8); | |
763 | index &= ~3; | |
764 | } | |
765 | ||
c8826de8 | 766 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 767 | |
c8826de8 | 768 | data |= __le32_to_cpu(tmp) & ~mask; |
769 | tmp = __cpu_to_le32(data); | |
ac718b69 | 770 | |
c8826de8 | 771 | generic_ocp_write(tp, index, byen, sizeof(tmp), &tmp, type); |
ac718b69 | 772 | } |
773 | ||
774 | static u8 ocp_read_byte(struct r8152 *tp, u16 type, u16 index) | |
775 | { | |
776 | u32 data; | |
c8826de8 | 777 | __le32 tmp; |
ac718b69 | 778 | u8 shift = index & 3; |
779 | ||
780 | index &= ~3; | |
781 | ||
c8826de8 | 782 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 783 | |
c8826de8 | 784 | data = __le32_to_cpu(tmp); |
ac718b69 | 785 | data >>= (shift * 8); |
786 | data &= 0xff; | |
787 | ||
788 | return (u8)data; | |
789 | } | |
790 | ||
791 | static void ocp_write_byte(struct r8152 *tp, u16 type, u16 index, u32 data) | |
792 | { | |
c8826de8 | 793 | u32 mask = 0xff; |
794 | __le32 tmp; | |
ac718b69 | 795 | u16 byen = BYTE_EN_BYTE; |
796 | u8 shift = index & 3; | |
797 | ||
798 | data &= mask; | |
799 | ||
800 | if (index & 3) { | |
801 | byen <<= shift; | |
802 | mask <<= (shift * 8); | |
803 | data <<= (shift * 8); | |
804 | index &= ~3; | |
805 | } | |
806 | ||
c8826de8 | 807 | generic_ocp_read(tp, index, sizeof(tmp), &tmp, type); |
ac718b69 | 808 | |
c8826de8 | 809 | data |= __le32_to_cpu(tmp) & ~mask; |
810 | tmp = __cpu_to_le32(data); | |
ac718b69 | 811 | |
c8826de8 | 812 | generic_ocp_write(tp, index, byen, sizeof(tmp), &tmp, type); |
ac718b69 | 813 | } |
814 | ||
ac244d3e | 815 | static u16 ocp_reg_read(struct r8152 *tp, u16 addr) |
e3fe0b1a | 816 | { |
817 | u16 ocp_base, ocp_index; | |
818 | ||
819 | ocp_base = addr & 0xf000; | |
820 | if (ocp_base != tp->ocp_base) { | |
821 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, ocp_base); | |
822 | tp->ocp_base = ocp_base; | |
823 | } | |
824 | ||
825 | ocp_index = (addr & 0x0fff) | 0xb000; | |
ac244d3e | 826 | return ocp_read_word(tp, MCU_TYPE_PLA, ocp_index); |
e3fe0b1a | 827 | } |
828 | ||
ac244d3e | 829 | static void ocp_reg_write(struct r8152 *tp, u16 addr, u16 data) |
ac718b69 | 830 | { |
ac244d3e | 831 | u16 ocp_base, ocp_index; |
ac718b69 | 832 | |
ac244d3e | 833 | ocp_base = addr & 0xf000; |
834 | if (ocp_base != tp->ocp_base) { | |
835 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_OCP_GPHY_BASE, ocp_base); | |
836 | tp->ocp_base = ocp_base; | |
ac718b69 | 837 | } |
ac244d3e | 838 | |
839 | ocp_index = (addr & 0x0fff) | 0xb000; | |
840 | ocp_write_word(tp, MCU_TYPE_PLA, ocp_index, data); | |
ac718b69 | 841 | } |
842 | ||
ac244d3e | 843 | static inline void r8152_mdio_write(struct r8152 *tp, u32 reg_addr, u32 value) |
ac718b69 | 844 | { |
ac244d3e | 845 | ocp_reg_write(tp, OCP_BASE_MII + reg_addr * 2, value); |
846 | } | |
ac718b69 | 847 | |
ac244d3e | 848 | static inline int r8152_mdio_read(struct r8152 *tp, u32 reg_addr) |
849 | { | |
850 | return ocp_reg_read(tp, OCP_BASE_MII + reg_addr * 2); | |
ac718b69 | 851 | } |
852 | ||
43779f8d | 853 | static void sram_write(struct r8152 *tp, u16 addr, u16 data) |
854 | { | |
855 | ocp_reg_write(tp, OCP_SRAM_ADDR, addr); | |
856 | ocp_reg_write(tp, OCP_SRAM_DATA, data); | |
857 | } | |
858 | ||
859 | static u16 sram_read(struct r8152 *tp, u16 addr) | |
860 | { | |
861 | ocp_reg_write(tp, OCP_SRAM_ADDR, addr); | |
862 | return ocp_reg_read(tp, OCP_SRAM_DATA); | |
863 | } | |
864 | ||
ac718b69 | 865 | static int read_mii_word(struct net_device *netdev, int phy_id, int reg) |
866 | { | |
867 | struct r8152 *tp = netdev_priv(netdev); | |
868 | ||
869 | if (phy_id != R8152_PHY_ID) | |
870 | return -EINVAL; | |
871 | ||
872 | return r8152_mdio_read(tp, reg); | |
873 | } | |
874 | ||
875 | static | |
876 | void write_mii_word(struct net_device *netdev, int phy_id, int reg, int val) | |
877 | { | |
878 | struct r8152 *tp = netdev_priv(netdev); | |
879 | ||
880 | if (phy_id != R8152_PHY_ID) | |
881 | return; | |
882 | ||
883 | r8152_mdio_write(tp, reg, val); | |
884 | } | |
885 | ||
ebc2ec48 | 886 | static |
887 | int r8152_submit_rx(struct r8152 *tp, struct rx_agg *agg, gfp_t mem_flags); | |
888 | ||
ac718b69 | 889 | static inline void set_ethernet_addr(struct r8152 *tp) |
890 | { | |
891 | struct net_device *dev = tp->netdev; | |
8a91c824 | 892 | int ret; |
31787f53 | 893 | u8 node_id[8] = {0}; |
ac718b69 | 894 | |
8a91c824 | 895 | if (tp->version == RTL_VER_01) |
896 | ret = pla_ocp_read(tp, PLA_IDR, sizeof(node_id), node_id); | |
897 | else | |
898 | ret = pla_ocp_read(tp, PLA_BACKUP, sizeof(node_id), node_id); | |
899 | ||
900 | if (ret < 0) { | |
ac718b69 | 901 | netif_notice(tp, probe, dev, "inet addr fail\n"); |
8a91c824 | 902 | } else { |
903 | if (tp->version != RTL_VER_01) { | |
904 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, | |
905 | CRWECR_CONFIG); | |
906 | pla_ocp_write(tp, PLA_IDR, BYTE_EN_SIX_BYTES, | |
907 | sizeof(node_id), node_id); | |
908 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, | |
909 | CRWECR_NORAML); | |
910 | } | |
911 | ||
ac718b69 | 912 | memcpy(dev->dev_addr, node_id, dev->addr_len); |
913 | memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len); | |
914 | } | |
ac718b69 | 915 | } |
916 | ||
917 | static int rtl8152_set_mac_address(struct net_device *netdev, void *p) | |
918 | { | |
919 | struct r8152 *tp = netdev_priv(netdev); | |
920 | struct sockaddr *addr = p; | |
921 | ||
922 | if (!is_valid_ether_addr(addr->sa_data)) | |
923 | return -EADDRNOTAVAIL; | |
924 | ||
925 | memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len); | |
926 | ||
927 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_CONFIG); | |
928 | pla_ocp_write(tp, PLA_IDR, BYTE_EN_SIX_BYTES, 8, addr->sa_data); | |
929 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML); | |
930 | ||
931 | return 0; | |
932 | } | |
933 | ||
ac718b69 | 934 | static struct net_device_stats *rtl8152_get_stats(struct net_device *dev) |
935 | { | |
936 | return &dev->stats; | |
937 | } | |
938 | ||
939 | static void read_bulk_callback(struct urb *urb) | |
940 | { | |
ac718b69 | 941 | struct net_device *netdev; |
a5a4f468 | 942 | unsigned long flags; |
ac718b69 | 943 | int status = urb->status; |
ebc2ec48 | 944 | struct rx_agg *agg; |
945 | struct r8152 *tp; | |
ac718b69 | 946 | int result; |
ac718b69 | 947 | |
ebc2ec48 | 948 | agg = urb->context; |
949 | if (!agg) | |
950 | return; | |
951 | ||
952 | tp = agg->context; | |
ac718b69 | 953 | if (!tp) |
954 | return; | |
ebc2ec48 | 955 | |
ac718b69 | 956 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) |
957 | return; | |
ebc2ec48 | 958 | |
959 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
960 | return; | |
961 | ||
ac718b69 | 962 | netdev = tp->netdev; |
7559fb2f | 963 | |
964 | /* When link down, the driver would cancel all bulks. */ | |
965 | /* This avoid the re-submitting bulk */ | |
ebc2ec48 | 966 | if (!netif_carrier_ok(netdev)) |
ac718b69 | 967 | return; |
968 | ||
ac718b69 | 969 | switch (status) { |
970 | case 0: | |
ebc2ec48 | 971 | if (urb->actual_length < ETH_ZLEN) |
972 | break; | |
973 | ||
a5a4f468 | 974 | spin_lock_irqsave(&tp->rx_lock, flags); |
ebc2ec48 | 975 | list_add_tail(&agg->list, &tp->rx_done); |
a5a4f468 | 976 | spin_unlock_irqrestore(&tp->rx_lock, flags); |
ebc2ec48 | 977 | tasklet_schedule(&tp->tl); |
978 | return; | |
ac718b69 | 979 | case -ESHUTDOWN: |
980 | set_bit(RTL8152_UNPLUG, &tp->flags); | |
981 | netif_device_detach(tp->netdev); | |
ebc2ec48 | 982 | return; |
ac718b69 | 983 | case -ENOENT: |
984 | return; /* the urb is in unlink state */ | |
985 | case -ETIME: | |
4a8deae2 HW |
986 | if (net_ratelimit()) |
987 | netdev_warn(netdev, "maybe reset is needed?\n"); | |
ebc2ec48 | 988 | break; |
ac718b69 | 989 | default: |
4a8deae2 HW |
990 | if (net_ratelimit()) |
991 | netdev_warn(netdev, "Rx status %d\n", status); | |
ebc2ec48 | 992 | break; |
ac718b69 | 993 | } |
994 | ||
ebc2ec48 | 995 | result = r8152_submit_rx(tp, agg, GFP_ATOMIC); |
ac718b69 | 996 | if (result == -ENODEV) { |
997 | netif_device_detach(tp->netdev); | |
998 | } else if (result) { | |
a5a4f468 | 999 | spin_lock_irqsave(&tp->rx_lock, flags); |
ebc2ec48 | 1000 | list_add_tail(&agg->list, &tp->rx_done); |
a5a4f468 | 1001 | spin_unlock_irqrestore(&tp->rx_lock, flags); |
ebc2ec48 | 1002 | tasklet_schedule(&tp->tl); |
ac718b69 | 1003 | } |
ac718b69 | 1004 | } |
1005 | ||
ebc2ec48 | 1006 | static void write_bulk_callback(struct urb *urb) |
ac718b69 | 1007 | { |
ebc2ec48 | 1008 | struct net_device_stats *stats; |
a5a4f468 | 1009 | unsigned long flags; |
ebc2ec48 | 1010 | struct tx_agg *agg; |
ac718b69 | 1011 | struct r8152 *tp; |
ebc2ec48 | 1012 | int status = urb->status; |
ac718b69 | 1013 | |
ebc2ec48 | 1014 | agg = urb->context; |
1015 | if (!agg) | |
ac718b69 | 1016 | return; |
1017 | ||
ebc2ec48 | 1018 | tp = agg->context; |
1019 | if (!tp) | |
1020 | return; | |
1021 | ||
1022 | stats = rtl8152_get_stats(tp->netdev); | |
1023 | if (status) { | |
4a8deae2 HW |
1024 | if (net_ratelimit()) |
1025 | netdev_warn(tp->netdev, "Tx status %d\n", status); | |
ebc2ec48 | 1026 | stats->tx_errors += agg->skb_num; |
ac718b69 | 1027 | } else { |
ebc2ec48 | 1028 | stats->tx_packets += agg->skb_num; |
1029 | stats->tx_bytes += agg->skb_len; | |
ac718b69 | 1030 | } |
1031 | ||
a5a4f468 | 1032 | spin_lock_irqsave(&tp->tx_lock, flags); |
ebc2ec48 | 1033 | list_add_tail(&agg->list, &tp->tx_free); |
a5a4f468 | 1034 | spin_unlock_irqrestore(&tp->tx_lock, flags); |
ebc2ec48 | 1035 | |
1036 | if (!netif_carrier_ok(tp->netdev)) | |
1037 | return; | |
1038 | ||
1039 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
1040 | return; | |
1041 | ||
1042 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
1043 | return; | |
1044 | ||
1045 | if (!skb_queue_empty(&tp->tx_queue)) | |
1046 | tasklet_schedule(&tp->tl); | |
ac718b69 | 1047 | } |
1048 | ||
40a82917 | 1049 | static void intr_callback(struct urb *urb) |
1050 | { | |
1051 | struct r8152 *tp; | |
500b6d7e | 1052 | __le16 *d; |
40a82917 | 1053 | int status = urb->status; |
1054 | int res; | |
1055 | ||
1056 | tp = urb->context; | |
1057 | if (!tp) | |
1058 | return; | |
1059 | ||
1060 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
1061 | return; | |
1062 | ||
1063 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
1064 | return; | |
1065 | ||
1066 | switch (status) { | |
1067 | case 0: /* success */ | |
1068 | break; | |
1069 | case -ECONNRESET: /* unlink */ | |
1070 | case -ESHUTDOWN: | |
1071 | netif_device_detach(tp->netdev); | |
1072 | case -ENOENT: | |
1073 | return; | |
1074 | case -EOVERFLOW: | |
1075 | netif_info(tp, intr, tp->netdev, "intr status -EOVERFLOW\n"); | |
1076 | goto resubmit; | |
1077 | /* -EPIPE: should clear the halt */ | |
1078 | default: | |
1079 | netif_info(tp, intr, tp->netdev, "intr status %d\n", status); | |
1080 | goto resubmit; | |
1081 | } | |
1082 | ||
1083 | d = urb->transfer_buffer; | |
1084 | if (INTR_LINK & __le16_to_cpu(d[0])) { | |
1085 | if (!(tp->speed & LINK_STATUS)) { | |
1086 | set_bit(RTL8152_LINK_CHG, &tp->flags); | |
1087 | schedule_delayed_work(&tp->schedule, 0); | |
1088 | } | |
1089 | } else { | |
1090 | if (tp->speed & LINK_STATUS) { | |
1091 | set_bit(RTL8152_LINK_CHG, &tp->flags); | |
1092 | schedule_delayed_work(&tp->schedule, 0); | |
1093 | } | |
1094 | } | |
1095 | ||
1096 | resubmit: | |
1097 | res = usb_submit_urb(urb, GFP_ATOMIC); | |
1098 | if (res == -ENODEV) | |
1099 | netif_device_detach(tp->netdev); | |
1100 | else if (res) | |
1101 | netif_err(tp, intr, tp->netdev, | |
4a8deae2 | 1102 | "can't resubmit intr, status %d\n", res); |
40a82917 | 1103 | } |
1104 | ||
ebc2ec48 | 1105 | static inline void *rx_agg_align(void *data) |
1106 | { | |
8e1f51bd | 1107 | return (void *)ALIGN((uintptr_t)data, RX_ALIGN); |
ebc2ec48 | 1108 | } |
1109 | ||
1110 | static inline void *tx_agg_align(void *data) | |
1111 | { | |
8e1f51bd | 1112 | return (void *)ALIGN((uintptr_t)data, TX_ALIGN); |
ebc2ec48 | 1113 | } |
1114 | ||
1115 | static void free_all_mem(struct r8152 *tp) | |
1116 | { | |
1117 | int i; | |
1118 | ||
1119 | for (i = 0; i < RTL8152_MAX_RX; i++) { | |
9629e3c0 | 1120 | usb_free_urb(tp->rx_info[i].urb); |
1121 | tp->rx_info[i].urb = NULL; | |
ebc2ec48 | 1122 | |
9629e3c0 | 1123 | kfree(tp->rx_info[i].buffer); |
1124 | tp->rx_info[i].buffer = NULL; | |
1125 | tp->rx_info[i].head = NULL; | |
ebc2ec48 | 1126 | } |
1127 | ||
1128 | for (i = 0; i < RTL8152_MAX_TX; i++) { | |
9629e3c0 | 1129 | usb_free_urb(tp->tx_info[i].urb); |
1130 | tp->tx_info[i].urb = NULL; | |
ebc2ec48 | 1131 | |
9629e3c0 | 1132 | kfree(tp->tx_info[i].buffer); |
1133 | tp->tx_info[i].buffer = NULL; | |
1134 | tp->tx_info[i].head = NULL; | |
ebc2ec48 | 1135 | } |
40a82917 | 1136 | |
9629e3c0 | 1137 | usb_free_urb(tp->intr_urb); |
1138 | tp->intr_urb = NULL; | |
40a82917 | 1139 | |
9629e3c0 | 1140 | kfree(tp->intr_buff); |
1141 | tp->intr_buff = NULL; | |
ebc2ec48 | 1142 | } |
1143 | ||
1144 | static int alloc_all_mem(struct r8152 *tp) | |
1145 | { | |
1146 | struct net_device *netdev = tp->netdev; | |
40a82917 | 1147 | struct usb_interface *intf = tp->intf; |
1148 | struct usb_host_interface *alt = intf->cur_altsetting; | |
1149 | struct usb_host_endpoint *ep_intr = alt->endpoint + 2; | |
ebc2ec48 | 1150 | struct urb *urb; |
1151 | int node, i; | |
1152 | u8 *buf; | |
1153 | ||
1154 | node = netdev->dev.parent ? dev_to_node(netdev->dev.parent) : -1; | |
1155 | ||
1156 | spin_lock_init(&tp->rx_lock); | |
1157 | spin_lock_init(&tp->tx_lock); | |
1158 | INIT_LIST_HEAD(&tp->rx_done); | |
1159 | INIT_LIST_HEAD(&tp->tx_free); | |
1160 | skb_queue_head_init(&tp->tx_queue); | |
1161 | ||
1162 | for (i = 0; i < RTL8152_MAX_RX; i++) { | |
1163 | buf = kmalloc_node(rx_buf_sz, GFP_KERNEL, node); | |
1164 | if (!buf) | |
1165 | goto err1; | |
1166 | ||
1167 | if (buf != rx_agg_align(buf)) { | |
1168 | kfree(buf); | |
8e1f51bd | 1169 | buf = kmalloc_node(rx_buf_sz + RX_ALIGN, GFP_KERNEL, |
1170 | node); | |
ebc2ec48 | 1171 | if (!buf) |
1172 | goto err1; | |
1173 | } | |
1174 | ||
1175 | urb = usb_alloc_urb(0, GFP_KERNEL); | |
1176 | if (!urb) { | |
1177 | kfree(buf); | |
1178 | goto err1; | |
1179 | } | |
1180 | ||
1181 | INIT_LIST_HEAD(&tp->rx_info[i].list); | |
1182 | tp->rx_info[i].context = tp; | |
1183 | tp->rx_info[i].urb = urb; | |
1184 | tp->rx_info[i].buffer = buf; | |
1185 | tp->rx_info[i].head = rx_agg_align(buf); | |
1186 | } | |
1187 | ||
1188 | for (i = 0; i < RTL8152_MAX_TX; i++) { | |
1189 | buf = kmalloc_node(rx_buf_sz, GFP_KERNEL, node); | |
1190 | if (!buf) | |
1191 | goto err1; | |
1192 | ||
1193 | if (buf != tx_agg_align(buf)) { | |
1194 | kfree(buf); | |
8e1f51bd | 1195 | buf = kmalloc_node(rx_buf_sz + TX_ALIGN, GFP_KERNEL, |
1196 | node); | |
ebc2ec48 | 1197 | if (!buf) |
1198 | goto err1; | |
1199 | } | |
1200 | ||
1201 | urb = usb_alloc_urb(0, GFP_KERNEL); | |
1202 | if (!urb) { | |
1203 | kfree(buf); | |
1204 | goto err1; | |
1205 | } | |
1206 | ||
1207 | INIT_LIST_HEAD(&tp->tx_info[i].list); | |
1208 | tp->tx_info[i].context = tp; | |
1209 | tp->tx_info[i].urb = urb; | |
1210 | tp->tx_info[i].buffer = buf; | |
1211 | tp->tx_info[i].head = tx_agg_align(buf); | |
1212 | ||
1213 | list_add_tail(&tp->tx_info[i].list, &tp->tx_free); | |
1214 | } | |
1215 | ||
40a82917 | 1216 | tp->intr_urb = usb_alloc_urb(0, GFP_KERNEL); |
1217 | if (!tp->intr_urb) | |
1218 | goto err1; | |
1219 | ||
1220 | tp->intr_buff = kmalloc(INTBUFSIZE, GFP_KERNEL); | |
1221 | if (!tp->intr_buff) | |
1222 | goto err1; | |
1223 | ||
1224 | tp->intr_interval = (int)ep_intr->desc.bInterval; | |
1225 | usb_fill_int_urb(tp->intr_urb, tp->udev, usb_rcvintpipe(tp->udev, 3), | |
1226 | tp->intr_buff, INTBUFSIZE, intr_callback, | |
1227 | tp, tp->intr_interval); | |
1228 | ||
ebc2ec48 | 1229 | return 0; |
1230 | ||
1231 | err1: | |
1232 | free_all_mem(tp); | |
1233 | return -ENOMEM; | |
1234 | } | |
1235 | ||
0de98f6c | 1236 | static struct tx_agg *r8152_get_tx_agg(struct r8152 *tp) |
1237 | { | |
1238 | struct tx_agg *agg = NULL; | |
1239 | unsigned long flags; | |
1240 | ||
1241 | spin_lock_irqsave(&tp->tx_lock, flags); | |
1242 | if (!list_empty(&tp->tx_free)) { | |
1243 | struct list_head *cursor; | |
1244 | ||
1245 | cursor = tp->tx_free.next; | |
1246 | list_del_init(cursor); | |
1247 | agg = list_entry(cursor, struct tx_agg, list); | |
1248 | } | |
1249 | spin_unlock_irqrestore(&tp->tx_lock, flags); | |
1250 | ||
1251 | return agg; | |
1252 | } | |
1253 | ||
5bd23881 | 1254 | static void |
1255 | r8152_tx_csum(struct r8152 *tp, struct tx_desc *desc, struct sk_buff *skb) | |
1256 | { | |
1257 | memset(desc, 0, sizeof(*desc)); | |
1258 | ||
1259 | desc->opts1 = cpu_to_le32((skb->len & TX_LEN_MASK) | TX_FS | TX_LS); | |
1260 | ||
1261 | if (skb->ip_summed == CHECKSUM_PARTIAL) { | |
1262 | __be16 protocol; | |
1263 | u8 ip_protocol; | |
1264 | u32 opts2 = 0; | |
1265 | ||
1266 | if (skb->protocol == htons(ETH_P_8021Q)) | |
1267 | protocol = vlan_eth_hdr(skb)->h_vlan_encapsulated_proto; | |
1268 | else | |
1269 | protocol = skb->protocol; | |
1270 | ||
1271 | switch (protocol) { | |
1272 | case htons(ETH_P_IP): | |
1273 | opts2 |= IPV4_CS; | |
1274 | ip_protocol = ip_hdr(skb)->protocol; | |
1275 | break; | |
1276 | ||
1277 | case htons(ETH_P_IPV6): | |
1278 | opts2 |= IPV6_CS; | |
1279 | ip_protocol = ipv6_hdr(skb)->nexthdr; | |
1280 | break; | |
1281 | ||
1282 | default: | |
1283 | ip_protocol = IPPROTO_RAW; | |
1284 | break; | |
1285 | } | |
1286 | ||
1287 | if (ip_protocol == IPPROTO_TCP) { | |
1288 | opts2 |= TCP_CS; | |
1289 | opts2 |= (skb_transport_offset(skb) & 0x7fff) << 17; | |
1290 | } else if (ip_protocol == IPPROTO_UDP) { | |
1291 | opts2 |= UDP_CS; | |
1292 | } else { | |
1293 | WARN_ON_ONCE(1); | |
1294 | } | |
1295 | ||
1296 | desc->opts2 = cpu_to_le32(opts2); | |
1297 | } | |
1298 | } | |
1299 | ||
b1379d9a | 1300 | static int r8152_tx_agg_fill(struct r8152 *tp, struct tx_agg *agg) |
1301 | { | |
d84130a1 | 1302 | struct sk_buff_head skb_head, *tx_queue = &tp->tx_queue; |
1303 | unsigned long flags; | |
7937f9e5 | 1304 | int remain; |
b1379d9a | 1305 | u8 *tx_data; |
1306 | ||
d84130a1 | 1307 | __skb_queue_head_init(&skb_head); |
1308 | spin_lock_irqsave(&tx_queue->lock, flags); | |
1309 | skb_queue_splice_init(tx_queue, &skb_head); | |
1310 | spin_unlock_irqrestore(&tx_queue->lock, flags); | |
1311 | ||
b1379d9a | 1312 | tx_data = agg->head; |
1313 | agg->skb_num = agg->skb_len = 0; | |
7937f9e5 | 1314 | remain = rx_buf_sz; |
b1379d9a | 1315 | |
7937f9e5 | 1316 | while (remain >= ETH_ZLEN + sizeof(struct tx_desc)) { |
b1379d9a | 1317 | struct tx_desc *tx_desc; |
1318 | struct sk_buff *skb; | |
1319 | unsigned int len; | |
1320 | ||
d84130a1 | 1321 | skb = __skb_dequeue(&skb_head); |
b1379d9a | 1322 | if (!skb) |
1323 | break; | |
1324 | ||
7937f9e5 | 1325 | remain -= sizeof(*tx_desc); |
b1379d9a | 1326 | len = skb->len; |
1327 | if (remain < len) { | |
d84130a1 | 1328 | __skb_queue_head(&skb_head, skb); |
b1379d9a | 1329 | break; |
1330 | } | |
1331 | ||
7937f9e5 | 1332 | tx_data = tx_agg_align(tx_data); |
b1379d9a | 1333 | tx_desc = (struct tx_desc *)tx_data; |
1334 | tx_data += sizeof(*tx_desc); | |
1335 | ||
1336 | r8152_tx_csum(tp, tx_desc, skb); | |
1337 | memcpy(tx_data, skb->data, len); | |
1338 | agg->skb_num++; | |
1339 | agg->skb_len += len; | |
1340 | dev_kfree_skb_any(skb); | |
1341 | ||
7937f9e5 | 1342 | tx_data += len; |
1343 | remain = rx_buf_sz - (int)(tx_agg_align(tx_data) - agg->head); | |
b1379d9a | 1344 | } |
1345 | ||
d84130a1 | 1346 | if (!skb_queue_empty(&skb_head)) { |
1347 | spin_lock_irqsave(&tx_queue->lock, flags); | |
1348 | skb_queue_splice(&skb_head, tx_queue); | |
1349 | spin_unlock_irqrestore(&tx_queue->lock, flags); | |
1350 | } | |
1351 | ||
dd1b119c | 1352 | netif_tx_lock(tp->netdev); |
1353 | ||
1354 | if (netif_queue_stopped(tp->netdev) && | |
1355 | skb_queue_len(&tp->tx_queue) < tp->tx_qlen) | |
1356 | netif_wake_queue(tp->netdev); | |
1357 | ||
1358 | netif_tx_unlock(tp->netdev); | |
1359 | ||
b1379d9a | 1360 | usb_fill_bulk_urb(agg->urb, tp->udev, usb_sndbulkpipe(tp->udev, 2), |
1361 | agg->head, (int)(tx_data - (u8 *)agg->head), | |
1362 | (usb_complete_t)write_bulk_callback, agg); | |
1363 | ||
1364 | return usb_submit_urb(agg->urb, GFP_ATOMIC); | |
1365 | } | |
1366 | ||
ebc2ec48 | 1367 | static void rx_bottom(struct r8152 *tp) |
1368 | { | |
a5a4f468 | 1369 | unsigned long flags; |
d84130a1 | 1370 | struct list_head *cursor, *next, rx_queue; |
ebc2ec48 | 1371 | |
d84130a1 | 1372 | if (list_empty(&tp->rx_done)) |
1373 | return; | |
1374 | ||
1375 | INIT_LIST_HEAD(&rx_queue); | |
a5a4f468 | 1376 | spin_lock_irqsave(&tp->rx_lock, flags); |
d84130a1 | 1377 | list_splice_init(&tp->rx_done, &rx_queue); |
1378 | spin_unlock_irqrestore(&tp->rx_lock, flags); | |
1379 | ||
1380 | list_for_each_safe(cursor, next, &rx_queue) { | |
43a4478d | 1381 | struct rx_desc *rx_desc; |
1382 | struct rx_agg *agg; | |
43a4478d | 1383 | int len_used = 0; |
1384 | struct urb *urb; | |
1385 | u8 *rx_data; | |
1386 | int ret; | |
1387 | ||
ebc2ec48 | 1388 | list_del_init(cursor); |
ebc2ec48 | 1389 | |
1390 | agg = list_entry(cursor, struct rx_agg, list); | |
1391 | urb = agg->urb; | |
0de98f6c | 1392 | if (urb->actual_length < ETH_ZLEN) |
1393 | goto submit; | |
ebc2ec48 | 1394 | |
ebc2ec48 | 1395 | rx_desc = agg->head; |
1396 | rx_data = agg->head; | |
7937f9e5 | 1397 | len_used += sizeof(struct rx_desc); |
ebc2ec48 | 1398 | |
7937f9e5 | 1399 | while (urb->actual_length > len_used) { |
43a4478d | 1400 | struct net_device *netdev = tp->netdev; |
1401 | struct net_device_stats *stats; | |
7937f9e5 | 1402 | unsigned int pkt_len; |
43a4478d | 1403 | struct sk_buff *skb; |
1404 | ||
7937f9e5 | 1405 | pkt_len = le32_to_cpu(rx_desc->opts1) & RX_LEN_MASK; |
ebc2ec48 | 1406 | if (pkt_len < ETH_ZLEN) |
1407 | break; | |
1408 | ||
7937f9e5 | 1409 | len_used += pkt_len; |
1410 | if (urb->actual_length < len_used) | |
1411 | break; | |
1412 | ||
43a4478d | 1413 | stats = rtl8152_get_stats(netdev); |
1414 | ||
8e1f51bd | 1415 | pkt_len -= CRC_SIZE; |
ebc2ec48 | 1416 | rx_data += sizeof(struct rx_desc); |
1417 | ||
1418 | skb = netdev_alloc_skb_ip_align(netdev, pkt_len); | |
1419 | if (!skb) { | |
1420 | stats->rx_dropped++; | |
1421 | break; | |
1422 | } | |
1423 | memcpy(skb->data, rx_data, pkt_len); | |
1424 | skb_put(skb, pkt_len); | |
1425 | skb->protocol = eth_type_trans(skb, netdev); | |
1426 | netif_rx(skb); | |
1427 | stats->rx_packets++; | |
1428 | stats->rx_bytes += pkt_len; | |
1429 | ||
8e1f51bd | 1430 | rx_data = rx_agg_align(rx_data + pkt_len + CRC_SIZE); |
ebc2ec48 | 1431 | rx_desc = (struct rx_desc *)rx_data; |
ebc2ec48 | 1432 | len_used = (int)(rx_data - (u8 *)agg->head); |
7937f9e5 | 1433 | len_used += sizeof(struct rx_desc); |
ebc2ec48 | 1434 | } |
1435 | ||
0de98f6c | 1436 | submit: |
ebc2ec48 | 1437 | ret = r8152_submit_rx(tp, agg, GFP_ATOMIC); |
ebc2ec48 | 1438 | if (ret && ret != -ENODEV) { |
d84130a1 | 1439 | spin_lock_irqsave(&tp->rx_lock, flags); |
1440 | list_add_tail(&agg->list, &tp->rx_done); | |
1441 | spin_unlock_irqrestore(&tp->rx_lock, flags); | |
ebc2ec48 | 1442 | tasklet_schedule(&tp->tl); |
1443 | } | |
1444 | } | |
ebc2ec48 | 1445 | } |
1446 | ||
1447 | static void tx_bottom(struct r8152 *tp) | |
1448 | { | |
ebc2ec48 | 1449 | int res; |
1450 | ||
b1379d9a | 1451 | do { |
1452 | struct tx_agg *agg; | |
ebc2ec48 | 1453 | |
b1379d9a | 1454 | if (skb_queue_empty(&tp->tx_queue)) |
ebc2ec48 | 1455 | break; |
1456 | ||
b1379d9a | 1457 | agg = r8152_get_tx_agg(tp); |
1458 | if (!agg) | |
ebc2ec48 | 1459 | break; |
ebc2ec48 | 1460 | |
b1379d9a | 1461 | res = r8152_tx_agg_fill(tp, agg); |
1462 | if (res) { | |
1463 | struct net_device_stats *stats; | |
1464 | struct net_device *netdev; | |
1465 | unsigned long flags; | |
ebc2ec48 | 1466 | |
b1379d9a | 1467 | netdev = tp->netdev; |
1468 | stats = rtl8152_get_stats(netdev); | |
ebc2ec48 | 1469 | |
b1379d9a | 1470 | if (res == -ENODEV) { |
1471 | netif_device_detach(netdev); | |
1472 | } else { | |
1473 | netif_warn(tp, tx_err, netdev, | |
1474 | "failed tx_urb %d\n", res); | |
1475 | stats->tx_dropped += agg->skb_num; | |
1476 | spin_lock_irqsave(&tp->tx_lock, flags); | |
1477 | list_add_tail(&agg->list, &tp->tx_free); | |
1478 | spin_unlock_irqrestore(&tp->tx_lock, flags); | |
1479 | } | |
ebc2ec48 | 1480 | } |
b1379d9a | 1481 | } while (res == 0); |
ebc2ec48 | 1482 | } |
1483 | ||
1484 | static void bottom_half(unsigned long data) | |
ac718b69 | 1485 | { |
1486 | struct r8152 *tp; | |
ac718b69 | 1487 | |
ebc2ec48 | 1488 | tp = (struct r8152 *)data; |
1489 | ||
1490 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
1491 | return; | |
1492 | ||
1493 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
ac718b69 | 1494 | return; |
ebc2ec48 | 1495 | |
7559fb2f | 1496 | /* When link down, the driver would cancel all bulks. */ |
1497 | /* This avoid the re-submitting bulk */ | |
ebc2ec48 | 1498 | if (!netif_carrier_ok(tp->netdev)) |
ac718b69 | 1499 | return; |
ebc2ec48 | 1500 | |
1501 | rx_bottom(tp); | |
1502 | tx_bottom(tp); | |
1503 | } | |
1504 | ||
1505 | static | |
1506 | int r8152_submit_rx(struct r8152 *tp, struct rx_agg *agg, gfp_t mem_flags) | |
1507 | { | |
1508 | usb_fill_bulk_urb(agg->urb, tp->udev, usb_rcvbulkpipe(tp->udev, 1), | |
1509 | agg->head, rx_buf_sz, | |
1510 | (usb_complete_t)read_bulk_callback, agg); | |
1511 | ||
1512 | return usb_submit_urb(agg->urb, mem_flags); | |
ac718b69 | 1513 | } |
1514 | ||
00a5e360 | 1515 | static void rtl_drop_queued_tx(struct r8152 *tp) |
1516 | { | |
1517 | struct net_device_stats *stats = &tp->netdev->stats; | |
d84130a1 | 1518 | struct sk_buff_head skb_head, *tx_queue = &tp->tx_queue; |
1519 | unsigned long flags; | |
00a5e360 | 1520 | struct sk_buff *skb; |
1521 | ||
d84130a1 | 1522 | if (skb_queue_empty(tx_queue)) |
1523 | return; | |
1524 | ||
1525 | __skb_queue_head_init(&skb_head); | |
1526 | spin_lock_irqsave(&tx_queue->lock, flags); | |
1527 | skb_queue_splice_init(tx_queue, &skb_head); | |
1528 | spin_unlock_irqrestore(&tx_queue->lock, flags); | |
1529 | ||
1530 | while ((skb = __skb_dequeue(&skb_head))) { | |
00a5e360 | 1531 | dev_kfree_skb(skb); |
1532 | stats->tx_dropped++; | |
1533 | } | |
1534 | } | |
1535 | ||
ac718b69 | 1536 | static void rtl8152_tx_timeout(struct net_device *netdev) |
1537 | { | |
1538 | struct r8152 *tp = netdev_priv(netdev); | |
ebc2ec48 | 1539 | int i; |
1540 | ||
4a8deae2 | 1541 | netif_warn(tp, tx_err, netdev, "Tx timeout\n"); |
ebc2ec48 | 1542 | for (i = 0; i < RTL8152_MAX_TX; i++) |
1543 | usb_unlink_urb(tp->tx_info[i].urb); | |
ac718b69 | 1544 | } |
1545 | ||
1546 | static void rtl8152_set_rx_mode(struct net_device *netdev) | |
1547 | { | |
1548 | struct r8152 *tp = netdev_priv(netdev); | |
1549 | ||
40a82917 | 1550 | if (tp->speed & LINK_STATUS) { |
ac718b69 | 1551 | set_bit(RTL8152_SET_RX_MODE, &tp->flags); |
40a82917 | 1552 | schedule_delayed_work(&tp->schedule, 0); |
1553 | } | |
ac718b69 | 1554 | } |
1555 | ||
1556 | static void _rtl8152_set_rx_mode(struct net_device *netdev) | |
1557 | { | |
1558 | struct r8152 *tp = netdev_priv(netdev); | |
31787f53 | 1559 | u32 mc_filter[2]; /* Multicast hash filter */ |
1560 | __le32 tmp[2]; | |
ac718b69 | 1561 | u32 ocp_data; |
1562 | ||
ac718b69 | 1563 | clear_bit(RTL8152_SET_RX_MODE, &tp->flags); |
1564 | netif_stop_queue(netdev); | |
1565 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
1566 | ocp_data &= ~RCR_ACPT_ALL; | |
1567 | ocp_data |= RCR_AB | RCR_APM; | |
1568 | ||
1569 | if (netdev->flags & IFF_PROMISC) { | |
1570 | /* Unconditionally log net taps. */ | |
1571 | netif_notice(tp, link, netdev, "Promiscuous mode enabled\n"); | |
1572 | ocp_data |= RCR_AM | RCR_AAP; | |
1573 | mc_filter[1] = mc_filter[0] = 0xffffffff; | |
1574 | } else if ((netdev_mc_count(netdev) > multicast_filter_limit) || | |
1575 | (netdev->flags & IFF_ALLMULTI)) { | |
1576 | /* Too many to filter perfectly -- accept all multicasts. */ | |
1577 | ocp_data |= RCR_AM; | |
1578 | mc_filter[1] = mc_filter[0] = 0xffffffff; | |
1579 | } else { | |
1580 | struct netdev_hw_addr *ha; | |
1581 | ||
1582 | mc_filter[1] = mc_filter[0] = 0; | |
1583 | netdev_for_each_mc_addr(ha, netdev) { | |
1584 | int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26; | |
1585 | mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31); | |
1586 | ocp_data |= RCR_AM; | |
1587 | } | |
1588 | } | |
1589 | ||
31787f53 | 1590 | tmp[0] = __cpu_to_le32(swab32(mc_filter[1])); |
1591 | tmp[1] = __cpu_to_le32(swab32(mc_filter[0])); | |
ac718b69 | 1592 | |
31787f53 | 1593 | pla_ocp_write(tp, PLA_MAR, BYTE_EN_DWORD, sizeof(tmp), tmp); |
ac718b69 | 1594 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); |
1595 | netif_wake_queue(netdev); | |
ac718b69 | 1596 | } |
1597 | ||
1598 | static netdev_tx_t rtl8152_start_xmit(struct sk_buff *skb, | |
1599 | struct net_device *netdev) | |
1600 | { | |
1601 | struct r8152 *tp = netdev_priv(netdev); | |
ac718b69 | 1602 | |
ebc2ec48 | 1603 | skb_tx_timestamp(skb); |
ac718b69 | 1604 | |
61598788 | 1605 | skb_queue_tail(&tp->tx_queue, skb); |
ebc2ec48 | 1606 | |
dd1b119c | 1607 | if (list_empty(&tp->tx_free) && |
1608 | skb_queue_len(&tp->tx_queue) > tp->tx_qlen) | |
1609 | netif_stop_queue(netdev); | |
1610 | ||
61598788 | 1611 | if (!list_empty(&tp->tx_free)) |
1612 | tasklet_schedule(&tp->tl); | |
ac718b69 | 1613 | |
1614 | return NETDEV_TX_OK; | |
1615 | } | |
1616 | ||
1617 | static void r8152b_reset_packet_filter(struct r8152 *tp) | |
1618 | { | |
1619 | u32 ocp_data; | |
1620 | ||
1621 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_FMC); | |
1622 | ocp_data &= ~FMC_FCR_MCU_EN; | |
1623 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_FMC, ocp_data); | |
1624 | ocp_data |= FMC_FCR_MCU_EN; | |
1625 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_FMC, ocp_data); | |
1626 | } | |
1627 | ||
1628 | static void rtl8152_nic_reset(struct r8152 *tp) | |
1629 | { | |
1630 | int i; | |
1631 | ||
1632 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, CR_RST); | |
1633 | ||
1634 | for (i = 0; i < 1000; i++) { | |
1635 | if (!(ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CR) & CR_RST)) | |
1636 | break; | |
1637 | udelay(100); | |
1638 | } | |
1639 | } | |
1640 | ||
dd1b119c | 1641 | static void set_tx_qlen(struct r8152 *tp) |
1642 | { | |
1643 | struct net_device *netdev = tp->netdev; | |
1644 | ||
1645 | tp->tx_qlen = rx_buf_sz / (netdev->mtu + VLAN_ETH_HLEN + VLAN_HLEN + | |
1646 | sizeof(struct tx_desc)); | |
1647 | } | |
1648 | ||
ac718b69 | 1649 | static inline u8 rtl8152_get_speed(struct r8152 *tp) |
1650 | { | |
1651 | return ocp_read_byte(tp, MCU_TYPE_PLA, PLA_PHYSTATUS); | |
1652 | } | |
1653 | ||
507605a8 | 1654 | static void rtl_set_eee_plus(struct r8152 *tp) |
ac718b69 | 1655 | { |
ebc2ec48 | 1656 | u32 ocp_data; |
ac718b69 | 1657 | u8 speed; |
1658 | ||
1659 | speed = rtl8152_get_speed(tp); | |
ebc2ec48 | 1660 | if (speed & _10bps) { |
ac718b69 | 1661 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR); |
ebc2ec48 | 1662 | ocp_data |= EEEP_CR_EEEP_TX; |
ac718b69 | 1663 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR, ocp_data); |
1664 | } else { | |
1665 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR); | |
ebc2ec48 | 1666 | ocp_data &= ~EEEP_CR_EEEP_TX; |
ac718b69 | 1667 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEEP_CR, ocp_data); |
1668 | } | |
507605a8 | 1669 | } |
1670 | ||
00a5e360 | 1671 | static void rxdy_gated_en(struct r8152 *tp, bool enable) |
1672 | { | |
1673 | u32 ocp_data; | |
1674 | ||
1675 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_MISC_1); | |
1676 | if (enable) | |
1677 | ocp_data |= RXDY_GATED_EN; | |
1678 | else | |
1679 | ocp_data &= ~RXDY_GATED_EN; | |
1680 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MISC_1, ocp_data); | |
1681 | } | |
1682 | ||
507605a8 | 1683 | static int rtl_enable(struct r8152 *tp) |
1684 | { | |
1685 | u32 ocp_data; | |
1686 | int i, ret; | |
ac718b69 | 1687 | |
1688 | r8152b_reset_packet_filter(tp); | |
1689 | ||
1690 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_CR); | |
1691 | ocp_data |= CR_RE | CR_TE; | |
1692 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, ocp_data); | |
1693 | ||
00a5e360 | 1694 | rxdy_gated_en(tp, false); |
ac718b69 | 1695 | |
ebc2ec48 | 1696 | INIT_LIST_HEAD(&tp->rx_done); |
1697 | ret = 0; | |
1698 | for (i = 0; i < RTL8152_MAX_RX; i++) { | |
1699 | INIT_LIST_HEAD(&tp->rx_info[i].list); | |
1700 | ret |= r8152_submit_rx(tp, &tp->rx_info[i], GFP_KERNEL); | |
1701 | } | |
ac718b69 | 1702 | |
ebc2ec48 | 1703 | return ret; |
ac718b69 | 1704 | } |
1705 | ||
507605a8 | 1706 | static int rtl8152_enable(struct r8152 *tp) |
1707 | { | |
1708 | set_tx_qlen(tp); | |
1709 | rtl_set_eee_plus(tp); | |
1710 | ||
1711 | return rtl_enable(tp); | |
1712 | } | |
1713 | ||
43779f8d | 1714 | static void r8153_set_rx_agg(struct r8152 *tp) |
1715 | { | |
1716 | u8 speed; | |
1717 | ||
1718 | speed = rtl8152_get_speed(tp); | |
1719 | if (speed & _1000bps) { | |
1720 | if (tp->udev->speed == USB_SPEED_SUPER) { | |
1721 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, | |
1722 | RX_THR_SUPPER); | |
1723 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_EARLY_AGG, | |
1724 | EARLY_AGG_SUPPER); | |
1725 | } else { | |
1726 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, | |
1727 | RX_THR_HIGH); | |
1728 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_EARLY_AGG, | |
1729 | EARLY_AGG_HIGH); | |
1730 | } | |
1731 | } else { | |
1732 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, RX_THR_SLOW); | |
1733 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_EARLY_AGG, | |
1734 | EARLY_AGG_SLOW); | |
1735 | } | |
1736 | } | |
1737 | ||
1738 | static int rtl8153_enable(struct r8152 *tp) | |
1739 | { | |
1740 | set_tx_qlen(tp); | |
1741 | rtl_set_eee_plus(tp); | |
1742 | r8153_set_rx_agg(tp); | |
1743 | ||
1744 | return rtl_enable(tp); | |
1745 | } | |
1746 | ||
ac718b69 | 1747 | static void rtl8152_disable(struct r8152 *tp) |
1748 | { | |
ebc2ec48 | 1749 | u32 ocp_data; |
1750 | int i; | |
ac718b69 | 1751 | |
1752 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
1753 | ocp_data &= ~RCR_ACPT_ALL; | |
1754 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
1755 | ||
00a5e360 | 1756 | rtl_drop_queued_tx(tp); |
ebc2ec48 | 1757 | |
1758 | for (i = 0; i < RTL8152_MAX_TX; i++) | |
1759 | usb_kill_urb(tp->tx_info[i].urb); | |
ac718b69 | 1760 | |
00a5e360 | 1761 | rxdy_gated_en(tp, true); |
ac718b69 | 1762 | |
1763 | for (i = 0; i < 1000; i++) { | |
1764 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1765 | if ((ocp_data & FIFO_EMPTY) == FIFO_EMPTY) | |
1766 | break; | |
1767 | mdelay(1); | |
1768 | } | |
1769 | ||
1770 | for (i = 0; i < 1000; i++) { | |
1771 | if (ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0) & TCR0_TX_EMPTY) | |
1772 | break; | |
1773 | mdelay(1); | |
1774 | } | |
1775 | ||
ebc2ec48 | 1776 | for (i = 0; i < RTL8152_MAX_RX; i++) |
1777 | usb_kill_urb(tp->rx_info[i].urb); | |
ac718b69 | 1778 | |
1779 | rtl8152_nic_reset(tp); | |
1780 | } | |
1781 | ||
00a5e360 | 1782 | static void r8152_power_cut_en(struct r8152 *tp, bool enable) |
1783 | { | |
1784 | u32 ocp_data; | |
1785 | ||
1786 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_UPS_CTRL); | |
1787 | if (enable) | |
1788 | ocp_data |= POWER_CUT; | |
1789 | else | |
1790 | ocp_data &= ~POWER_CUT; | |
1791 | ocp_write_word(tp, MCU_TYPE_USB, USB_UPS_CTRL, ocp_data); | |
1792 | ||
1793 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_PM_CTRL_STATUS); | |
1794 | ocp_data &= ~RESUME_INDICATE; | |
1795 | ocp_write_word(tp, MCU_TYPE_USB, USB_PM_CTRL_STATUS, ocp_data); | |
1796 | ||
1797 | } | |
1798 | ||
4349968a | 1799 | static void rtl_clear_bp(struct r8152 *tp) |
1800 | { | |
1801 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_BP_0, 0); | |
1802 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_BP_2, 0); | |
1803 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_BP_4, 0); | |
1804 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_BP_6, 0); | |
1805 | ocp_write_dword(tp, MCU_TYPE_USB, USB_BP_0, 0); | |
1806 | ocp_write_dword(tp, MCU_TYPE_USB, USB_BP_2, 0); | |
1807 | ocp_write_dword(tp, MCU_TYPE_USB, USB_BP_4, 0); | |
1808 | ocp_write_dword(tp, MCU_TYPE_USB, USB_BP_6, 0); | |
1809 | mdelay(3); | |
1810 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_BP_BA, 0); | |
1811 | ocp_write_word(tp, MCU_TYPE_USB, USB_BP_BA, 0); | |
1812 | } | |
1813 | ||
1814 | static void r8153_clear_bp(struct r8152 *tp) | |
1815 | { | |
1816 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_BP_EN, 0); | |
1817 | ocp_write_byte(tp, MCU_TYPE_USB, USB_BP_EN, 0); | |
1818 | rtl_clear_bp(tp); | |
1819 | } | |
1820 | ||
1821 | static void r8153_teredo_off(struct r8152 *tp) | |
1822 | { | |
1823 | u32 ocp_data; | |
1824 | ||
1825 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG); | |
1826 | ocp_data &= ~(TEREDO_SEL | TEREDO_RS_EVENT_MASK | OOB_TEREDO_EN); | |
1827 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG, ocp_data); | |
1828 | ||
1829 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_WDT6_CTRL, WDT6_SET_MODE); | |
1830 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_REALWOW_TIMER, 0); | |
1831 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TEREDO_TIMER, 0); | |
1832 | } | |
1833 | ||
1834 | static void r8152b_disable_aldps(struct r8152 *tp) | |
1835 | { | |
1836 | ocp_reg_write(tp, OCP_ALDPS_CONFIG, ENPDNPS | LINKENA | DIS_SDSAVE); | |
1837 | msleep(20); | |
1838 | } | |
1839 | ||
1840 | static inline void r8152b_enable_aldps(struct r8152 *tp) | |
1841 | { | |
1842 | ocp_reg_write(tp, OCP_ALDPS_CONFIG, ENPWRSAVE | ENPDNPS | | |
1843 | LINKENA | DIS_SDSAVE); | |
1844 | } | |
1845 | ||
1846 | static void r8152b_hw_phy_cfg(struct r8152 *tp) | |
1847 | { | |
f0cbe0ac | 1848 | u16 data; |
1849 | ||
1850 | data = r8152_mdio_read(tp, MII_BMCR); | |
1851 | if (data & BMCR_PDOWN) { | |
1852 | data &= ~BMCR_PDOWN; | |
1853 | r8152_mdio_write(tp, MII_BMCR, data); | |
1854 | } | |
1855 | ||
4349968a | 1856 | r8152b_disable_aldps(tp); |
1857 | } | |
1858 | ||
ac718b69 | 1859 | static void r8152b_exit_oob(struct r8152 *tp) |
1860 | { | |
1861 | u32 ocp_data; | |
1862 | int i; | |
1863 | ||
1864 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
1865 | ocp_data &= ~RCR_ACPT_ALL; | |
1866 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
1867 | ||
00a5e360 | 1868 | rxdy_gated_en(tp, true); |
ac718b69 | 1869 | |
1870 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CRWECR, CRWECR_NORAML); | |
1871 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CR, 0x00); | |
1872 | ||
1873 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1874 | ocp_data &= ~NOW_IS_OOB; | |
1875 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
1876 | ||
1877 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
1878 | ocp_data &= ~MCU_BORW_EN; | |
1879 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
1880 | ||
1881 | for (i = 0; i < 1000; i++) { | |
1882 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1883 | if (ocp_data & LINK_LIST_READY) | |
1884 | break; | |
1885 | mdelay(1); | |
1886 | } | |
1887 | ||
1888 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
1889 | ocp_data |= RE_INIT_LL; | |
1890 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
1891 | ||
1892 | for (i = 0; i < 1000; i++) { | |
1893 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1894 | if (ocp_data & LINK_LIST_READY) | |
1895 | break; | |
1896 | mdelay(1); | |
1897 | } | |
1898 | ||
1899 | rtl8152_nic_reset(tp); | |
1900 | ||
1901 | /* rx share fifo credit full threshold */ | |
1902 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_NORMAL); | |
1903 | ||
1904 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_DEV_STAT); | |
1905 | ocp_data &= STAT_SPEED_MASK; | |
1906 | if (ocp_data == STAT_SPEED_FULL) { | |
1907 | /* rx share fifo credit near full threshold */ | |
1908 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, | |
1909 | RXFIFO_THR2_FULL); | |
1910 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, | |
1911 | RXFIFO_THR3_FULL); | |
1912 | } else { | |
1913 | /* rx share fifo credit near full threshold */ | |
1914 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, | |
1915 | RXFIFO_THR2_HIGH); | |
1916 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, | |
1917 | RXFIFO_THR3_HIGH); | |
1918 | } | |
1919 | ||
1920 | /* TX share fifo free credit full threshold */ | |
1921 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TXFIFO_CTRL, TXFIFO_THR_NORMAL); | |
1922 | ||
1923 | ocp_write_byte(tp, MCU_TYPE_USB, USB_TX_AGG, TX_AGG_MAX_THRESHOLD); | |
8e1f51bd | 1924 | ocp_write_dword(tp, MCU_TYPE_USB, USB_RX_BUF_TH, RX_THR_HIGH); |
ac718b69 | 1925 | ocp_write_dword(tp, MCU_TYPE_USB, USB_TX_DMA, |
1926 | TEST_MODE_DISABLE | TX_SIZE_ADJUST1); | |
1927 | ||
1928 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CPCR); | |
1929 | ocp_data &= ~CPCR_RX_VLAN; | |
1930 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CPCR, ocp_data); | |
1931 | ||
1932 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS); | |
1933 | ||
1934 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0); | |
1935 | ocp_data |= TCR0_AUTO_FIFO; | |
1936 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TCR0, ocp_data); | |
1937 | } | |
1938 | ||
1939 | static void r8152b_enter_oob(struct r8152 *tp) | |
1940 | { | |
45f4a19f | 1941 | u32 ocp_data; |
1942 | int i; | |
ac718b69 | 1943 | |
1944 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1945 | ocp_data &= ~NOW_IS_OOB; | |
1946 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
1947 | ||
1948 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_OOB); | |
1949 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, RXFIFO_THR2_OOB); | |
1950 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, RXFIFO_THR3_OOB); | |
1951 | ||
1952 | rtl8152_disable(tp); | |
1953 | ||
1954 | for (i = 0; i < 1000; i++) { | |
1955 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1956 | if (ocp_data & LINK_LIST_READY) | |
1957 | break; | |
1958 | mdelay(1); | |
1959 | } | |
1960 | ||
1961 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
1962 | ocp_data |= RE_INIT_LL; | |
1963 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
1964 | ||
1965 | for (i = 0; i < 1000; i++) { | |
1966 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1967 | if (ocp_data & LINK_LIST_READY) | |
1968 | break; | |
1969 | mdelay(1); | |
1970 | } | |
1971 | ||
1972 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS); | |
1973 | ||
1974 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL); | |
1975 | ocp_data |= MAGIC_EN; | |
1976 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL, ocp_data); | |
1977 | ||
1978 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CPCR); | |
1979 | ocp_data |= CPCR_RX_VLAN; | |
1980 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CPCR, ocp_data); | |
1981 | ||
1982 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PAL_BDC_CR); | |
1983 | ocp_data |= ALDPS_PROXY_MODE; | |
1984 | ocp_write_word(tp, MCU_TYPE_PLA, PAL_BDC_CR, ocp_data); | |
1985 | ||
1986 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
1987 | ocp_data |= NOW_IS_OOB | DIS_MCU_CLROOB; | |
1988 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
1989 | ||
1990 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CONFIG5, LAN_WAKE_EN); | |
1991 | ||
00a5e360 | 1992 | rxdy_gated_en(tp, false); |
ac718b69 | 1993 | |
1994 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
1995 | ocp_data |= RCR_APM | RCR_AM | RCR_AB; | |
1996 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
1997 | } | |
1998 | ||
43779f8d | 1999 | static void r8153_hw_phy_cfg(struct r8152 *tp) |
2000 | { | |
2001 | u32 ocp_data; | |
2002 | u16 data; | |
2003 | ||
2004 | ocp_reg_write(tp, OCP_ADC_CFG, CKADSEL_L | ADC_EN | EN_EMI_L); | |
f0cbe0ac | 2005 | data = r8152_mdio_read(tp, MII_BMCR); |
2006 | if (data & BMCR_PDOWN) { | |
2007 | data &= ~BMCR_PDOWN; | |
2008 | r8152_mdio_write(tp, MII_BMCR, data); | |
2009 | } | |
43779f8d | 2010 | |
2011 | if (tp->version == RTL_VER_03) { | |
2012 | data = ocp_reg_read(tp, OCP_EEE_CFG); | |
2013 | data &= ~CTAP_SHORT_EN; | |
2014 | ocp_reg_write(tp, OCP_EEE_CFG, data); | |
2015 | } | |
2016 | ||
2017 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2018 | data |= EEE_CLKDIV_EN; | |
2019 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2020 | ||
2021 | data = ocp_reg_read(tp, OCP_DOWN_SPEED); | |
2022 | data |= EN_10M_BGOFF; | |
2023 | ocp_reg_write(tp, OCP_DOWN_SPEED, data); | |
2024 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2025 | data |= EN_10M_PLLOFF; | |
2026 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2027 | data = sram_read(tp, SRAM_IMPEDANCE); | |
2028 | data &= ~RX_DRIVING_MASK; | |
2029 | sram_write(tp, SRAM_IMPEDANCE, data); | |
2030 | ||
2031 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR); | |
2032 | ocp_data |= PFM_PWM_SWITCH; | |
2033 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data); | |
2034 | ||
2035 | data = sram_read(tp, SRAM_LPF_CFG); | |
2036 | data |= LPF_AUTO_TUNE; | |
2037 | sram_write(tp, SRAM_LPF_CFG, data); | |
2038 | ||
2039 | data = sram_read(tp, SRAM_10M_AMP1); | |
2040 | data |= GDAC_IB_UPALL; | |
2041 | sram_write(tp, SRAM_10M_AMP1, data); | |
2042 | data = sram_read(tp, SRAM_10M_AMP2); | |
2043 | data |= AMP_DN; | |
2044 | sram_write(tp, SRAM_10M_AMP2, data); | |
2045 | } | |
2046 | ||
b9702723 | 2047 | static void r8153_u1u2en(struct r8152 *tp, bool enable) |
43779f8d | 2048 | { |
2049 | u8 u1u2[8]; | |
2050 | ||
2051 | if (enable) | |
2052 | memset(u1u2, 0xff, sizeof(u1u2)); | |
2053 | else | |
2054 | memset(u1u2, 0x00, sizeof(u1u2)); | |
2055 | ||
2056 | usb_ocp_write(tp, USB_TOLERANCE, BYTE_EN_SIX_BYTES, sizeof(u1u2), u1u2); | |
2057 | } | |
2058 | ||
b9702723 | 2059 | static void r8153_u2p3en(struct r8152 *tp, bool enable) |
43779f8d | 2060 | { |
2061 | u32 ocp_data; | |
2062 | ||
2063 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_U2P3_CTRL); | |
2064 | if (enable) | |
2065 | ocp_data |= U2P3_ENABLE; | |
2066 | else | |
2067 | ocp_data &= ~U2P3_ENABLE; | |
2068 | ocp_write_word(tp, MCU_TYPE_USB, USB_U2P3_CTRL, ocp_data); | |
2069 | } | |
2070 | ||
b9702723 | 2071 | static void r8153_power_cut_en(struct r8152 *tp, bool enable) |
43779f8d | 2072 | { |
2073 | u32 ocp_data; | |
2074 | ||
2075 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_POWER_CUT); | |
2076 | if (enable) | |
2077 | ocp_data |= PWR_EN | PHASE2_EN; | |
2078 | else | |
2079 | ocp_data &= ~(PWR_EN | PHASE2_EN); | |
2080 | ocp_write_word(tp, MCU_TYPE_USB, USB_POWER_CUT, ocp_data); | |
2081 | ||
2082 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_MISC_0); | |
2083 | ocp_data &= ~PCUT_STATUS; | |
2084 | ocp_write_word(tp, MCU_TYPE_USB, USB_MISC_0, ocp_data); | |
2085 | } | |
2086 | ||
43779f8d | 2087 | static void r8153_first_init(struct r8152 *tp) |
2088 | { | |
2089 | u32 ocp_data; | |
2090 | int i; | |
2091 | ||
00a5e360 | 2092 | rxdy_gated_en(tp, true); |
43779f8d | 2093 | r8153_teredo_off(tp); |
2094 | ||
2095 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
2096 | ocp_data &= ~RCR_ACPT_ALL; | |
2097 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2098 | ||
2099 | r8153_hw_phy_cfg(tp); | |
2100 | ||
2101 | rtl8152_nic_reset(tp); | |
2102 | ||
2103 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2104 | ocp_data &= ~NOW_IS_OOB; | |
2105 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2106 | ||
2107 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2108 | ocp_data &= ~MCU_BORW_EN; | |
2109 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2110 | ||
2111 | for (i = 0; i < 1000; i++) { | |
2112 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2113 | if (ocp_data & LINK_LIST_READY) | |
2114 | break; | |
2115 | mdelay(1); | |
2116 | } | |
2117 | ||
2118 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2119 | ocp_data |= RE_INIT_LL; | |
2120 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2121 | ||
2122 | for (i = 0; i < 1000; i++) { | |
2123 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2124 | if (ocp_data & LINK_LIST_READY) | |
2125 | break; | |
2126 | mdelay(1); | |
2127 | } | |
2128 | ||
2129 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CPCR); | |
2130 | ocp_data &= ~CPCR_RX_VLAN; | |
2131 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CPCR, ocp_data); | |
2132 | ||
2133 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS); | |
2134 | ||
2135 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR0); | |
2136 | ocp_data |= TCR0_AUTO_FIFO; | |
2137 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TCR0, ocp_data); | |
2138 | ||
2139 | rtl8152_nic_reset(tp); | |
2140 | ||
2141 | /* rx share fifo credit full threshold */ | |
2142 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL0, RXFIFO_THR1_NORMAL); | |
2143 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL1, RXFIFO_THR2_NORMAL); | |
2144 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RXFIFO_CTRL2, RXFIFO_THR3_NORMAL); | |
2145 | /* TX share fifo free credit full threshold */ | |
2146 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_TXFIFO_CTRL, TXFIFO_THR_NORMAL2); | |
2147 | ||
9629e3c0 | 2148 | /* rx aggregation */ |
43779f8d | 2149 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_USB_CTRL); |
2150 | ocp_data &= ~RX_AGG_DISABLE; | |
2151 | ocp_write_word(tp, MCU_TYPE_USB, USB_USB_CTRL, ocp_data); | |
2152 | } | |
2153 | ||
2154 | static void r8153_enter_oob(struct r8152 *tp) | |
2155 | { | |
2156 | u32 ocp_data; | |
2157 | int i; | |
2158 | ||
2159 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2160 | ocp_data &= ~NOW_IS_OOB; | |
2161 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2162 | ||
2163 | rtl8152_disable(tp); | |
2164 | ||
2165 | for (i = 0; i < 1000; i++) { | |
2166 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2167 | if (ocp_data & LINK_LIST_READY) | |
2168 | break; | |
2169 | mdelay(1); | |
2170 | } | |
2171 | ||
2172 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7); | |
2173 | ocp_data |= RE_INIT_LL; | |
2174 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_SFF_STS_7, ocp_data); | |
2175 | ||
2176 | for (i = 0; i < 1000; i++) { | |
2177 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2178 | if (ocp_data & LINK_LIST_READY) | |
2179 | break; | |
2180 | mdelay(1); | |
2181 | } | |
2182 | ||
2183 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_RMS, RTL8152_RMS); | |
2184 | ||
2185 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL); | |
2186 | ocp_data |= MAGIC_EN; | |
2187 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CFG_WOL, ocp_data); | |
2188 | ||
2189 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG); | |
2190 | ocp_data &= ~TEREDO_WAKE_MASK; | |
2191 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_TEREDO_CFG, ocp_data); | |
2192 | ||
2193 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_CPCR); | |
2194 | ocp_data |= CPCR_RX_VLAN; | |
2195 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_CPCR, ocp_data); | |
2196 | ||
2197 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PAL_BDC_CR); | |
2198 | ocp_data |= ALDPS_PROXY_MODE; | |
2199 | ocp_write_word(tp, MCU_TYPE_PLA, PAL_BDC_CR, ocp_data); | |
2200 | ||
2201 | ocp_data = ocp_read_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL); | |
2202 | ocp_data |= NOW_IS_OOB | DIS_MCU_CLROOB; | |
2203 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_OOB_CTRL, ocp_data); | |
2204 | ||
2205 | ocp_write_byte(tp, MCU_TYPE_PLA, PLA_CONFIG5, LAN_WAKE_EN); | |
2206 | ||
00a5e360 | 2207 | rxdy_gated_en(tp, false); |
43779f8d | 2208 | |
2209 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_RCR); | |
2210 | ocp_data |= RCR_APM | RCR_AM | RCR_AB; | |
2211 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_RCR, ocp_data); | |
2212 | } | |
2213 | ||
2214 | static void r8153_disable_aldps(struct r8152 *tp) | |
2215 | { | |
2216 | u16 data; | |
2217 | ||
2218 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2219 | data &= ~EN_ALDPS; | |
2220 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2221 | msleep(20); | |
2222 | } | |
2223 | ||
2224 | static void r8153_enable_aldps(struct r8152 *tp) | |
2225 | { | |
2226 | u16 data; | |
2227 | ||
2228 | data = ocp_reg_read(tp, OCP_POWER_CFG); | |
2229 | data |= EN_ALDPS; | |
2230 | ocp_reg_write(tp, OCP_POWER_CFG, data); | |
2231 | } | |
2232 | ||
ac718b69 | 2233 | static int rtl8152_set_speed(struct r8152 *tp, u8 autoneg, u16 speed, u8 duplex) |
2234 | { | |
43779f8d | 2235 | u16 bmcr, anar, gbcr; |
ac718b69 | 2236 | int ret = 0; |
2237 | ||
2238 | cancel_delayed_work_sync(&tp->schedule); | |
2239 | anar = r8152_mdio_read(tp, MII_ADVERTISE); | |
2240 | anar &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL | | |
2241 | ADVERTISE_100HALF | ADVERTISE_100FULL); | |
43779f8d | 2242 | if (tp->mii.supports_gmii) { |
2243 | gbcr = r8152_mdio_read(tp, MII_CTRL1000); | |
2244 | gbcr &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); | |
2245 | } else { | |
2246 | gbcr = 0; | |
2247 | } | |
ac718b69 | 2248 | |
2249 | if (autoneg == AUTONEG_DISABLE) { | |
2250 | if (speed == SPEED_10) { | |
2251 | bmcr = 0; | |
2252 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2253 | } else if (speed == SPEED_100) { | |
2254 | bmcr = BMCR_SPEED100; | |
2255 | anar |= ADVERTISE_100HALF | ADVERTISE_100FULL; | |
43779f8d | 2256 | } else if (speed == SPEED_1000 && tp->mii.supports_gmii) { |
2257 | bmcr = BMCR_SPEED1000; | |
2258 | gbcr |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; | |
ac718b69 | 2259 | } else { |
2260 | ret = -EINVAL; | |
2261 | goto out; | |
2262 | } | |
2263 | ||
2264 | if (duplex == DUPLEX_FULL) | |
2265 | bmcr |= BMCR_FULLDPLX; | |
2266 | } else { | |
2267 | if (speed == SPEED_10) { | |
2268 | if (duplex == DUPLEX_FULL) | |
2269 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2270 | else | |
2271 | anar |= ADVERTISE_10HALF; | |
2272 | } else if (speed == SPEED_100) { | |
2273 | if (duplex == DUPLEX_FULL) { | |
2274 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2275 | anar |= ADVERTISE_100HALF | ADVERTISE_100FULL; | |
2276 | } else { | |
2277 | anar |= ADVERTISE_10HALF; | |
2278 | anar |= ADVERTISE_100HALF; | |
2279 | } | |
43779f8d | 2280 | } else if (speed == SPEED_1000 && tp->mii.supports_gmii) { |
2281 | if (duplex == DUPLEX_FULL) { | |
2282 | anar |= ADVERTISE_10HALF | ADVERTISE_10FULL; | |
2283 | anar |= ADVERTISE_100HALF | ADVERTISE_100FULL; | |
2284 | gbcr |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; | |
2285 | } else { | |
2286 | anar |= ADVERTISE_10HALF; | |
2287 | anar |= ADVERTISE_100HALF; | |
2288 | gbcr |= ADVERTISE_1000HALF; | |
2289 | } | |
ac718b69 | 2290 | } else { |
2291 | ret = -EINVAL; | |
2292 | goto out; | |
2293 | } | |
2294 | ||
2295 | bmcr = BMCR_ANENABLE | BMCR_ANRESTART; | |
2296 | } | |
2297 | ||
43779f8d | 2298 | if (tp->mii.supports_gmii) |
2299 | r8152_mdio_write(tp, MII_CTRL1000, gbcr); | |
2300 | ||
ac718b69 | 2301 | r8152_mdio_write(tp, MII_ADVERTISE, anar); |
2302 | r8152_mdio_write(tp, MII_BMCR, bmcr); | |
2303 | ||
2304 | out: | |
ac718b69 | 2305 | |
2306 | return ret; | |
2307 | } | |
2308 | ||
2309 | static void rtl8152_down(struct r8152 *tp) | |
2310 | { | |
00a5e360 | 2311 | r8152_power_cut_en(tp, false); |
ac718b69 | 2312 | r8152b_disable_aldps(tp); |
2313 | r8152b_enter_oob(tp); | |
2314 | r8152b_enable_aldps(tp); | |
2315 | } | |
2316 | ||
43779f8d | 2317 | static void rtl8153_down(struct r8152 *tp) |
2318 | { | |
b9702723 | 2319 | r8153_u1u2en(tp, false); |
2320 | r8153_power_cut_en(tp, false); | |
43779f8d | 2321 | r8153_disable_aldps(tp); |
2322 | r8153_enter_oob(tp); | |
2323 | r8153_enable_aldps(tp); | |
2324 | } | |
2325 | ||
ac718b69 | 2326 | static void set_carrier(struct r8152 *tp) |
2327 | { | |
2328 | struct net_device *netdev = tp->netdev; | |
2329 | u8 speed; | |
2330 | ||
40a82917 | 2331 | clear_bit(RTL8152_LINK_CHG, &tp->flags); |
ac718b69 | 2332 | speed = rtl8152_get_speed(tp); |
2333 | ||
2334 | if (speed & LINK_STATUS) { | |
2335 | if (!(tp->speed & LINK_STATUS)) { | |
c81229c9 | 2336 | tp->rtl_ops.enable(tp); |
ac718b69 | 2337 | set_bit(RTL8152_SET_RX_MODE, &tp->flags); |
2338 | netif_carrier_on(netdev); | |
2339 | } | |
2340 | } else { | |
2341 | if (tp->speed & LINK_STATUS) { | |
2342 | netif_carrier_off(netdev); | |
ebc2ec48 | 2343 | tasklet_disable(&tp->tl); |
c81229c9 | 2344 | tp->rtl_ops.disable(tp); |
ebc2ec48 | 2345 | tasklet_enable(&tp->tl); |
ac718b69 | 2346 | } |
2347 | } | |
2348 | tp->speed = speed; | |
2349 | } | |
2350 | ||
2351 | static void rtl_work_func_t(struct work_struct *work) | |
2352 | { | |
2353 | struct r8152 *tp = container_of(work, struct r8152, schedule.work); | |
2354 | ||
2355 | if (!test_bit(WORK_ENABLE, &tp->flags)) | |
2356 | goto out1; | |
2357 | ||
2358 | if (test_bit(RTL8152_UNPLUG, &tp->flags)) | |
2359 | goto out1; | |
2360 | ||
40a82917 | 2361 | if (test_bit(RTL8152_LINK_CHG, &tp->flags)) |
2362 | set_carrier(tp); | |
ac718b69 | 2363 | |
2364 | if (test_bit(RTL8152_SET_RX_MODE, &tp->flags)) | |
2365 | _rtl8152_set_rx_mode(tp->netdev); | |
2366 | ||
ac718b69 | 2367 | out1: |
2368 | return; | |
2369 | } | |
2370 | ||
2371 | static int rtl8152_open(struct net_device *netdev) | |
2372 | { | |
2373 | struct r8152 *tp = netdev_priv(netdev); | |
2374 | int res = 0; | |
2375 | ||
3d55f44f | 2376 | rtl8152_set_speed(tp, AUTONEG_ENABLE, |
2377 | tp->mii.supports_gmii ? SPEED_1000 : SPEED_100, | |
2378 | DUPLEX_FULL); | |
2379 | tp->speed = 0; | |
2380 | netif_carrier_off(netdev); | |
2381 | netif_start_queue(netdev); | |
2382 | set_bit(WORK_ENABLE, &tp->flags); | |
40a82917 | 2383 | res = usb_submit_urb(tp->intr_urb, GFP_KERNEL); |
2384 | if (res) { | |
2385 | if (res == -ENODEV) | |
2386 | netif_device_detach(tp->netdev); | |
4a8deae2 HW |
2387 | netif_warn(tp, ifup, netdev, "intr_urb submit failed: %d\n", |
2388 | res); | |
ac718b69 | 2389 | } |
2390 | ||
ac718b69 | 2391 | |
2392 | return res; | |
2393 | } | |
2394 | ||
2395 | static int rtl8152_close(struct net_device *netdev) | |
2396 | { | |
2397 | struct r8152 *tp = netdev_priv(netdev); | |
2398 | int res = 0; | |
2399 | ||
2400 | clear_bit(WORK_ENABLE, &tp->flags); | |
3d55f44f | 2401 | usb_kill_urb(tp->intr_urb); |
ac718b69 | 2402 | cancel_delayed_work_sync(&tp->schedule); |
2403 | netif_stop_queue(netdev); | |
ebc2ec48 | 2404 | tasklet_disable(&tp->tl); |
c81229c9 | 2405 | tp->rtl_ops.disable(tp); |
ebc2ec48 | 2406 | tasklet_enable(&tp->tl); |
ac718b69 | 2407 | |
2408 | return res; | |
2409 | } | |
2410 | ||
ac718b69 | 2411 | static void r8152b_enable_eee(struct r8152 *tp) |
2412 | { | |
45f4a19f | 2413 | u32 ocp_data; |
ac718b69 | 2414 | |
2415 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR); | |
2416 | ocp_data |= EEE_RX_EN | EEE_TX_EN; | |
2417 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEE_CR, ocp_data); | |
2418 | ocp_reg_write(tp, OCP_EEE_CONFIG1, RG_TXLPI_MSK_HFDUP | RG_MATCLR_EN | | |
2419 | EEE_10_CAP | EEE_NWAY_EN | | |
2420 | TX_QUIET_EN | RX_QUIET_EN | | |
2421 | SDRISETIME | RG_RXLPI_MSK_HFDUP | | |
2422 | SDFALLTIME); | |
2423 | ocp_reg_write(tp, OCP_EEE_CONFIG2, RG_LPIHYS_NUM | RG_DACQUIET_EN | | |
2424 | RG_LDVQUIET_EN | RG_CKRSEL | | |
2425 | RG_EEEPRG_EN); | |
2426 | ocp_reg_write(tp, OCP_EEE_CONFIG3, FST_SNR_EYE_R | RG_LFS_SEL | MSK_PH); | |
2427 | ocp_reg_write(tp, OCP_EEE_AR, FUN_ADDR | DEVICE_ADDR); | |
2428 | ocp_reg_write(tp, OCP_EEE_DATA, EEE_ADDR); | |
2429 | ocp_reg_write(tp, OCP_EEE_AR, FUN_DATA | DEVICE_ADDR); | |
2430 | ocp_reg_write(tp, OCP_EEE_DATA, EEE_DATA); | |
2431 | ocp_reg_write(tp, OCP_EEE_AR, 0x0000); | |
2432 | } | |
2433 | ||
43779f8d | 2434 | static void r8153_enable_eee(struct r8152 *tp) |
2435 | { | |
2436 | u32 ocp_data; | |
2437 | u16 data; | |
2438 | ||
2439 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_EEE_CR); | |
2440 | ocp_data |= EEE_RX_EN | EEE_TX_EN; | |
2441 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_EEE_CR, ocp_data); | |
2442 | data = ocp_reg_read(tp, OCP_EEE_CFG); | |
2443 | data |= EEE10_EN; | |
2444 | ocp_reg_write(tp, OCP_EEE_CFG, data); | |
2445 | data = ocp_reg_read(tp, OCP_EEE_CFG2); | |
2446 | data |= MY1000_EEE | MY100_EEE; | |
2447 | ocp_reg_write(tp, OCP_EEE_CFG2, data); | |
2448 | } | |
2449 | ||
ac718b69 | 2450 | static void r8152b_enable_fc(struct r8152 *tp) |
2451 | { | |
2452 | u16 anar; | |
2453 | ||
2454 | anar = r8152_mdio_read(tp, MII_ADVERTISE); | |
2455 | anar |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; | |
2456 | r8152_mdio_write(tp, MII_ADVERTISE, anar); | |
2457 | } | |
2458 | ||
ac718b69 | 2459 | static void r8152b_init(struct r8152 *tp) |
2460 | { | |
ebc2ec48 | 2461 | u32 ocp_data; |
2462 | int i; | |
ac718b69 | 2463 | |
2464 | rtl_clear_bp(tp); | |
2465 | ||
2466 | if (tp->version == RTL_VER_01) { | |
2467 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE); | |
2468 | ocp_data &= ~LED_MODE_MASK; | |
2469 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE, ocp_data); | |
2470 | } | |
2471 | ||
2472 | r8152b_hw_phy_cfg(tp); | |
2473 | ||
00a5e360 | 2474 | r8152_power_cut_en(tp, false); |
ac718b69 | 2475 | |
ac718b69 | 2476 | |
2477 | r8152b_exit_oob(tp); | |
2478 | ||
2479 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR); | |
2480 | ocp_data |= TX_10M_IDLE_EN | PFM_PWM_SWITCH; | |
2481 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_PHY_PWR, ocp_data); | |
2482 | ocp_data = ocp_read_dword(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL); | |
2483 | ocp_data &= ~MCU_CLK_RATIO_MASK; | |
2484 | ocp_data |= MCU_CLK_RATIO | D3_CLK_GATED_EN; | |
2485 | ocp_write_dword(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL, ocp_data); | |
2486 | ocp_data = GPHY_STS_MSK | SPEED_DOWN_MSK | | |
2487 | SPDWN_RXDV_MSK | SPDWN_LINKCHG_MSK; | |
2488 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_GPHY_INTR_IMR, ocp_data); | |
2489 | ||
2490 | r8152b_enable_eee(tp); | |
2491 | r8152b_enable_aldps(tp); | |
2492 | r8152b_enable_fc(tp); | |
2493 | ||
2494 | r8152_mdio_write(tp, MII_BMCR, BMCR_RESET | BMCR_ANENABLE | | |
2495 | BMCR_ANRESTART); | |
2496 | for (i = 0; i < 100; i++) { | |
2497 | udelay(100); | |
2498 | if (!(r8152_mdio_read(tp, MII_BMCR) & BMCR_RESET)) | |
2499 | break; | |
2500 | } | |
2501 | ||
ebc2ec48 | 2502 | /* enable rx aggregation */ |
ac718b69 | 2503 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_USB_CTRL); |
ebc2ec48 | 2504 | ocp_data &= ~RX_AGG_DISABLE; |
ac718b69 | 2505 | ocp_write_word(tp, MCU_TYPE_USB, USB_USB_CTRL, ocp_data); |
2506 | } | |
2507 | ||
43779f8d | 2508 | static void r8153_init(struct r8152 *tp) |
2509 | { | |
2510 | u32 ocp_data; | |
2511 | int i; | |
2512 | ||
b9702723 | 2513 | r8153_u1u2en(tp, false); |
43779f8d | 2514 | |
2515 | for (i = 0; i < 500; i++) { | |
2516 | if (ocp_read_word(tp, MCU_TYPE_PLA, PLA_BOOT_CTRL) & | |
2517 | AUTOLOAD_DONE) | |
2518 | break; | |
2519 | msleep(20); | |
2520 | } | |
2521 | ||
2522 | for (i = 0; i < 500; i++) { | |
2523 | ocp_data = ocp_reg_read(tp, OCP_PHY_STATUS) & PHY_STAT_MASK; | |
2524 | if (ocp_data == PHY_STAT_LAN_ON || ocp_data == PHY_STAT_PWRDN) | |
2525 | break; | |
2526 | msleep(20); | |
2527 | } | |
2528 | ||
b9702723 | 2529 | r8153_u2p3en(tp, false); |
43779f8d | 2530 | |
2531 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_WDT11_CTRL); | |
2532 | ocp_data &= ~TIMER11_EN; | |
2533 | ocp_write_word(tp, MCU_TYPE_USB, USB_WDT11_CTRL, ocp_data); | |
2534 | ||
2535 | r8153_clear_bp(tp); | |
2536 | ||
2537 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE); | |
2538 | ocp_data &= ~LED_MODE_MASK; | |
2539 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_LED_FEATURE, ocp_data); | |
2540 | ||
2541 | ocp_data = ocp_read_byte(tp, MCU_TYPE_USB, USB_LPM_CTRL); | |
2542 | ocp_data &= ~LPM_TIMER_MASK; | |
2543 | if (tp->udev->speed == USB_SPEED_SUPER) | |
2544 | ocp_data |= LPM_TIMER_500US; | |
2545 | else | |
2546 | ocp_data |= LPM_TIMER_500MS; | |
2547 | ocp_write_byte(tp, MCU_TYPE_USB, USB_LPM_CTRL, ocp_data); | |
2548 | ||
2549 | ocp_data = ocp_read_word(tp, MCU_TYPE_USB, USB_AFE_CTRL2); | |
2550 | ocp_data &= ~SEN_VAL_MASK; | |
2551 | ocp_data |= SEN_VAL_NORMAL | SEL_RXIDLE; | |
2552 | ocp_write_word(tp, MCU_TYPE_USB, USB_AFE_CTRL2, ocp_data); | |
2553 | ||
b9702723 | 2554 | r8153_power_cut_en(tp, false); |
2555 | r8153_u1u2en(tp, true); | |
43779f8d | 2556 | |
2557 | r8153_first_init(tp); | |
2558 | ||
2559 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL, ALDPS_SPDWN_RATIO); | |
2560 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL2, EEE_SPDWN_RATIO); | |
2561 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL3, | |
2562 | PKT_AVAIL_SPDWN_EN | SUSPEND_SPDWN_EN | | |
2563 | U1U2_SPDWN_EN | L1_SPDWN_EN); | |
2564 | ocp_write_word(tp, MCU_TYPE_PLA, PLA_MAC_PWR_CTRL4, | |
2565 | PWRSAVE_SPDWN_EN | RXDV_SPDWN_EN | TX10MIDLE_EN | | |
2566 | TP100_SPDWN_EN | TP500_SPDWN_EN | TP1000_SPDWN_EN | | |
2567 | EEE_SPDWN_EN); | |
2568 | ||
2569 | r8153_enable_eee(tp); | |
2570 | r8153_enable_aldps(tp); | |
2571 | r8152b_enable_fc(tp); | |
2572 | ||
2573 | r8152_mdio_write(tp, MII_BMCR, BMCR_RESET | BMCR_ANENABLE | | |
2574 | BMCR_ANRESTART); | |
2575 | } | |
2576 | ||
ac718b69 | 2577 | static int rtl8152_suspend(struct usb_interface *intf, pm_message_t message) |
2578 | { | |
2579 | struct r8152 *tp = usb_get_intfdata(intf); | |
2580 | ||
2581 | netif_device_detach(tp->netdev); | |
2582 | ||
2583 | if (netif_running(tp->netdev)) { | |
2584 | clear_bit(WORK_ENABLE, &tp->flags); | |
40a82917 | 2585 | usb_kill_urb(tp->intr_urb); |
ac718b69 | 2586 | cancel_delayed_work_sync(&tp->schedule); |
ebc2ec48 | 2587 | tasklet_disable(&tp->tl); |
ac718b69 | 2588 | } |
2589 | ||
c81229c9 | 2590 | tp->rtl_ops.down(tp); |
ac718b69 | 2591 | |
2592 | return 0; | |
2593 | } | |
2594 | ||
2595 | static int rtl8152_resume(struct usb_interface *intf) | |
2596 | { | |
2597 | struct r8152 *tp = usb_get_intfdata(intf); | |
2598 | ||
c81229c9 | 2599 | tp->rtl_ops.init(tp); |
ac718b69 | 2600 | netif_device_attach(tp->netdev); |
2601 | if (netif_running(tp->netdev)) { | |
43779f8d | 2602 | rtl8152_set_speed(tp, AUTONEG_ENABLE, |
2603 | tp->mii.supports_gmii ? SPEED_1000 : SPEED_100, | |
2604 | DUPLEX_FULL); | |
40a82917 | 2605 | tp->speed = 0; |
2606 | netif_carrier_off(tp->netdev); | |
ac718b69 | 2607 | set_bit(WORK_ENABLE, &tp->flags); |
40a82917 | 2608 | usb_submit_urb(tp->intr_urb, GFP_KERNEL); |
ebc2ec48 | 2609 | tasklet_enable(&tp->tl); |
ac718b69 | 2610 | } |
2611 | ||
2612 | return 0; | |
2613 | } | |
2614 | ||
2615 | static void rtl8152_get_drvinfo(struct net_device *netdev, | |
2616 | struct ethtool_drvinfo *info) | |
2617 | { | |
2618 | struct r8152 *tp = netdev_priv(netdev); | |
2619 | ||
2620 | strncpy(info->driver, MODULENAME, ETHTOOL_BUSINFO_LEN); | |
2621 | strncpy(info->version, DRIVER_VERSION, ETHTOOL_BUSINFO_LEN); | |
2622 | usb_make_path(tp->udev, info->bus_info, sizeof(info->bus_info)); | |
2623 | } | |
2624 | ||
2625 | static | |
2626 | int rtl8152_get_settings(struct net_device *netdev, struct ethtool_cmd *cmd) | |
2627 | { | |
2628 | struct r8152 *tp = netdev_priv(netdev); | |
2629 | ||
2630 | if (!tp->mii.mdio_read) | |
2631 | return -EOPNOTSUPP; | |
2632 | ||
2633 | return mii_ethtool_gset(&tp->mii, cmd); | |
2634 | } | |
2635 | ||
2636 | static int rtl8152_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) | |
2637 | { | |
2638 | struct r8152 *tp = netdev_priv(dev); | |
2639 | ||
2640 | return rtl8152_set_speed(tp, cmd->autoneg, cmd->speed, cmd->duplex); | |
2641 | } | |
2642 | ||
2643 | static struct ethtool_ops ops = { | |
2644 | .get_drvinfo = rtl8152_get_drvinfo, | |
2645 | .get_settings = rtl8152_get_settings, | |
2646 | .set_settings = rtl8152_set_settings, | |
2647 | .get_link = ethtool_op_get_link, | |
2648 | }; | |
2649 | ||
2650 | static int rtl8152_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd) | |
2651 | { | |
2652 | struct r8152 *tp = netdev_priv(netdev); | |
2653 | struct mii_ioctl_data *data = if_mii(rq); | |
2654 | int res = 0; | |
2655 | ||
2656 | switch (cmd) { | |
2657 | case SIOCGMIIPHY: | |
2658 | data->phy_id = R8152_PHY_ID; /* Internal PHY */ | |
2659 | break; | |
2660 | ||
2661 | case SIOCGMIIREG: | |
2662 | data->val_out = r8152_mdio_read(tp, data->reg_num); | |
2663 | break; | |
2664 | ||
2665 | case SIOCSMIIREG: | |
2666 | if (!capable(CAP_NET_ADMIN)) { | |
2667 | res = -EPERM; | |
2668 | break; | |
2669 | } | |
2670 | r8152_mdio_write(tp, data->reg_num, data->val_in); | |
2671 | break; | |
2672 | ||
2673 | default: | |
2674 | res = -EOPNOTSUPP; | |
2675 | } | |
2676 | ||
2677 | return res; | |
2678 | } | |
2679 | ||
2680 | static const struct net_device_ops rtl8152_netdev_ops = { | |
2681 | .ndo_open = rtl8152_open, | |
2682 | .ndo_stop = rtl8152_close, | |
2683 | .ndo_do_ioctl = rtl8152_ioctl, | |
2684 | .ndo_start_xmit = rtl8152_start_xmit, | |
2685 | .ndo_tx_timeout = rtl8152_tx_timeout, | |
2686 | .ndo_set_rx_mode = rtl8152_set_rx_mode, | |
2687 | .ndo_set_mac_address = rtl8152_set_mac_address, | |
2688 | ||
2689 | .ndo_change_mtu = eth_change_mtu, | |
2690 | .ndo_validate_addr = eth_validate_addr, | |
2691 | }; | |
2692 | ||
2693 | static void r8152b_get_version(struct r8152 *tp) | |
2694 | { | |
2695 | u32 ocp_data; | |
2696 | u16 version; | |
2697 | ||
2698 | ocp_data = ocp_read_word(tp, MCU_TYPE_PLA, PLA_TCR1); | |
2699 | version = (u16)(ocp_data & VERSION_MASK); | |
2700 | ||
2701 | switch (version) { | |
2702 | case 0x4c00: | |
2703 | tp->version = RTL_VER_01; | |
2704 | break; | |
2705 | case 0x4c10: | |
2706 | tp->version = RTL_VER_02; | |
2707 | break; | |
43779f8d | 2708 | case 0x5c00: |
2709 | tp->version = RTL_VER_03; | |
2710 | tp->mii.supports_gmii = 1; | |
2711 | break; | |
2712 | case 0x5c10: | |
2713 | tp->version = RTL_VER_04; | |
2714 | tp->mii.supports_gmii = 1; | |
2715 | break; | |
2716 | case 0x5c20: | |
2717 | tp->version = RTL_VER_05; | |
2718 | tp->mii.supports_gmii = 1; | |
2719 | break; | |
ac718b69 | 2720 | default: |
2721 | netif_info(tp, probe, tp->netdev, | |
2722 | "Unknown version 0x%04x\n", version); | |
2723 | break; | |
2724 | } | |
2725 | } | |
2726 | ||
e3fe0b1a | 2727 | static void rtl8152_unload(struct r8152 *tp) |
2728 | { | |
00a5e360 | 2729 | if (tp->version != RTL_VER_01) |
2730 | r8152_power_cut_en(tp, true); | |
e3fe0b1a | 2731 | } |
2732 | ||
43779f8d | 2733 | static void rtl8153_unload(struct r8152 *tp) |
2734 | { | |
b9702723 | 2735 | r8153_power_cut_en(tp, true); |
43779f8d | 2736 | } |
2737 | ||
31ca1dec | 2738 | static int rtl_ops_init(struct r8152 *tp, const struct usb_device_id *id) |
c81229c9 | 2739 | { |
2740 | struct rtl_ops *ops = &tp->rtl_ops; | |
31ca1dec | 2741 | int ret = -ENODEV; |
c81229c9 | 2742 | |
2743 | switch (id->idVendor) { | |
2744 | case VENDOR_ID_REALTEK: | |
2745 | switch (id->idProduct) { | |
2746 | case PRODUCT_ID_RTL8152: | |
2747 | ops->init = r8152b_init; | |
2748 | ops->enable = rtl8152_enable; | |
2749 | ops->disable = rtl8152_disable; | |
2750 | ops->down = rtl8152_down; | |
2751 | ops->unload = rtl8152_unload; | |
31ca1dec | 2752 | ret = 0; |
c81229c9 | 2753 | break; |
43779f8d | 2754 | case PRODUCT_ID_RTL8153: |
2755 | ops->init = r8153_init; | |
2756 | ops->enable = rtl8153_enable; | |
2757 | ops->disable = rtl8152_disable; | |
2758 | ops->down = rtl8153_down; | |
2759 | ops->unload = rtl8153_unload; | |
31ca1dec | 2760 | ret = 0; |
43779f8d | 2761 | break; |
2762 | default: | |
43779f8d | 2763 | break; |
2764 | } | |
2765 | break; | |
2766 | ||
2767 | case VENDOR_ID_SAMSUNG: | |
2768 | switch (id->idProduct) { | |
2769 | case PRODUCT_ID_SAMSUNG: | |
2770 | ops->init = r8153_init; | |
2771 | ops->enable = rtl8153_enable; | |
2772 | ops->disable = rtl8152_disable; | |
2773 | ops->down = rtl8153_down; | |
2774 | ops->unload = rtl8153_unload; | |
31ca1dec | 2775 | ret = 0; |
43779f8d | 2776 | break; |
c81229c9 | 2777 | default: |
c81229c9 | 2778 | break; |
2779 | } | |
2780 | break; | |
2781 | ||
2782 | default: | |
c81229c9 | 2783 | break; |
2784 | } | |
2785 | ||
31ca1dec | 2786 | if (ret) |
2787 | netif_err(tp, probe, tp->netdev, "Unknown Device\n"); | |
2788 | ||
c81229c9 | 2789 | return ret; |
2790 | } | |
2791 | ||
ac718b69 | 2792 | static int rtl8152_probe(struct usb_interface *intf, |
2793 | const struct usb_device_id *id) | |
2794 | { | |
2795 | struct usb_device *udev = interface_to_usbdev(intf); | |
2796 | struct r8152 *tp; | |
2797 | struct net_device *netdev; | |
ebc2ec48 | 2798 | int ret; |
ac718b69 | 2799 | |
ac718b69 | 2800 | netdev = alloc_etherdev(sizeof(struct r8152)); |
2801 | if (!netdev) { | |
4a8deae2 | 2802 | dev_err(&intf->dev, "Out of memory\n"); |
ac718b69 | 2803 | return -ENOMEM; |
2804 | } | |
2805 | ||
ebc2ec48 | 2806 | SET_NETDEV_DEV(netdev, &intf->dev); |
ac718b69 | 2807 | tp = netdev_priv(netdev); |
2808 | tp->msg_enable = 0x7FFF; | |
2809 | ||
e3ad412a | 2810 | tp->udev = udev; |
2811 | tp->netdev = netdev; | |
2812 | tp->intf = intf; | |
2813 | ||
31ca1dec | 2814 | ret = rtl_ops_init(tp, id); |
2815 | if (ret) | |
2816 | goto out; | |
c81229c9 | 2817 | |
ebc2ec48 | 2818 | tasklet_init(&tp->tl, bottom_half, (unsigned long)tp); |
ac718b69 | 2819 | INIT_DELAYED_WORK(&tp->schedule, rtl_work_func_t); |
2820 | ||
ac718b69 | 2821 | netdev->netdev_ops = &rtl8152_netdev_ops; |
2822 | netdev->watchdog_timeo = RTL8152_TX_TIMEOUT; | |
5bd23881 | 2823 | |
2824 | netdev->features |= NETIF_F_IP_CSUM; | |
2825 | netdev->hw_features = NETIF_F_IP_CSUM; | |
ac718b69 | 2826 | SET_ETHTOOL_OPS(netdev, &ops); |
ac718b69 | 2827 | |
2828 | tp->mii.dev = netdev; | |
2829 | tp->mii.mdio_read = read_mii_word; | |
2830 | tp->mii.mdio_write = write_mii_word; | |
2831 | tp->mii.phy_id_mask = 0x3f; | |
2832 | tp->mii.reg_num_mask = 0x1f; | |
2833 | tp->mii.phy_id = R8152_PHY_ID; | |
2834 | tp->mii.supports_gmii = 0; | |
2835 | ||
2836 | r8152b_get_version(tp); | |
c81229c9 | 2837 | tp->rtl_ops.init(tp); |
ac718b69 | 2838 | set_ethernet_addr(tp); |
2839 | ||
ebc2ec48 | 2840 | ret = alloc_all_mem(tp); |
2841 | if (ret) | |
ac718b69 | 2842 | goto out; |
ac718b69 | 2843 | |
2844 | usb_set_intfdata(intf, tp); | |
ac718b69 | 2845 | |
ebc2ec48 | 2846 | ret = register_netdev(netdev); |
2847 | if (ret != 0) { | |
4a8deae2 | 2848 | netif_err(tp, probe, netdev, "couldn't register the device\n"); |
ebc2ec48 | 2849 | goto out1; |
ac718b69 | 2850 | } |
2851 | ||
4a8deae2 | 2852 | netif_info(tp, probe, netdev, "%s\n", DRIVER_VERSION); |
ac718b69 | 2853 | |
2854 | return 0; | |
2855 | ||
ac718b69 | 2856 | out1: |
ebc2ec48 | 2857 | usb_set_intfdata(intf, NULL); |
ac718b69 | 2858 | out: |
2859 | free_netdev(netdev); | |
ebc2ec48 | 2860 | return ret; |
ac718b69 | 2861 | } |
2862 | ||
ac718b69 | 2863 | static void rtl8152_disconnect(struct usb_interface *intf) |
2864 | { | |
2865 | struct r8152 *tp = usb_get_intfdata(intf); | |
2866 | ||
2867 | usb_set_intfdata(intf, NULL); | |
2868 | if (tp) { | |
2869 | set_bit(RTL8152_UNPLUG, &tp->flags); | |
2870 | tasklet_kill(&tp->tl); | |
2871 | unregister_netdev(tp->netdev); | |
c81229c9 | 2872 | tp->rtl_ops.unload(tp); |
ebc2ec48 | 2873 | free_all_mem(tp); |
ac718b69 | 2874 | free_netdev(tp->netdev); |
2875 | } | |
2876 | } | |
2877 | ||
2878 | /* table of devices that work with this driver */ | |
2879 | static struct usb_device_id rtl8152_table[] = { | |
c7de7dec | 2880 | {REALTEK_USB_DEVICE(VENDOR_ID_REALTEK, PRODUCT_ID_RTL8152)}, |
2881 | {REALTEK_USB_DEVICE(VENDOR_ID_REALTEK, PRODUCT_ID_RTL8153)}, | |
2882 | {REALTEK_USB_DEVICE(VENDOR_ID_SAMSUNG, PRODUCT_ID_SAMSUNG)}, | |
ac718b69 | 2883 | {} |
2884 | }; | |
2885 | ||
2886 | MODULE_DEVICE_TABLE(usb, rtl8152_table); | |
2887 | ||
2888 | static struct usb_driver rtl8152_driver = { | |
2889 | .name = MODULENAME, | |
ebc2ec48 | 2890 | .id_table = rtl8152_table, |
ac718b69 | 2891 | .probe = rtl8152_probe, |
2892 | .disconnect = rtl8152_disconnect, | |
ac718b69 | 2893 | .suspend = rtl8152_suspend, |
ebc2ec48 | 2894 | .resume = rtl8152_resume, |
2895 | .reset_resume = rtl8152_resume, | |
ac718b69 | 2896 | }; |
2897 | ||
b4236daa | 2898 | module_usb_driver(rtl8152_driver); |
ac718b69 | 2899 | |
2900 | MODULE_AUTHOR(DRIVER_AUTHOR); | |
2901 | MODULE_DESCRIPTION(DRIVER_DESC); | |
2902 | MODULE_LICENSE("GPL"); |