]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/net/via-velocity.c
Remove unused zero-copy code from velocity NIC driver.
[mirror_ubuntu-bionic-kernel.git] / drivers / net / via-velocity.c
CommitLineData
1da177e4
LT
1/*
2 * This code is derived from the VIA reference driver (copyright message
3 * below) provided to Red Hat by VIA Networking Technologies, Inc. for
4 * addition to the Linux kernel.
5 *
6 * The code has been merged into one source file, cleaned up to follow
7 * Linux coding style, ported to the Linux 2.6 kernel tree and cleaned
8 * for 64bit hardware platforms.
9 *
10 * TODO
1da177e4
LT
11 * rx_copybreak/alignment
12 * Scatter gather
13 * More testing
14 *
113aa838 15 * The changes are (c) Copyright 2004, Red Hat Inc. <alan@lxorguk.ukuu.org.uk>
1da177e4
LT
16 * Additional fixes and clean up: Francois Romieu
17 *
18 * This source has not been verified for use in safety critical systems.
19 *
20 * Please direct queries about the revamped driver to the linux-kernel
21 * list not VIA.
22 *
23 * Original code:
24 *
25 * Copyright (c) 1996, 2003 VIA Networking Technologies, Inc.
26 * All rights reserved.
27 *
28 * This software may be redistributed and/or modified under
29 * the terms of the GNU General Public License as published by the Free
30 * Software Foundation; either version 2 of the License, or
31 * any later version.
32 *
33 * This program is distributed in the hope that it will be useful, but
34 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
35 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
36 * for more details.
37 *
38 * Author: Chuang Liang-Shing, AJ Jiang
39 *
40 * Date: Jan 24, 2003
41 *
42 * MODULE_LICENSE("GPL");
43 *
44 */
45
46
47#include <linux/module.h>
48#include <linux/types.h>
1da177e4
LT
49#include <linux/init.h>
50#include <linux/mm.h>
51#include <linux/errno.h>
52#include <linux/ioport.h>
53#include <linux/pci.h>
54#include <linux/kernel.h>
55#include <linux/netdevice.h>
56#include <linux/etherdevice.h>
57#include <linux/skbuff.h>
58#include <linux/delay.h>
59#include <linux/timer.h>
60#include <linux/slab.h>
61#include <linux/interrupt.h>
1da177e4
LT
62#include <linux/string.h>
63#include <linux/wait.h>
64#include <asm/io.h>
65#include <linux/if.h>
1da177e4
LT
66#include <asm/uaccess.h>
67#include <linux/proc_fs.h>
68#include <linux/inetdevice.h>
69#include <linux/reboot.h>
70#include <linux/ethtool.h>
71#include <linux/mii.h>
72#include <linux/in.h>
73#include <linux/if_arp.h>
501e4d24 74#include <linux/if_vlan.h>
1da177e4
LT
75#include <linux/ip.h>
76#include <linux/tcp.h>
77#include <linux/udp.h>
78#include <linux/crc-ccitt.h>
79#include <linux/crc32.h>
80
81#include "via-velocity.h"
82
83
84static int velocity_nics = 0;
85static int msglevel = MSG_LEVEL_INFO;
86
01faccbf
SH
87/**
88 * mac_get_cam_mask - Read a CAM mask
89 * @regs: register block for this velocity
90 * @mask: buffer to store mask
91 *
92 * Fetch the mask bits of the selected CAM and store them into the
93 * provided mask buffer.
94 */
95
96static void mac_get_cam_mask(struct mac_regs __iomem * regs, u8 * mask)
97{
98 int i;
99
100 /* Select CAM mask */
101 BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
102
103 writeb(0, &regs->CAMADDR);
104
105 /* read mask */
106 for (i = 0; i < 8; i++)
107 *mask++ = readb(&(regs->MARCAM[i]));
108
109 /* disable CAMEN */
110 writeb(0, &regs->CAMADDR);
111
112 /* Select mar */
113 BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
114
115}
116
117
118/**
119 * mac_set_cam_mask - Set a CAM mask
120 * @regs: register block for this velocity
121 * @mask: CAM mask to load
122 *
123 * Store a new mask into a CAM
124 */
125
126static void mac_set_cam_mask(struct mac_regs __iomem * regs, u8 * mask)
127{
128 int i;
129 /* Select CAM mask */
130 BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
131
132 writeb(CAMADDR_CAMEN, &regs->CAMADDR);
133
134 for (i = 0; i < 8; i++) {
135 writeb(*mask++, &(regs->MARCAM[i]));
136 }
137 /* disable CAMEN */
138 writeb(0, &regs->CAMADDR);
139
140 /* Select mar */
141 BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
142}
143
144static void mac_set_vlan_cam_mask(struct mac_regs __iomem * regs, u8 * mask)
145{
146 int i;
147 /* Select CAM mask */
148 BYTE_REG_BITS_SET(CAMCR_PS_CAM_MASK, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
149
150 writeb(CAMADDR_CAMEN | CAMADDR_VCAMSL, &regs->CAMADDR);
151
152 for (i = 0; i < 8; i++) {
153 writeb(*mask++, &(regs->MARCAM[i]));
154 }
155 /* disable CAMEN */
156 writeb(0, &regs->CAMADDR);
157
158 /* Select mar */
159 BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
160}
161
162/**
163 * mac_set_cam - set CAM data
164 * @regs: register block of this velocity
165 * @idx: Cam index
166 * @addr: 2 or 6 bytes of CAM data
167 *
168 * Load an address or vlan tag into a CAM
169 */
170
171static void mac_set_cam(struct mac_regs __iomem * regs, int idx, const u8 *addr)
172{
173 int i;
174
175 /* Select CAM mask */
176 BYTE_REG_BITS_SET(CAMCR_PS_CAM_DATA, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
177
178 idx &= (64 - 1);
179
180 writeb(CAMADDR_CAMEN | idx, &regs->CAMADDR);
181
182 for (i = 0; i < 6; i++) {
183 writeb(*addr++, &(regs->MARCAM[i]));
184 }
185 BYTE_REG_BITS_ON(CAMCR_CAMWR, &regs->CAMCR);
186
187 udelay(10);
188
189 writeb(0, &regs->CAMADDR);
190
191 /* Select mar */
192 BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
193}
194
195static void mac_set_vlan_cam(struct mac_regs __iomem * regs, int idx,
196 const u8 *addr)
197{
198
199 /* Select CAM mask */
200 BYTE_REG_BITS_SET(CAMCR_PS_CAM_DATA, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
201
202 idx &= (64 - 1);
203
204 writeb(CAMADDR_CAMEN | CAMADDR_VCAMSL | idx, &regs->CAMADDR);
205 writew(*((u16 *) addr), &regs->MARCAM[0]);
206
207 BYTE_REG_BITS_ON(CAMCR_CAMWR, &regs->CAMCR);
208
209 udelay(10);
210
211 writeb(0, &regs->CAMADDR);
212
213 /* Select mar */
214 BYTE_REG_BITS_SET(CAMCR_PS_MAR, CAMCR_PS1 | CAMCR_PS0, &regs->CAMCR);
215}
216
217
218/**
219 * mac_wol_reset - reset WOL after exiting low power
220 * @regs: register block of this velocity
221 *
222 * Called after we drop out of wake on lan mode in order to
223 * reset the Wake on lan features. This function doesn't restore
224 * the rest of the logic from the result of sleep/wakeup
225 */
226
227static void mac_wol_reset(struct mac_regs __iomem * regs)
228{
229
230 /* Turn off SWPTAG right after leaving power mode */
231 BYTE_REG_BITS_OFF(STICKHW_SWPTAG, &regs->STICKHW);
232 /* clear sticky bits */
233 BYTE_REG_BITS_OFF((STICKHW_DS1 | STICKHW_DS0), &regs->STICKHW);
234
235 BYTE_REG_BITS_OFF(CHIPGCR_FCGMII, &regs->CHIPGCR);
236 BYTE_REG_BITS_OFF(CHIPGCR_FCMODE, &regs->CHIPGCR);
237 /* disable force PME-enable */
238 writeb(WOLCFG_PMEOVR, &regs->WOLCFGClr);
239 /* disable power-event config bit */
240 writew(0xFFFF, &regs->WOLCRClr);
241 /* clear power status */
242 writew(0xFFFF, &regs->WOLSRClr);
243}
1da177e4
LT
244
245static int velocity_mii_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd);
7282d491 246static const struct ethtool_ops velocity_ethtool_ops;
1da177e4
LT
247
248/*
249 Define module options
250*/
251
252MODULE_AUTHOR("VIA Networking Technologies, Inc.");
253MODULE_LICENSE("GPL");
254MODULE_DESCRIPTION("VIA Networking Velocity Family Gigabit Ethernet Adapter Driver");
255
256#define VELOCITY_PARAM(N,D) \
257 static int N[MAX_UNITS]=OPTION_DEFAULT;\
258 module_param_array(N, int, NULL, 0); \
259 MODULE_PARM_DESC(N, D);
260
261#define RX_DESC_MIN 64
262#define RX_DESC_MAX 255
263#define RX_DESC_DEF 64
264VELOCITY_PARAM(RxDescriptors, "Number of receive descriptors");
265
266#define TX_DESC_MIN 16
267#define TX_DESC_MAX 256
268#define TX_DESC_DEF 64
269VELOCITY_PARAM(TxDescriptors, "Number of transmit descriptors");
270
1da177e4
LT
271#define RX_THRESH_MIN 0
272#define RX_THRESH_MAX 3
273#define RX_THRESH_DEF 0
274/* rx_thresh[] is used for controlling the receive fifo threshold.
275 0: indicate the rxfifo threshold is 128 bytes.
276 1: indicate the rxfifo threshold is 512 bytes.
277 2: indicate the rxfifo threshold is 1024 bytes.
278 3: indicate the rxfifo threshold is store & forward.
279*/
280VELOCITY_PARAM(rx_thresh, "Receive fifo threshold");
281
282#define DMA_LENGTH_MIN 0
283#define DMA_LENGTH_MAX 7
284#define DMA_LENGTH_DEF 0
285
286/* DMA_length[] is used for controlling the DMA length
287 0: 8 DWORDs
288 1: 16 DWORDs
289 2: 32 DWORDs
290 3: 64 DWORDs
291 4: 128 DWORDs
292 5: 256 DWORDs
293 6: SF(flush till emply)
294 7: SF(flush till emply)
295*/
296VELOCITY_PARAM(DMA_length, "DMA length");
297
1da177e4
LT
298#define IP_ALIG_DEF 0
299/* IP_byte_align[] is used for IP header DWORD byte aligned
300 0: indicate the IP header won't be DWORD byte aligned.(Default) .
301 1: indicate the IP header will be DWORD byte aligned.
302 In some enviroment, the IP header should be DWORD byte aligned,
303 or the packet will be droped when we receive it. (eg: IPVS)
304*/
305VELOCITY_PARAM(IP_byte_align, "Enable IP header dword aligned");
306
307#define TX_CSUM_DEF 1
308/* txcsum_offload[] is used for setting the checksum offload ability of NIC.
309 (We only support RX checksum offload now)
310 0: disable csum_offload[checksum offload
311 1: enable checksum offload. (Default)
312*/
313VELOCITY_PARAM(txcsum_offload, "Enable transmit packet checksum offload");
314
315#define FLOW_CNTL_DEF 1
316#define FLOW_CNTL_MIN 1
317#define FLOW_CNTL_MAX 5
318
319/* flow_control[] is used for setting the flow control ability of NIC.
320 1: hardware deafult - AUTO (default). Use Hardware default value in ANAR.
321 2: enable TX flow control.
322 3: enable RX flow control.
323 4: enable RX/TX flow control.
324 5: disable
325*/
326VELOCITY_PARAM(flow_control, "Enable flow control ability");
327
328#define MED_LNK_DEF 0
329#define MED_LNK_MIN 0
330#define MED_LNK_MAX 4
331/* speed_duplex[] is used for setting the speed and duplex mode of NIC.
332 0: indicate autonegotiation for both speed and duplex mode
333 1: indicate 100Mbps half duplex mode
334 2: indicate 100Mbps full duplex mode
335 3: indicate 10Mbps half duplex mode
336 4: indicate 10Mbps full duplex mode
337
338 Note:
339 if EEPROM have been set to the force mode, this option is ignored
340 by driver.
341*/
342VELOCITY_PARAM(speed_duplex, "Setting the speed and duplex mode");
343
344#define VAL_PKT_LEN_DEF 0
345/* ValPktLen[] is used for setting the checksum offload ability of NIC.
346 0: Receive frame with invalid layer 2 length (Default)
347 1: Drop frame with invalid layer 2 length
348*/
349VELOCITY_PARAM(ValPktLen, "Receiving or Drop invalid 802.3 frame");
350
351#define WOL_OPT_DEF 0
352#define WOL_OPT_MIN 0
353#define WOL_OPT_MAX 7
354/* wol_opts[] is used for controlling wake on lan behavior.
355 0: Wake up if recevied a magic packet. (Default)
356 1: Wake up if link status is on/off.
357 2: Wake up if recevied an arp packet.
358 4: Wake up if recevied any unicast packet.
359 Those value can be sumed up to support more than one option.
360*/
361VELOCITY_PARAM(wol_opts, "Wake On Lan options");
362
363#define INT_WORKS_DEF 20
364#define INT_WORKS_MIN 10
365#define INT_WORKS_MAX 64
366
367VELOCITY_PARAM(int_works, "Number of packets per interrupt services");
368
369static int rx_copybreak = 200;
370module_param(rx_copybreak, int, 0644);
371MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
372
cabb7667
JG
373static void velocity_init_info(struct pci_dev *pdev, struct velocity_info *vptr,
374 const struct velocity_info_tbl *info);
1da177e4
LT
375static int velocity_get_pci_info(struct velocity_info *, struct pci_dev *pdev);
376static void velocity_print_info(struct velocity_info *vptr);
377static int velocity_open(struct net_device *dev);
378static int velocity_change_mtu(struct net_device *dev, int mtu);
379static int velocity_xmit(struct sk_buff *skb, struct net_device *dev);
3ca17dfb 380static irqreturn_t velocity_intr(int irq, void *dev_instance);
1da177e4
LT
381static void velocity_set_multi(struct net_device *dev);
382static struct net_device_stats *velocity_get_stats(struct net_device *dev);
383static int velocity_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
384static int velocity_close(struct net_device *dev);
385static int velocity_receive_frame(struct velocity_info *, int idx);
386static int velocity_alloc_rx_buf(struct velocity_info *, int idx);
387static void velocity_free_rd_ring(struct velocity_info *vptr);
388static void velocity_free_tx_buf(struct velocity_info *vptr, struct velocity_td_info *);
389static int velocity_soft_reset(struct velocity_info *vptr);
390static void mii_init(struct velocity_info *vptr, u32 mii_status);
8a22dddb 391static u32 velocity_get_link(struct net_device *dev);
1da177e4
LT
392static u32 velocity_get_opt_media_mode(struct velocity_info *vptr);
393static void velocity_print_link_status(struct velocity_info *vptr);
394static void safe_disable_mii_autopoll(struct mac_regs __iomem * regs);
395static void velocity_shutdown(struct velocity_info *vptr);
396static void enable_flow_control_ability(struct velocity_info *vptr);
397static void enable_mii_autopoll(struct mac_regs __iomem * regs);
398static int velocity_mii_read(struct mac_regs __iomem *, u8 byIdx, u16 * pdata);
399static int velocity_mii_write(struct mac_regs __iomem *, u8 byMiiAddr, u16 data);
400static u32 mii_check_media_mode(struct mac_regs __iomem * regs);
401static u32 check_connection_type(struct mac_regs __iomem * regs);
402static int velocity_set_media_mode(struct velocity_info *vptr, u32 mii_status);
403
404#ifdef CONFIG_PM
405
406static int velocity_suspend(struct pci_dev *pdev, pm_message_t state);
407static int velocity_resume(struct pci_dev *pdev);
408
ce9f7fe3
RD
409static DEFINE_SPINLOCK(velocity_dev_list_lock);
410static LIST_HEAD(velocity_dev_list);
411
412#endif
413
414#if defined(CONFIG_PM) && defined(CONFIG_INET)
415
1da177e4
LT
416static int velocity_netdev_event(struct notifier_block *nb, unsigned long notification, void *ptr);
417
418static struct notifier_block velocity_inetaddr_notifier = {
419 .notifier_call = velocity_netdev_event,
420};
421
1da177e4
LT
422static void velocity_register_notifier(void)
423{
424 register_inetaddr_notifier(&velocity_inetaddr_notifier);
425}
426
427static void velocity_unregister_notifier(void)
428{
429 unregister_inetaddr_notifier(&velocity_inetaddr_notifier);
430}
431
ce9f7fe3 432#else
1da177e4
LT
433
434#define velocity_register_notifier() do {} while (0)
435#define velocity_unregister_notifier() do {} while (0)
436
ce9f7fe3 437#endif
1da177e4
LT
438
439/*
440 * Internal board variants. At the moment we have only one
441 */
442
4f14b92f 443static struct velocity_info_tbl chip_info_table[] = {
cabb7667
JG
444 {CHIP_TYPE_VT6110, "VIA Networking Velocity Family Gigabit Ethernet Adapter", 1, 0x00FFFFFFUL},
445 { }
1da177e4
LT
446};
447
448/*
449 * Describe the PCI device identifiers that we support in this
450 * device driver. Used for hotplug autoloading.
451 */
452
e54f4893
JG
453static const struct pci_device_id velocity_id_table[] __devinitdata = {
454 { PCI_DEVICE(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_612X) },
455 { }
1da177e4
LT
456};
457
458MODULE_DEVICE_TABLE(pci, velocity_id_table);
459
460/**
461 * get_chip_name - identifier to name
462 * @id: chip identifier
463 *
464 * Given a chip identifier return a suitable description. Returns
465 * a pointer a static string valid while the driver is loaded.
466 */
467
01faccbf 468static const char __devinit *get_chip_name(enum chip_type chip_id)
1da177e4
LT
469{
470 int i;
471 for (i = 0; chip_info_table[i].name != NULL; i++)
472 if (chip_info_table[i].chip_id == chip_id)
473 break;
474 return chip_info_table[i].name;
475}
476
477/**
478 * velocity_remove1 - device unplug
479 * @pdev: PCI device being removed
480 *
481 * Device unload callback. Called on an unplug or on module
482 * unload for each active device that is present. Disconnects
483 * the device from the network layer and frees all the resources
484 */
485
486static void __devexit velocity_remove1(struct pci_dev *pdev)
487{
488 struct net_device *dev = pci_get_drvdata(pdev);
8ab6f3f7 489 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
490
491#ifdef CONFIG_PM
492 unsigned long flags;
493
494 spin_lock_irqsave(&velocity_dev_list_lock, flags);
495 if (!list_empty(&velocity_dev_list))
496 list_del(&vptr->list);
497 spin_unlock_irqrestore(&velocity_dev_list_lock, flags);
498#endif
499 unregister_netdev(dev);
500 iounmap(vptr->mac_regs);
501 pci_release_regions(pdev);
502 pci_disable_device(pdev);
503 pci_set_drvdata(pdev, NULL);
504 free_netdev(dev);
505
506 velocity_nics--;
507}
508
509/**
510 * velocity_set_int_opt - parser for integer options
511 * @opt: pointer to option value
512 * @val: value the user requested (or -1 for default)
513 * @min: lowest value allowed
514 * @max: highest value allowed
515 * @def: default value
516 * @name: property name
517 * @dev: device name
518 *
519 * Set an integer property in the module options. This function does
520 * all the verification and checking as well as reporting so that
521 * we don't duplicate code for each option.
522 */
523
07b5f6a6 524static void __devinit velocity_set_int_opt(int *opt, int val, int min, int max, int def, char *name, const char *devname)
1da177e4
LT
525{
526 if (val == -1)
527 *opt = def;
528 else if (val < min || val > max) {
529 VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: the value of parameter %s is invalid, the valid range is (%d-%d)\n",
530 devname, name, min, max);
531 *opt = def;
532 } else {
533 VELOCITY_PRT(MSG_LEVEL_INFO, KERN_INFO "%s: set value of parameter %s to %d\n",
534 devname, name, val);
535 *opt = val;
536 }
537}
538
539/**
540 * velocity_set_bool_opt - parser for boolean options
541 * @opt: pointer to option value
542 * @val: value the user requested (or -1 for default)
543 * @def: default value (yes/no)
544 * @flag: numeric value to set for true.
545 * @name: property name
546 * @dev: device name
547 *
548 * Set a boolean property in the module options. This function does
549 * all the verification and checking as well as reporting so that
550 * we don't duplicate code for each option.
551 */
552
07b5f6a6 553static void __devinit velocity_set_bool_opt(u32 * opt, int val, int def, u32 flag, char *name, const char *devname)
1da177e4
LT
554{
555 (*opt) &= (~flag);
556 if (val == -1)
557 *opt |= (def ? flag : 0);
558 else if (val < 0 || val > 1) {
6aa20a22 559 printk(KERN_NOTICE "%s: the value of parameter %s is invalid, the valid range is (0-1)\n",
1da177e4
LT
560 devname, name);
561 *opt |= (def ? flag : 0);
562 } else {
6aa20a22 563 printk(KERN_INFO "%s: set parameter %s to %s\n",
1da177e4
LT
564 devname, name, val ? "TRUE" : "FALSE");
565 *opt |= (val ? flag : 0);
566 }
567}
568
569/**
570 * velocity_get_options - set options on device
571 * @opts: option structure for the device
572 * @index: index of option to use in module options array
573 * @devname: device name
574 *
575 * Turn the module and command options into a single structure
576 * for the current device
577 */
578
07b5f6a6 579static void __devinit velocity_get_options(struct velocity_opt *opts, int index, const char *devname)
1da177e4
LT
580{
581
582 velocity_set_int_opt(&opts->rx_thresh, rx_thresh[index], RX_THRESH_MIN, RX_THRESH_MAX, RX_THRESH_DEF, "rx_thresh", devname);
583 velocity_set_int_opt(&opts->DMA_length, DMA_length[index], DMA_LENGTH_MIN, DMA_LENGTH_MAX, DMA_LENGTH_DEF, "DMA_length", devname);
584 velocity_set_int_opt(&opts->numrx, RxDescriptors[index], RX_DESC_MIN, RX_DESC_MAX, RX_DESC_DEF, "RxDescriptors", devname);
585 velocity_set_int_opt(&opts->numtx, TxDescriptors[index], TX_DESC_MIN, TX_DESC_MAX, TX_DESC_DEF, "TxDescriptors", devname);
501e4d24 586
1da177e4
LT
587 velocity_set_bool_opt(&opts->flags, txcsum_offload[index], TX_CSUM_DEF, VELOCITY_FLAGS_TX_CSUM, "txcsum_offload", devname);
588 velocity_set_int_opt(&opts->flow_cntl, flow_control[index], FLOW_CNTL_MIN, FLOW_CNTL_MAX, FLOW_CNTL_DEF, "flow_control", devname);
589 velocity_set_bool_opt(&opts->flags, IP_byte_align[index], IP_ALIG_DEF, VELOCITY_FLAGS_IP_ALIGN, "IP_byte_align", devname);
590 velocity_set_bool_opt(&opts->flags, ValPktLen[index], VAL_PKT_LEN_DEF, VELOCITY_FLAGS_VAL_PKT_LEN, "ValPktLen", devname);
591 velocity_set_int_opt((int *) &opts->spd_dpx, speed_duplex[index], MED_LNK_MIN, MED_LNK_MAX, MED_LNK_DEF, "Media link mode", devname);
592 velocity_set_int_opt((int *) &opts->wol_opts, wol_opts[index], WOL_OPT_MIN, WOL_OPT_MAX, WOL_OPT_DEF, "Wake On Lan options", devname);
593 velocity_set_int_opt((int *) &opts->int_works, int_works[index], INT_WORKS_MIN, INT_WORKS_MAX, INT_WORKS_DEF, "Interrupt service works", devname);
594 opts->numrx = (opts->numrx & ~3);
595}
596
597/**
598 * velocity_init_cam_filter - initialise CAM
599 * @vptr: velocity to program
600 *
601 * Initialize the content addressable memory used for filters. Load
602 * appropriately according to the presence of VLAN
603 */
604
605static void velocity_init_cam_filter(struct velocity_info *vptr)
606{
607 struct mac_regs __iomem * regs = vptr->mac_regs;
608
609 /* Turn on MCFG_PQEN, turn off MCFG_RTGOPT */
610 WORD_REG_BITS_SET(MCFG_PQEN, MCFG_RTGOPT, &regs->MCFG);
611 WORD_REG_BITS_ON(MCFG_VIDFR, &regs->MCFG);
612
613 /* Disable all CAMs */
614 memset(vptr->vCAMmask, 0, sizeof(u8) * 8);
615 memset(vptr->mCAMmask, 0, sizeof(u8) * 8);
01faccbf
SH
616 mac_set_vlan_cam_mask(regs, vptr->vCAMmask);
617 mac_set_cam_mask(regs, vptr->mCAMmask);
1da177e4 618
d4f73c8e 619 /* Enable VCAMs */
501e4d24 620 if (vptr->vlgrp) {
d4f73c8e
FR
621 unsigned int vid, i = 0;
622
623 if (!vlan_group_get_device(vptr->vlgrp, 0))
624 WORD_REG_BITS_ON(MCFG_RTGOPT, &regs->MCFG);
501e4d24 625
d4f73c8e
FR
626 for (vid = 1; (vid < VLAN_VID_MASK); vid++) {
627 if (vlan_group_get_device(vptr->vlgrp, vid)) {
628 mac_set_vlan_cam(regs, i, (u8 *) &vid);
629 vptr->vCAMmask[i / 8] |= 0x1 << (i % 8);
630 if (++i >= VCAM_SIZE)
631 break;
501e4d24
SH
632 }
633 }
01faccbf 634 mac_set_vlan_cam_mask(regs, vptr->vCAMmask);
1da177e4
LT
635 }
636}
637
d4f73c8e
FR
638static void velocity_vlan_rx_register(struct net_device *dev,
639 struct vlan_group *grp)
640{
641 struct velocity_info *vptr = netdev_priv(dev);
642
643 vptr->vlgrp = grp;
644}
645
501e4d24
SH
646static void velocity_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
647{
648 struct velocity_info *vptr = netdev_priv(dev);
649
650 spin_lock_irq(&vptr->lock);
651 velocity_init_cam_filter(vptr);
652 spin_unlock_irq(&vptr->lock);
653}
654
655static void velocity_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
656{
657 struct velocity_info *vptr = netdev_priv(dev);
658
659 spin_lock_irq(&vptr->lock);
660 vlan_group_set_device(vptr->vlgrp, vid, NULL);
661 velocity_init_cam_filter(vptr);
662 spin_unlock_irq(&vptr->lock);
663}
664
3c4dc711
FR
665static void velocity_init_rx_ring_indexes(struct velocity_info *vptr)
666{
667 vptr->rx.dirty = vptr->rx.filled = vptr->rx.curr = 0;
668}
501e4d24 669
1da177e4
LT
670/**
671 * velocity_rx_reset - handle a receive reset
672 * @vptr: velocity we are resetting
673 *
674 * Reset the ownership and status for the receive ring side.
675 * Hand all the receive queue to the NIC.
676 */
677
678static void velocity_rx_reset(struct velocity_info *vptr)
679{
680
681 struct mac_regs __iomem * regs = vptr->mac_regs;
682 int i;
683
3c4dc711 684 velocity_init_rx_ring_indexes(vptr);
1da177e4
LT
685
686 /*
687 * Init state, all RD entries belong to the NIC
688 */
689 for (i = 0; i < vptr->options.numrx; ++i)
0fe9f15e 690 vptr->rx.ring[i].rdesc0.len |= OWNED_BY_NIC;
1da177e4
LT
691
692 writew(vptr->options.numrx, &regs->RBRDU);
0fe9f15e 693 writel(vptr->rx.pool_dma, &regs->RDBaseLo);
1da177e4
LT
694 writew(0, &regs->RDIdx);
695 writew(vptr->options.numrx - 1, &regs->RDCSize);
696}
697
698/**
699 * velocity_init_registers - initialise MAC registers
700 * @vptr: velocity to init
701 * @type: type of initialisation (hot or cold)
702 *
703 * Initialise the MAC on a reset or on first set up on the
704 * hardware.
705 */
706
6aa20a22 707static void velocity_init_registers(struct velocity_info *vptr,
1da177e4
LT
708 enum velocity_init_type type)
709{
710 struct mac_regs __iomem * regs = vptr->mac_regs;
711 int i, mii_status;
712
713 mac_wol_reset(regs);
714
715 switch (type) {
716 case VELOCITY_INIT_RESET:
717 case VELOCITY_INIT_WOL:
718
719 netif_stop_queue(vptr->dev);
720
721 /*
722 * Reset RX to prevent RX pointer not on the 4X location
723 */
724 velocity_rx_reset(vptr);
725 mac_rx_queue_run(regs);
726 mac_rx_queue_wake(regs);
727
728 mii_status = velocity_get_opt_media_mode(vptr);
729 if (velocity_set_media_mode(vptr, mii_status) != VELOCITY_LINK_CHANGE) {
730 velocity_print_link_status(vptr);
731 if (!(vptr->mii_status & VELOCITY_LINK_FAIL))
732 netif_wake_queue(vptr->dev);
733 }
734
735 enable_flow_control_ability(vptr);
736
737 mac_clear_isr(regs);
738 writel(CR0_STOP, &regs->CR0Clr);
6aa20a22 739 writel((CR0_DPOLL | CR0_TXON | CR0_RXON | CR0_STRT),
1da177e4
LT
740 &regs->CR0Set);
741
742 break;
743
744 case VELOCITY_INIT_COLD:
745 default:
746 /*
747 * Do reset
748 */
749 velocity_soft_reset(vptr);
750 mdelay(5);
751
752 mac_eeprom_reload(regs);
753 for (i = 0; i < 6; i++) {
754 writeb(vptr->dev->dev_addr[i], &(regs->PAR[i]));
755 }
756 /*
757 * clear Pre_ACPI bit.
758 */
759 BYTE_REG_BITS_OFF(CFGA_PACPI, &(regs->CFGA));
760 mac_set_rx_thresh(regs, vptr->options.rx_thresh);
761 mac_set_dma_length(regs, vptr->options.DMA_length);
762
763 writeb(WOLCFG_SAM | WOLCFG_SAB, &regs->WOLCFGSet);
764 /*
765 * Back off algorithm use original IEEE standard
766 */
767 BYTE_REG_BITS_SET(CFGB_OFSET, (CFGB_CRANDOM | CFGB_CAP | CFGB_MBA | CFGB_BAKOPT), &regs->CFGB);
768
769 /*
770 * Init CAM filter
771 */
772 velocity_init_cam_filter(vptr);
773
774 /*
775 * Set packet filter: Receive directed and broadcast address
776 */
777 velocity_set_multi(vptr->dev);
778
779 /*
780 * Enable MII auto-polling
781 */
782 enable_mii_autopoll(regs);
783
784 vptr->int_mask = INT_MASK_DEF;
785
0fe9f15e 786 writel(vptr->rx.pool_dma, &regs->RDBaseLo);
1da177e4
LT
787 writew(vptr->options.numrx - 1, &regs->RDCSize);
788 mac_rx_queue_run(regs);
789 mac_rx_queue_wake(regs);
790
791 writew(vptr->options.numtx - 1, &regs->TDCSize);
792
0fe9f15e
FR
793 for (i = 0; i < vptr->tx.numq; i++) {
794 writel(vptr->tx.pool_dma[i], &regs->TDBaseLo[i]);
1da177e4
LT
795 mac_tx_queue_run(regs, i);
796 }
797
798 init_flow_control_register(vptr);
799
800 writel(CR0_STOP, &regs->CR0Clr);
801 writel((CR0_DPOLL | CR0_TXON | CR0_RXON | CR0_STRT), &regs->CR0Set);
802
803 mii_status = velocity_get_opt_media_mode(vptr);
804 netif_stop_queue(vptr->dev);
805
806 mii_init(vptr, mii_status);
807
808 if (velocity_set_media_mode(vptr, mii_status) != VELOCITY_LINK_CHANGE) {
809 velocity_print_link_status(vptr);
810 if (!(vptr->mii_status & VELOCITY_LINK_FAIL))
811 netif_wake_queue(vptr->dev);
812 }
813
814 enable_flow_control_ability(vptr);
815 mac_hw_mibs_init(regs);
816 mac_write_int_mask(vptr->int_mask, regs);
817 mac_clear_isr(regs);
818
819 }
820}
821
822/**
823 * velocity_soft_reset - soft reset
824 * @vptr: velocity to reset
825 *
826 * Kick off a soft reset of the velocity adapter and then poll
827 * until the reset sequence has completed before returning.
828 */
829
830static int velocity_soft_reset(struct velocity_info *vptr)
831{
832 struct mac_regs __iomem * regs = vptr->mac_regs;
833 int i = 0;
834
835 writel(CR0_SFRST, &regs->CR0Set);
836
837 for (i = 0; i < W_MAX_TIMEOUT; i++) {
838 udelay(5);
839 if (!DWORD_REG_BITS_IS_ON(CR0_SFRST, &regs->CR0Set))
840 break;
841 }
842
843 if (i == W_MAX_TIMEOUT) {
844 writel(CR0_FORSRST, &regs->CR0Set);
845 /* FIXME: PCI POSTING */
846 /* delay 2ms */
847 mdelay(2);
848 }
849 return 0;
850}
851
39a11bd9
SH
852static const struct net_device_ops velocity_netdev_ops = {
853 .ndo_open = velocity_open,
854 .ndo_stop = velocity_close,
00829823 855 .ndo_start_xmit = velocity_xmit,
39a11bd9
SH
856 .ndo_get_stats = velocity_get_stats,
857 .ndo_validate_addr = eth_validate_addr,
fe96aaa1 858 .ndo_set_mac_address = eth_mac_addr,
39a11bd9
SH
859 .ndo_set_multicast_list = velocity_set_multi,
860 .ndo_change_mtu = velocity_change_mtu,
861 .ndo_do_ioctl = velocity_ioctl,
862 .ndo_vlan_rx_add_vid = velocity_vlan_rx_add_vid,
863 .ndo_vlan_rx_kill_vid = velocity_vlan_rx_kill_vid,
864 .ndo_vlan_rx_register = velocity_vlan_rx_register,
865};
866
1da177e4
LT
867/**
868 * velocity_found1 - set up discovered velocity card
869 * @pdev: PCI device
870 * @ent: PCI device table entry that matched
871 *
872 * Configure a discovered adapter from scratch. Return a negative
873 * errno error code on failure paths.
874 */
875
876static int __devinit velocity_found1(struct pci_dev *pdev, const struct pci_device_id *ent)
877{
878 static int first = 1;
879 struct net_device *dev;
880 int i;
07b5f6a6 881 const char *drv_string;
cabb7667 882 const struct velocity_info_tbl *info = &chip_info_table[ent->driver_data];
1da177e4
LT
883 struct velocity_info *vptr;
884 struct mac_regs __iomem * regs;
885 int ret = -ENOMEM;
886
e54f4893
JG
887 /* FIXME: this driver, like almost all other ethernet drivers,
888 * can support more than MAX_UNITS.
889 */
1da177e4 890 if (velocity_nics >= MAX_UNITS) {
6aa20a22 891 dev_notice(&pdev->dev, "already found %d NICs.\n",
e54f4893 892 velocity_nics);
1da177e4
LT
893 return -ENODEV;
894 }
895
896 dev = alloc_etherdev(sizeof(struct velocity_info));
e54f4893 897 if (!dev) {
9b91cf9d 898 dev_err(&pdev->dev, "allocate net device failed.\n");
1da177e4
LT
899 goto out;
900 }
6aa20a22 901
1da177e4 902 /* Chain it all together */
6aa20a22 903
1da177e4 904 SET_NETDEV_DEV(dev, &pdev->dev);
8ab6f3f7 905 vptr = netdev_priv(dev);
1da177e4
LT
906
907
908 if (first) {
6aa20a22 909 printk(KERN_INFO "%s Ver. %s\n",
1da177e4
LT
910 VELOCITY_FULL_DRV_NAM, VELOCITY_VERSION);
911 printk(KERN_INFO "Copyright (c) 2002, 2003 VIA Networking Technologies, Inc.\n");
912 printk(KERN_INFO "Copyright (c) 2004 Red Hat Inc.\n");
913 first = 0;
914 }
915
916 velocity_init_info(pdev, vptr, info);
917
918 vptr->dev = dev;
919
920 dev->irq = pdev->irq;
921
922 ret = pci_enable_device(pdev);
6aa20a22 923 if (ret < 0)
1da177e4
LT
924 goto err_free_dev;
925
926 ret = velocity_get_pci_info(vptr, pdev);
927 if (ret < 0) {
e54f4893 928 /* error message already printed */
1da177e4
LT
929 goto err_disable;
930 }
931
932 ret = pci_request_regions(pdev, VELOCITY_NAME);
933 if (ret < 0) {
9b91cf9d 934 dev_err(&pdev->dev, "No PCI resources.\n");
1da177e4
LT
935 goto err_disable;
936 }
937
cabb7667 938 regs = ioremap(vptr->memaddr, VELOCITY_IO_SIZE);
1da177e4
LT
939 if (regs == NULL) {
940 ret = -EIO;
941 goto err_release_res;
942 }
943
944 vptr->mac_regs = regs;
945
946 mac_wol_reset(regs);
947
948 dev->base_addr = vptr->ioaddr;
949
950 for (i = 0; i < 6; i++)
951 dev->dev_addr[i] = readb(&regs->PAR[i]);
952
953
07b5f6a6
SH
954 drv_string = dev_driver_string(&pdev->dev);
955
956 velocity_get_options(&vptr->options, velocity_nics, drv_string);
1da177e4 957
6aa20a22 958 /*
1da177e4
LT
959 * Mask out the options cannot be set to the chip
960 */
6aa20a22 961
1da177e4
LT
962 vptr->options.flags &= info->flags;
963
964 /*
965 * Enable the chip specified capbilities
966 */
6aa20a22 967
1da177e4
LT
968 vptr->flags = vptr->options.flags | (info->flags & 0xFF000000UL);
969
970 vptr->wol_opts = vptr->options.wol_opts;
971 vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED;
972
973 vptr->phy_id = MII_GET_PHY_ID(vptr->mac_regs);
974
975 dev->irq = pdev->irq;
39a11bd9 976 dev->netdev_ops = &velocity_netdev_ops;
1da177e4 977 dev->ethtool_ops = &velocity_ethtool_ops;
501e4d24 978
d4f73c8e
FR
979 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER |
980 NETIF_F_HW_VLAN_RX;
1da177e4 981
501e4d24 982 if (vptr->flags & VELOCITY_FLAGS_TX_CSUM)
9f3f46b5 983 dev->features |= NETIF_F_IP_CSUM;
1da177e4
LT
984
985 ret = register_netdev(dev);
986 if (ret < 0)
987 goto err_iounmap;
988
d3b238a0 989 if (!velocity_get_link(dev)) {
8a22dddb 990 netif_carrier_off(dev);
d3b238a0
SR
991 vptr->mii_status |= VELOCITY_LINK_FAIL;
992 }
8a22dddb 993
1da177e4
LT
994 velocity_print_info(vptr);
995 pci_set_drvdata(pdev, dev);
6aa20a22 996
1da177e4 997 /* and leave the chip powered down */
6aa20a22 998
1da177e4
LT
999 pci_set_power_state(pdev, PCI_D3hot);
1000#ifdef CONFIG_PM
1001 {
1002 unsigned long flags;
1003
1004 spin_lock_irqsave(&velocity_dev_list_lock, flags);
1005 list_add(&vptr->list, &velocity_dev_list);
1006 spin_unlock_irqrestore(&velocity_dev_list_lock, flags);
1007 }
1008#endif
1009 velocity_nics++;
1010out:
1011 return ret;
1012
1013err_iounmap:
1014 iounmap(regs);
1015err_release_res:
1016 pci_release_regions(pdev);
1017err_disable:
1018 pci_disable_device(pdev);
1019err_free_dev:
1020 free_netdev(dev);
1021 goto out;
1022}
1023
1024/**
1025 * velocity_print_info - per driver data
1026 * @vptr: velocity
1027 *
1028 * Print per driver data as the kernel driver finds Velocity
1029 * hardware
1030 */
1031
1032static void __devinit velocity_print_info(struct velocity_info *vptr)
1033{
1034 struct net_device *dev = vptr->dev;
1035
1036 printk(KERN_INFO "%s: %s\n", dev->name, get_chip_name(vptr->chip_id));
6aa20a22
JG
1037 printk(KERN_INFO "%s: Ethernet Address: %2.2X:%2.2X:%2.2X:%2.2X:%2.2X:%2.2X\n",
1038 dev->name,
1039 dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
1da177e4
LT
1040 dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
1041}
1042
1043/**
1044 * velocity_init_info - init private data
1045 * @pdev: PCI device
1046 * @vptr: Velocity info
1047 * @info: Board type
1048 *
1049 * Set up the initial velocity_info struct for the device that has been
1050 * discovered.
1051 */
1052
cabb7667
JG
1053static void __devinit velocity_init_info(struct pci_dev *pdev,
1054 struct velocity_info *vptr,
1055 const struct velocity_info_tbl *info)
1da177e4
LT
1056{
1057 memset(vptr, 0, sizeof(struct velocity_info));
1058
1059 vptr->pdev = pdev;
1060 vptr->chip_id = info->chip_id;
0fe9f15e 1061 vptr->tx.numq = info->txqueue;
1da177e4
LT
1062 vptr->multicast_limit = MCAM_SIZE;
1063 spin_lock_init(&vptr->lock);
1064 INIT_LIST_HEAD(&vptr->list);
1065}
1066
1067/**
1068 * velocity_get_pci_info - retrieve PCI info for device
1069 * @vptr: velocity device
1070 * @pdev: PCI device it matches
1071 *
1072 * Retrieve the PCI configuration space data that interests us from
1073 * the kernel PCI layer
1074 */
1075
1076static int __devinit velocity_get_pci_info(struct velocity_info *vptr, struct pci_dev *pdev)
1077{
44c10138 1078 vptr->rev_id = pdev->revision;
6aa20a22 1079
1da177e4
LT
1080 pci_set_master(pdev);
1081
1082 vptr->ioaddr = pci_resource_start(pdev, 0);
1083 vptr->memaddr = pci_resource_start(pdev, 1);
6aa20a22 1084
e54f4893 1085 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_IO)) {
9b91cf9d 1086 dev_err(&pdev->dev,
e54f4893 1087 "region #0 is not an I/O resource, aborting.\n");
1da177e4
LT
1088 return -EINVAL;
1089 }
1090
e54f4893 1091 if ((pci_resource_flags(pdev, 1) & IORESOURCE_IO)) {
9b91cf9d 1092 dev_err(&pdev->dev,
e54f4893 1093 "region #1 is an I/O resource, aborting.\n");
1da177e4
LT
1094 return -EINVAL;
1095 }
1096
cabb7667 1097 if (pci_resource_len(pdev, 1) < VELOCITY_IO_SIZE) {
9b91cf9d 1098 dev_err(&pdev->dev, "region #1 is too small.\n");
1da177e4
LT
1099 return -EINVAL;
1100 }
1101 vptr->pdev = pdev;
1102
1103 return 0;
1104}
1105
1106/**
3c4dc711 1107 * velocity_init_dma_rings - set up DMA rings
1da177e4
LT
1108 * @vptr: Velocity to set up
1109 *
1110 * Allocate PCI mapped DMA rings for the receive and transmit layer
1111 * to use.
1112 */
1113
3c4dc711 1114static int velocity_init_dma_rings(struct velocity_info *vptr)
1da177e4 1115{
8ac53afc
FR
1116 struct velocity_opt *opt = &vptr->options;
1117 const unsigned int rx_ring_size = opt->numrx * sizeof(struct rx_desc);
1118 const unsigned int tx_ring_size = opt->numtx * sizeof(struct tx_desc);
1119 struct pci_dev *pdev = vptr->pdev;
1da177e4 1120 dma_addr_t pool_dma;
8ac53afc
FR
1121 void *pool;
1122 unsigned int i;
1da177e4
LT
1123
1124 /*
8ac53afc
FR
1125 * Allocate all RD/TD rings a single pool.
1126 *
1da177e4
LT
1127 * pci_alloc_consistent() fulfills the requirement for 64 bytes
1128 * alignment
1129 */
0fe9f15e 1130 pool = pci_alloc_consistent(pdev, tx_ring_size * vptr->tx.numq +
8ac53afc
FR
1131 rx_ring_size, &pool_dma);
1132 if (!pool) {
1133 dev_err(&pdev->dev, "%s : DMA memory allocation failed.\n",
1134 vptr->dev->name);
1da177e4
LT
1135 return -ENOMEM;
1136 }
1137
0fe9f15e
FR
1138 vptr->rx.ring = pool;
1139 vptr->rx.pool_dma = pool_dma;
1da177e4 1140
8ac53afc
FR
1141 pool += rx_ring_size;
1142 pool_dma += rx_ring_size;
1da177e4 1143
0fe9f15e
FR
1144 for (i = 0; i < vptr->tx.numq; i++) {
1145 vptr->tx.rings[i] = pool;
1146 vptr->tx.pool_dma[i] = pool_dma;
8ac53afc
FR
1147 pool += tx_ring_size;
1148 pool_dma += tx_ring_size;
1da177e4 1149 }
8ac53afc 1150
1da177e4
LT
1151 return 0;
1152}
1153
1154/**
3c4dc711 1155 * velocity_free_dma_rings - free PCI ring pointers
1da177e4
LT
1156 * @vptr: Velocity to free from
1157 *
1158 * Clean up the PCI ring buffers allocated to this velocity.
1159 */
1160
3c4dc711 1161static void velocity_free_dma_rings(struct velocity_info *vptr)
1da177e4 1162{
580a6902 1163 const int size = vptr->options.numrx * sizeof(struct rx_desc) +
0fe9f15e 1164 vptr->options.numtx * sizeof(struct tx_desc) * vptr->tx.numq;
1da177e4 1165
0fe9f15e 1166 pci_free_consistent(vptr->pdev, size, vptr->rx.ring, vptr->rx.pool_dma);
1da177e4
LT
1167}
1168
28133176 1169static void velocity_give_many_rx_descs(struct velocity_info *vptr)
1da177e4
LT
1170{
1171 struct mac_regs __iomem *regs = vptr->mac_regs;
1172 int avail, dirty, unusable;
1173
1174 /*
1175 * RD number must be equal to 4X per hardware spec
1176 * (programming guide rev 1.20, p.13)
1177 */
0fe9f15e 1178 if (vptr->rx.filled < 4)
1da177e4
LT
1179 return;
1180
1181 wmb();
1182
0fe9f15e
FR
1183 unusable = vptr->rx.filled & 0x0003;
1184 dirty = vptr->rx.dirty - unusable;
1185 for (avail = vptr->rx.filled & 0xfffc; avail; avail--) {
1da177e4 1186 dirty = (dirty > 0) ? dirty - 1 : vptr->options.numrx - 1;
0fe9f15e 1187 vptr->rx.ring[dirty].rdesc0.len |= OWNED_BY_NIC;
1da177e4
LT
1188 }
1189
0fe9f15e
FR
1190 writew(vptr->rx.filled & 0xfffc, &regs->RBRDU);
1191 vptr->rx.filled = unusable;
1da177e4
LT
1192}
1193
1194static int velocity_rx_refill(struct velocity_info *vptr)
1195{
0fe9f15e 1196 int dirty = vptr->rx.dirty, done = 0;
1da177e4
LT
1197
1198 do {
0fe9f15e 1199 struct rx_desc *rd = vptr->rx.ring + dirty;
1da177e4
LT
1200
1201 /* Fine for an all zero Rx desc at init time as well */
4a51c0d0 1202 if (rd->rdesc0.len & OWNED_BY_NIC)
1da177e4
LT
1203 break;
1204
0fe9f15e 1205 if (!vptr->rx.info[dirty].skb) {
28133176 1206 if (velocity_alloc_rx_buf(vptr, dirty) < 0)
1da177e4
LT
1207 break;
1208 }
1209 done++;
6aa20a22 1210 dirty = (dirty < vptr->options.numrx - 1) ? dirty + 1 : 0;
0fe9f15e 1211 } while (dirty != vptr->rx.curr);
1da177e4
LT
1212
1213 if (done) {
0fe9f15e
FR
1214 vptr->rx.dirty = dirty;
1215 vptr->rx.filled += done;
1da177e4
LT
1216 }
1217
28133176 1218 return done;
1da177e4
LT
1219}
1220
9088d9a4
FR
1221static void velocity_set_rxbufsize(struct velocity_info *vptr, int mtu)
1222{
0fe9f15e 1223 vptr->rx.buf_sz = (mtu <= ETH_DATA_LEN) ? PKT_BUF_SZ : mtu + 32;
9088d9a4
FR
1224}
1225
1da177e4
LT
1226/**
1227 * velocity_init_rd_ring - set up receive ring
1228 * @vptr: velocity to configure
1229 *
1230 * Allocate and set up the receive buffers for each ring slot and
1231 * assign them to the network adapter.
1232 */
1233
1234static int velocity_init_rd_ring(struct velocity_info *vptr)
1235{
28133176 1236 int ret = -ENOMEM;
48f6b053 1237
0fe9f15e 1238 vptr->rx.info = kcalloc(vptr->options.numrx,
ae94607d 1239 sizeof(struct velocity_rd_info), GFP_KERNEL);
0fe9f15e 1240 if (!vptr->rx.info)
28133176 1241 goto out;
1da177e4 1242
3c4dc711 1243 velocity_init_rx_ring_indexes(vptr);
1da177e4 1244
28133176 1245 if (velocity_rx_refill(vptr) != vptr->options.numrx) {
1da177e4
LT
1246 VELOCITY_PRT(MSG_LEVEL_ERR, KERN_ERR
1247 "%s: failed to allocate RX buffer.\n", vptr->dev->name);
1248 velocity_free_rd_ring(vptr);
28133176 1249 goto out;
1da177e4 1250 }
ae94607d 1251
28133176
FR
1252 ret = 0;
1253out:
1da177e4
LT
1254 return ret;
1255}
1256
1257/**
1258 * velocity_free_rd_ring - free receive ring
1259 * @vptr: velocity to clean up
1260 *
1261 * Free the receive buffers for each ring slot and any
1262 * attached socket buffers that need to go away.
1263 */
1264
1265static void velocity_free_rd_ring(struct velocity_info *vptr)
1266{
1267 int i;
1268
0fe9f15e 1269 if (vptr->rx.info == NULL)
1da177e4
LT
1270 return;
1271
1272 for (i = 0; i < vptr->options.numrx; i++) {
0fe9f15e
FR
1273 struct velocity_rd_info *rd_info = &(vptr->rx.info[i]);
1274 struct rx_desc *rd = vptr->rx.ring + i;
b3c3e7d7
FR
1275
1276 memset(rd, 0, sizeof(*rd));
1da177e4
LT
1277
1278 if (!rd_info->skb)
1279 continue;
0fe9f15e 1280 pci_unmap_single(vptr->pdev, rd_info->skb_dma, vptr->rx.buf_sz,
1da177e4 1281 PCI_DMA_FROMDEVICE);
822f1a57 1282 rd_info->skb_dma = 0;
1da177e4
LT
1283
1284 dev_kfree_skb(rd_info->skb);
1285 rd_info->skb = NULL;
1286 }
1287
0fe9f15e
FR
1288 kfree(vptr->rx.info);
1289 vptr->rx.info = NULL;
1da177e4
LT
1290}
1291
1292/**
1293 * velocity_init_td_ring - set up transmit ring
1294 * @vptr: velocity
1295 *
1296 * Set up the transmit ring and chain the ring pointers together.
1297 * Returns zero on success or a negative posix errno code for
1298 * failure.
1299 */
6aa20a22 1300
1da177e4
LT
1301static int velocity_init_td_ring(struct velocity_info *vptr)
1302{
1da177e4 1303 dma_addr_t curr;
0d1cfd20 1304 int j;
1da177e4
LT
1305
1306 /* Init the TD ring entries */
0fe9f15e
FR
1307 for (j = 0; j < vptr->tx.numq; j++) {
1308 curr = vptr->tx.pool_dma[j];
1da177e4 1309
0fe9f15e 1310 vptr->tx.infos[j] = kcalloc(vptr->options.numtx,
ae94607d
MK
1311 sizeof(struct velocity_td_info),
1312 GFP_KERNEL);
0fe9f15e 1313 if (!vptr->tx.infos[j]) {
1da177e4 1314 while(--j >= 0)
0fe9f15e 1315 kfree(vptr->tx.infos[j]);
1da177e4
LT
1316 return -ENOMEM;
1317 }
1da177e4 1318
0fe9f15e 1319 vptr->tx.tail[j] = vptr->tx.curr[j] = vptr->tx.used[j] = 0;
1da177e4
LT
1320 }
1321 return 0;
1322}
1323
1324/*
1325 * FIXME: could we merge this with velocity_free_tx_buf ?
1326 */
1327
1328static void velocity_free_td_ring_entry(struct velocity_info *vptr,
1329 int q, int n)
1330{
0fe9f15e 1331 struct velocity_td_info * td_info = &(vptr->tx.infos[q][n]);
1da177e4 1332 int i;
6aa20a22 1333
1da177e4
LT
1334 if (td_info == NULL)
1335 return;
6aa20a22 1336
1da177e4
LT
1337 if (td_info->skb) {
1338 for (i = 0; i < td_info->nskb_dma; i++)
1339 {
1340 if (td_info->skb_dma[i]) {
6aa20a22 1341 pci_unmap_single(vptr->pdev, td_info->skb_dma[i],
1da177e4 1342 td_info->skb->len, PCI_DMA_TODEVICE);
822f1a57 1343 td_info->skb_dma[i] = 0;
1da177e4
LT
1344 }
1345 }
1346 dev_kfree_skb(td_info->skb);
1347 td_info->skb = NULL;
1348 }
1349}
1350
1351/**
1352 * velocity_free_td_ring - free td ring
1353 * @vptr: velocity
1354 *
1355 * Free up the transmit ring for this particular velocity adapter.
1356 * We free the ring contents but not the ring itself.
1357 */
6aa20a22 1358
1da177e4
LT
1359static void velocity_free_td_ring(struct velocity_info *vptr)
1360{
1361 int i, j;
1362
0fe9f15e
FR
1363 for (j = 0; j < vptr->tx.numq; j++) {
1364 if (vptr->tx.infos[j] == NULL)
1da177e4
LT
1365 continue;
1366 for (i = 0; i < vptr->options.numtx; i++) {
1367 velocity_free_td_ring_entry(vptr, j, i);
1368
1369 }
0fe9f15e
FR
1370 kfree(vptr->tx.infos[j]);
1371 vptr->tx.infos[j] = NULL;
1da177e4
LT
1372 }
1373}
1374
1375/**
1376 * velocity_rx_srv - service RX interrupt
1377 * @vptr: velocity
1378 * @status: adapter status (unused)
1379 *
1380 * Walk the receive ring of the velocity adapter and remove
1381 * any received packets from the receive queue. Hand the ring
1382 * slots back to the adapter for reuse.
1383 */
6aa20a22 1384
1da177e4
LT
1385static int velocity_rx_srv(struct velocity_info *vptr, int status)
1386{
553e2335 1387 struct net_device_stats *stats = &vptr->dev->stats;
0fe9f15e 1388 int rd_curr = vptr->rx.curr;
1da177e4
LT
1389 int works = 0;
1390
1391 do {
0fe9f15e 1392 struct rx_desc *rd = vptr->rx.ring + rd_curr;
1da177e4 1393
0fe9f15e 1394 if (!vptr->rx.info[rd_curr].skb)
1da177e4
LT
1395 break;
1396
4a51c0d0 1397 if (rd->rdesc0.len & OWNED_BY_NIC)
1da177e4
LT
1398 break;
1399
1400 rmb();
1401
1402 /*
1403 * Don't drop CE or RL error frame although RXOK is off
1404 */
4a51c0d0 1405 if (rd->rdesc0.RSR & (RSR_RXOK | RSR_CE | RSR_RL)) {
1da177e4
LT
1406 if (velocity_receive_frame(vptr, rd_curr) < 0)
1407 stats->rx_dropped++;
1408 } else {
1409 if (rd->rdesc0.RSR & RSR_CRC)
1410 stats->rx_crc_errors++;
1411 if (rd->rdesc0.RSR & RSR_FAE)
1412 stats->rx_frame_errors++;
1413
1414 stats->rx_dropped++;
1415 }
1416
4a51c0d0 1417 rd->size |= RX_INTEN;
1da177e4 1418
1da177e4
LT
1419 rd_curr++;
1420 if (rd_curr >= vptr->options.numrx)
1421 rd_curr = 0;
1422 } while (++works <= 15);
1423
0fe9f15e 1424 vptr->rx.curr = rd_curr;
1da177e4 1425
28133176
FR
1426 if ((works > 0) && (velocity_rx_refill(vptr) > 0))
1427 velocity_give_many_rx_descs(vptr);
1da177e4
LT
1428
1429 VAR_USED(stats);
1430 return works;
1431}
1432
1433/**
1434 * velocity_rx_csum - checksum process
1435 * @rd: receive packet descriptor
1436 * @skb: network layer packet buffer
1437 *
1438 * Process the status bits for the received packet and determine
1439 * if the checksum was computed and verified by the hardware
1440 */
6aa20a22 1441
1da177e4
LT
1442static inline void velocity_rx_csum(struct rx_desc *rd, struct sk_buff *skb)
1443{
1444 skb->ip_summed = CHECKSUM_NONE;
1445
1446 if (rd->rdesc1.CSM & CSM_IPKT) {
1447 if (rd->rdesc1.CSM & CSM_IPOK) {
6aa20a22 1448 if ((rd->rdesc1.CSM & CSM_TCPKT) ||
1da177e4
LT
1449 (rd->rdesc1.CSM & CSM_UDPKT)) {
1450 if (!(rd->rdesc1.CSM & CSM_TUPOK)) {
1451 return;
1452 }
1453 }
1454 skb->ip_summed = CHECKSUM_UNNECESSARY;
1455 }
1456 }
1457}
1458
1459/**
1460 * velocity_rx_copy - in place Rx copy for small packets
1461 * @rx_skb: network layer packet buffer candidate
1462 * @pkt_size: received data size
1463 * @rd: receive packet descriptor
1464 * @dev: network device
1465 *
1466 * Replace the current skb that is scheduled for Rx processing by a
1467 * shorter, immediatly allocated skb, if the received packet is small
1468 * enough. This function returns a negative value if the received
1469 * packet is too big or if memory is exhausted.
1470 */
c73d2589
SH
1471static int velocity_rx_copy(struct sk_buff **rx_skb, int pkt_size,
1472 struct velocity_info *vptr)
1da177e4
LT
1473{
1474 int ret = -1;
1da177e4
LT
1475 if (pkt_size < rx_copybreak) {
1476 struct sk_buff *new_skb;
1477
c73d2589 1478 new_skb = netdev_alloc_skb(vptr->dev, pkt_size + 2);
1da177e4 1479 if (new_skb) {
1da177e4 1480 new_skb->ip_summed = rx_skb[0]->ip_summed;
c73d2589
SH
1481 skb_reserve(new_skb, 2);
1482 skb_copy_from_linear_data(*rx_skb, new_skb->data, pkt_size);
1da177e4
LT
1483 *rx_skb = new_skb;
1484 ret = 0;
1485 }
6aa20a22 1486
1da177e4
LT
1487 }
1488 return ret;
1489}
1490
1491/**
1492 * velocity_iph_realign - IP header alignment
1493 * @vptr: velocity we are handling
1494 * @skb: network layer packet buffer
1495 * @pkt_size: received data size
1496 *
1497 * Align IP header on a 2 bytes boundary. This behavior can be
1498 * configured by the user.
1499 */
1500static inline void velocity_iph_realign(struct velocity_info *vptr,
1501 struct sk_buff *skb, int pkt_size)
1502{
1da177e4 1503 if (vptr->flags & VELOCITY_FLAGS_IP_ALIGN) {
c03571a3 1504 memmove(skb->data + 2, skb->data, pkt_size);
1da177e4
LT
1505 skb_reserve(skb, 2);
1506 }
1507}
1508
1509/**
1510 * velocity_receive_frame - received packet processor
1511 * @vptr: velocity we are handling
1512 * @idx: ring index
6aa20a22 1513 *
1da177e4
LT
1514 * A packet has arrived. We process the packet and if appropriate
1515 * pass the frame up the network stack
1516 */
6aa20a22 1517
1da177e4
LT
1518static int velocity_receive_frame(struct velocity_info *vptr, int idx)
1519{
1520 void (*pci_action)(struct pci_dev *, dma_addr_t, size_t, int);
553e2335 1521 struct net_device_stats *stats = &vptr->dev->stats;
0fe9f15e
FR
1522 struct velocity_rd_info *rd_info = &(vptr->rx.info[idx]);
1523 struct rx_desc *rd = &(vptr->rx.ring[idx]);
4a51c0d0 1524 int pkt_len = le16_to_cpu(rd->rdesc0.len) & 0x3fff;
1da177e4
LT
1525 struct sk_buff *skb;
1526
1527 if (rd->rdesc0.RSR & (RSR_STP | RSR_EDP)) {
1528 VELOCITY_PRT(MSG_LEVEL_VERBOSE, KERN_ERR " %s : the received frame span multple RDs.\n", vptr->dev->name);
1529 stats->rx_length_errors++;
1530 return -EINVAL;
1531 }
1532
1533 if (rd->rdesc0.RSR & RSR_MAR)
553e2335 1534 stats->multicast++;
1da177e4
LT
1535
1536 skb = rd_info->skb;
1da177e4
LT
1537
1538 pci_dma_sync_single_for_cpu(vptr->pdev, rd_info->skb_dma,
0fe9f15e 1539 vptr->rx.buf_sz, PCI_DMA_FROMDEVICE);
1da177e4
LT
1540
1541 /*
1542 * Drop frame not meeting IEEE 802.3
1543 */
6aa20a22 1544
1da177e4
LT
1545 if (vptr->flags & VELOCITY_FLAGS_VAL_PKT_LEN) {
1546 if (rd->rdesc0.RSR & RSR_RL) {
1547 stats->rx_length_errors++;
1548 return -EINVAL;
1549 }
1550 }
1551
1552 pci_action = pci_dma_sync_single_for_device;
1553
1554 velocity_rx_csum(rd, skb);
1555
1556 if (velocity_rx_copy(&skb, pkt_len, vptr) < 0) {
1557 velocity_iph_realign(vptr, skb, pkt_len);
1558 pci_action = pci_unmap_single;
1559 rd_info->skb = NULL;
1560 }
1561
0fe9f15e 1562 pci_action(vptr->pdev, rd_info->skb_dma, vptr->rx.buf_sz,
1da177e4
LT
1563 PCI_DMA_FROMDEVICE);
1564
1565 skb_put(skb, pkt_len - 4);
4c13eb66 1566 skb->protocol = eth_type_trans(skb, vptr->dev);
1da177e4 1567
d4f73c8e
FR
1568 if (vptr->vlgrp && (rd->rdesc0.RSR & RSR_DETAG)) {
1569 vlan_hwaccel_rx(skb, vptr->vlgrp,
1570 swab16(le16_to_cpu(rd->rdesc1.PQTAG)));
1571 } else
1572 netif_rx(skb);
1573
1da177e4 1574 stats->rx_bytes += pkt_len;
1da177e4
LT
1575
1576 return 0;
1577}
1578
1579/**
1580 * velocity_alloc_rx_buf - allocate aligned receive buffer
1581 * @vptr: velocity
1582 * @idx: ring index
1583 *
1584 * Allocate a new full sized buffer for the reception of a frame and
1585 * map it into PCI space for the hardware to use. The hardware
1586 * requires *64* byte alignment of the buffer which makes life
1587 * less fun than would be ideal.
1588 */
6aa20a22 1589
1da177e4
LT
1590static int velocity_alloc_rx_buf(struct velocity_info *vptr, int idx)
1591{
0fe9f15e
FR
1592 struct rx_desc *rd = &(vptr->rx.ring[idx]);
1593 struct velocity_rd_info *rd_info = &(vptr->rx.info[idx]);
1da177e4 1594
0fe9f15e 1595 rd_info->skb = dev_alloc_skb(vptr->rx.buf_sz + 64);
1da177e4
LT
1596 if (rd_info->skb == NULL)
1597 return -ENOMEM;
1598
1599 /*
1600 * Do the gymnastics to get the buffer head for data at
1601 * 64byte alignment.
1602 */
689be439 1603 skb_reserve(rd_info->skb, (unsigned long) rd_info->skb->data & 63);
0fe9f15e
FR
1604 rd_info->skb_dma = pci_map_single(vptr->pdev, rd_info->skb->data,
1605 vptr->rx.buf_sz, PCI_DMA_FROMDEVICE);
6aa20a22 1606
1da177e4
LT
1607 /*
1608 * Fill in the descriptor to match
0fe9f15e 1609 */
6aa20a22 1610
1da177e4 1611 *((u32 *) & (rd->rdesc0)) = 0;
0fe9f15e 1612 rd->size = cpu_to_le16(vptr->rx.buf_sz) | RX_INTEN;
1da177e4
LT
1613 rd->pa_low = cpu_to_le32(rd_info->skb_dma);
1614 rd->pa_high = 0;
1615 return 0;
1616}
1617
1618/**
1619 * tx_srv - transmit interrupt service
1620 * @vptr; Velocity
1621 * @status:
1622 *
1623 * Scan the queues looking for transmitted packets that
1624 * we can complete and clean up. Update any statistics as
3a4fa0a2 1625 * necessary/
1da177e4 1626 */
6aa20a22 1627
1da177e4
LT
1628static int velocity_tx_srv(struct velocity_info *vptr, u32 status)
1629{
1630 struct tx_desc *td;
1631 int qnum;
1632 int full = 0;
1633 int idx;
1634 int works = 0;
1635 struct velocity_td_info *tdinfo;
553e2335 1636 struct net_device_stats *stats = &vptr->dev->stats;
1da177e4 1637
0fe9f15e
FR
1638 for (qnum = 0; qnum < vptr->tx.numq; qnum++) {
1639 for (idx = vptr->tx.tail[qnum]; vptr->tx.used[qnum] > 0;
1da177e4
LT
1640 idx = (idx + 1) % vptr->options.numtx) {
1641
1642 /*
1643 * Get Tx Descriptor
1644 */
0fe9f15e
FR
1645 td = &(vptr->tx.rings[qnum][idx]);
1646 tdinfo = &(vptr->tx.infos[qnum][idx]);
1da177e4 1647
4a51c0d0 1648 if (td->tdesc0.len & OWNED_BY_NIC)
1da177e4
LT
1649 break;
1650
1651 if ((works++ > 15))
1652 break;
1653
1654 if (td->tdesc0.TSR & TSR0_TERR) {
1655 stats->tx_errors++;
1656 stats->tx_dropped++;
1657 if (td->tdesc0.TSR & TSR0_CDH)
1658 stats->tx_heartbeat_errors++;
1659 if (td->tdesc0.TSR & TSR0_CRS)
1660 stats->tx_carrier_errors++;
1661 if (td->tdesc0.TSR & TSR0_ABT)
1662 stats->tx_aborted_errors++;
1663 if (td->tdesc0.TSR & TSR0_OWC)
1664 stats->tx_window_errors++;
1665 } else {
1666 stats->tx_packets++;
1667 stats->tx_bytes += tdinfo->skb->len;
1668 }
1669 velocity_free_tx_buf(vptr, tdinfo);
0fe9f15e 1670 vptr->tx.used[qnum]--;
1da177e4 1671 }
0fe9f15e 1672 vptr->tx.tail[qnum] = idx;
1da177e4
LT
1673
1674 if (AVAIL_TD(vptr, qnum) < 1) {
1675 full = 1;
1676 }
1677 }
1678 /*
1679 * Look to see if we should kick the transmit network
1680 * layer for more work.
1681 */
1682 if (netif_queue_stopped(vptr->dev) && (full == 0)
1683 && (!(vptr->mii_status & VELOCITY_LINK_FAIL))) {
1684 netif_wake_queue(vptr->dev);
1685 }
1686 return works;
1687}
1688
1689/**
1690 * velocity_print_link_status - link status reporting
1691 * @vptr: velocity to report on
1692 *
1693 * Turn the link status of the velocity card into a kernel log
1694 * description of the new link state, detailing speed and duplex
1695 * status
1696 */
1697
1698static void velocity_print_link_status(struct velocity_info *vptr)
1699{
1700
1701 if (vptr->mii_status & VELOCITY_LINK_FAIL) {
1702 VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: failed to detect cable link\n", vptr->dev->name);
1703 } else if (vptr->options.spd_dpx == SPD_DPX_AUTO) {
b4fea61a 1704 VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: Link auto-negotiation", vptr->dev->name);
1da177e4
LT
1705
1706 if (vptr->mii_status & VELOCITY_SPEED_1000)
1707 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 1000M bps");
1708 else if (vptr->mii_status & VELOCITY_SPEED_100)
1709 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 100M bps");
1710 else
1711 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 10M bps");
1712
1713 if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
1714 VELOCITY_PRT(MSG_LEVEL_INFO, " full duplex\n");
1715 else
1716 VELOCITY_PRT(MSG_LEVEL_INFO, " half duplex\n");
1717 } else {
1718 VELOCITY_PRT(MSG_LEVEL_INFO, KERN_NOTICE "%s: Link forced", vptr->dev->name);
1719 switch (vptr->options.spd_dpx) {
1720 case SPD_DPX_100_HALF:
1721 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 100M bps half duplex\n");
1722 break;
1723 case SPD_DPX_100_FULL:
1724 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 100M bps full duplex\n");
1725 break;
1726 case SPD_DPX_10_HALF:
1727 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 10M bps half duplex\n");
1728 break;
1729 case SPD_DPX_10_FULL:
1730 VELOCITY_PRT(MSG_LEVEL_INFO, " speed 10M bps full duplex\n");
1731 break;
1732 default:
1733 break;
1734 }
1735 }
1736}
1737
1738/**
1739 * velocity_error - handle error from controller
1740 * @vptr: velocity
1741 * @status: card status
1742 *
1743 * Process an error report from the hardware and attempt to recover
6aa20a22 1744 * the card itself. At the moment we cannot recover from some
1da177e4
LT
1745 * theoretically impossible errors but this could be fixed using
1746 * the pci_device_failed logic to bounce the hardware
1747 *
1748 */
6aa20a22 1749
1da177e4
LT
1750static void velocity_error(struct velocity_info *vptr, int status)
1751{
1752
1753 if (status & ISR_TXSTLI) {
1754 struct mac_regs __iomem * regs = vptr->mac_regs;
1755
0e6ff158 1756 printk(KERN_ERR "TD structure error TDindex=%hx\n", readw(&regs->TDIdx[0]));
1da177e4
LT
1757 BYTE_REG_BITS_ON(TXESR_TDSTR, &regs->TXESR);
1758 writew(TRDCSR_RUN, &regs->TDCSRClr);
1759 netif_stop_queue(vptr->dev);
6aa20a22 1760
1da177e4
LT
1761 /* FIXME: port over the pci_device_failed code and use it
1762 here */
1763 }
1764
1765 if (status & ISR_SRCI) {
1766 struct mac_regs __iomem * regs = vptr->mac_regs;
1767 int linked;
1768
1769 if (vptr->options.spd_dpx == SPD_DPX_AUTO) {
1770 vptr->mii_status = check_connection_type(regs);
1771
1772 /*
6aa20a22 1773 * If it is a 3119, disable frame bursting in
1da177e4
LT
1774 * halfduplex mode and enable it in fullduplex
1775 * mode
1776 */
1777 if (vptr->rev_id < REV_ID_VT3216_A0) {
1778 if (vptr->mii_status | VELOCITY_DUPLEX_FULL)
1779 BYTE_REG_BITS_ON(TCR_TB2BDIS, &regs->TCR);
1780 else
1781 BYTE_REG_BITS_OFF(TCR_TB2BDIS, &regs->TCR);
1782 }
1783 /*
1784 * Only enable CD heart beat counter in 10HD mode
1785 */
1786 if (!(vptr->mii_status & VELOCITY_DUPLEX_FULL) && (vptr->mii_status & VELOCITY_SPEED_10)) {
1787 BYTE_REG_BITS_OFF(TESTCFG_HBDIS, &regs->TESTCFG);
1788 } else {
1789 BYTE_REG_BITS_ON(TESTCFG_HBDIS, &regs->TESTCFG);
1790 }
1791 }
1792 /*
1793 * Get link status from PHYSR0
1794 */
1795 linked = readb(&regs->PHYSR0) & PHYSR0_LINKGD;
1796
1797 if (linked) {
1798 vptr->mii_status &= ~VELOCITY_LINK_FAIL;
8a22dddb 1799 netif_carrier_on(vptr->dev);
1da177e4
LT
1800 } else {
1801 vptr->mii_status |= VELOCITY_LINK_FAIL;
8a22dddb 1802 netif_carrier_off(vptr->dev);
1da177e4
LT
1803 }
1804
1805 velocity_print_link_status(vptr);
1806 enable_flow_control_ability(vptr);
1807
1808 /*
6aa20a22 1809 * Re-enable auto-polling because SRCI will disable
1da177e4
LT
1810 * auto-polling
1811 */
6aa20a22 1812
1da177e4
LT
1813 enable_mii_autopoll(regs);
1814
1815 if (vptr->mii_status & VELOCITY_LINK_FAIL)
1816 netif_stop_queue(vptr->dev);
1817 else
1818 netif_wake_queue(vptr->dev);
1819
1820 };
1821 if (status & ISR_MIBFI)
1822 velocity_update_hw_mibs(vptr);
1823 if (status & ISR_LSTEI)
1824 mac_rx_queue_wake(vptr->mac_regs);
1825}
1826
1827/**
1828 * velocity_free_tx_buf - free transmit buffer
1829 * @vptr: velocity
1830 * @tdinfo: buffer
1831 *
1832 * Release an transmit buffer. If the buffer was preallocated then
1833 * recycle it, if not then unmap the buffer.
1834 */
6aa20a22 1835
1da177e4
LT
1836static void velocity_free_tx_buf(struct velocity_info *vptr, struct velocity_td_info *tdinfo)
1837{
1838 struct sk_buff *skb = tdinfo->skb;
1839 int i;
59f8e169 1840 int pktlen;
1da177e4
LT
1841
1842 /*
1843 * Don't unmap the pre-allocated tx_bufs
1844 */
580a6902 1845 if (tdinfo->skb_dma) {
1da177e4 1846
f6b24caa 1847 pktlen = max_t(unsigned int, skb->len, ETH_ZLEN);
1da177e4 1848 for (i = 0; i < tdinfo->nskb_dma; i++) {
59f8e169 1849 pci_unmap_single(vptr->pdev, tdinfo->skb_dma[i], pktlen, PCI_DMA_TODEVICE);
1da177e4
LT
1850 tdinfo->skb_dma[i] = 0;
1851 }
1852 }
1853 dev_kfree_skb_irq(skb);
1854 tdinfo->skb = NULL;
1855}
1856
3c4dc711
FR
1857static int velocity_init_rings(struct velocity_info *vptr, int mtu)
1858{
1859 int ret;
1860
1861 velocity_set_rxbufsize(vptr, mtu);
1862
1863 ret = velocity_init_dma_rings(vptr);
1864 if (ret < 0)
1865 goto out;
1866
1867 ret = velocity_init_rd_ring(vptr);
1868 if (ret < 0)
1869 goto err_free_dma_rings_0;
1870
1871 ret = velocity_init_td_ring(vptr);
1872 if (ret < 0)
1873 goto err_free_rd_ring_1;
1874out:
1875 return ret;
1876
1877err_free_rd_ring_1:
1878 velocity_free_rd_ring(vptr);
1879err_free_dma_rings_0:
1880 velocity_free_dma_rings(vptr);
1881 goto out;
1882}
1883
1884static void velocity_free_rings(struct velocity_info *vptr)
1885{
1886 velocity_free_td_ring(vptr);
1887 velocity_free_rd_ring(vptr);
1888 velocity_free_dma_rings(vptr);
1889}
1890
1da177e4
LT
1891/**
1892 * velocity_open - interface activation callback
1893 * @dev: network layer device to open
1894 *
1895 * Called when the network layer brings the interface up. Returns
1896 * a negative posix error code on failure, or zero on success.
1897 *
1898 * All the ring allocation and set up is done on open for this
1899 * adapter to minimise memory usage when inactive
1900 */
6aa20a22 1901
1da177e4
LT
1902static int velocity_open(struct net_device *dev)
1903{
8ab6f3f7 1904 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
1905 int ret;
1906
3c4dc711 1907 ret = velocity_init_rings(vptr, dev->mtu);
1da177e4
LT
1908 if (ret < 0)
1909 goto out;
1910
6aa20a22 1911 /* Ensure chip is running */
1da177e4 1912 pci_set_power_state(vptr->pdev, PCI_D0);
6aa20a22 1913
28133176
FR
1914 velocity_give_many_rx_descs(vptr);
1915
1da177e4
LT
1916 velocity_init_registers(vptr, VELOCITY_INIT_COLD);
1917
1fb9df5d 1918 ret = request_irq(vptr->pdev->irq, &velocity_intr, IRQF_SHARED,
1da177e4
LT
1919 dev->name, dev);
1920 if (ret < 0) {
1921 /* Power down the chip */
1922 pci_set_power_state(vptr->pdev, PCI_D3hot);
3c4dc711
FR
1923 velocity_free_rings(vptr);
1924 goto out;
1da177e4
LT
1925 }
1926
1927 mac_enable_int(vptr->mac_regs);
1928 netif_start_queue(dev);
1929 vptr->flags |= VELOCITY_FLAGS_OPENED;
1930out:
1931 return ret;
1da177e4
LT
1932}
1933
6aa20a22 1934/**
1da177e4
LT
1935 * velocity_change_mtu - MTU change callback
1936 * @dev: network device
1937 * @new_mtu: desired MTU
1938 *
1939 * Handle requests from the networking layer for MTU change on
1940 * this interface. It gets called on a change by the network layer.
1941 * Return zero for success or negative posix error code.
1942 */
6aa20a22 1943
1da177e4
LT
1944static int velocity_change_mtu(struct net_device *dev, int new_mtu)
1945{
8ab6f3f7 1946 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
1947 int ret = 0;
1948
1949 if ((new_mtu < VELOCITY_MIN_MTU) || new_mtu > (VELOCITY_MAX_MTU)) {
6aa20a22 1950 VELOCITY_PRT(MSG_LEVEL_ERR, KERN_NOTICE "%s: Invalid MTU.\n",
1da177e4 1951 vptr->dev->name);
3c4dc711
FR
1952 ret = -EINVAL;
1953 goto out_0;
1da177e4
LT
1954 }
1955
bd7b3f34
SH
1956 if (!netif_running(dev)) {
1957 dev->mtu = new_mtu;
3c4dc711 1958 goto out_0;
bd7b3f34
SH
1959 }
1960
3c4dc711
FR
1961 if (dev->mtu != new_mtu) {
1962 struct velocity_info *tmp_vptr;
1963 unsigned long flags;
1964 struct rx_info rx;
1965 struct tx_info tx;
1966
1967 tmp_vptr = kzalloc(sizeof(*tmp_vptr), GFP_KERNEL);
1968 if (!tmp_vptr) {
1969 ret = -ENOMEM;
1970 goto out_0;
1971 }
1972
1973 tmp_vptr->dev = dev;
1974 tmp_vptr->pdev = vptr->pdev;
1975 tmp_vptr->options = vptr->options;
1976 tmp_vptr->tx.numq = vptr->tx.numq;
1977
1978 ret = velocity_init_rings(tmp_vptr, new_mtu);
1979 if (ret < 0)
1980 goto out_free_tmp_vptr_1;
1981
1da177e4
LT
1982 spin_lock_irqsave(&vptr->lock, flags);
1983
1984 netif_stop_queue(dev);
1985 velocity_shutdown(vptr);
1986
3c4dc711
FR
1987 rx = vptr->rx;
1988 tx = vptr->tx;
1da177e4 1989
3c4dc711
FR
1990 vptr->rx = tmp_vptr->rx;
1991 vptr->tx = tmp_vptr->tx;
1da177e4 1992
3c4dc711
FR
1993 tmp_vptr->rx = rx;
1994 tmp_vptr->tx = tx;
9088d9a4 1995
3c4dc711 1996 dev->mtu = new_mtu;
1da177e4 1997
3c4dc711 1998 velocity_give_many_rx_descs(vptr);
1da177e4
LT
1999
2000 velocity_init_registers(vptr, VELOCITY_INIT_COLD);
2001
2002 mac_enable_int(vptr->mac_regs);
2003 netif_start_queue(dev);
3c4dc711 2004
1da177e4 2005 spin_unlock_irqrestore(&vptr->lock, flags);
1da177e4 2006
3c4dc711
FR
2007 velocity_free_rings(tmp_vptr);
2008
2009out_free_tmp_vptr_1:
2010 kfree(tmp_vptr);
2011 }
2012out_0:
1da177e4
LT
2013 return ret;
2014}
2015
2016/**
2017 * velocity_shutdown - shut down the chip
2018 * @vptr: velocity to deactivate
2019 *
2020 * Shuts down the internal operations of the velocity and
2021 * disables interrupts, autopolling, transmit and receive
2022 */
6aa20a22 2023
1da177e4
LT
2024static void velocity_shutdown(struct velocity_info *vptr)
2025{
2026 struct mac_regs __iomem * regs = vptr->mac_regs;
2027 mac_disable_int(regs);
2028 writel(CR0_STOP, &regs->CR0Set);
2029 writew(0xFFFF, &regs->TDCSRClr);
2030 writeb(0xFF, &regs->RDCSRClr);
2031 safe_disable_mii_autopoll(regs);
2032 mac_clear_isr(regs);
2033}
2034
2035/**
2036 * velocity_close - close adapter callback
2037 * @dev: network device
2038 *
2039 * Callback from the network layer when the velocity is being
2040 * deactivated by the network layer
2041 */
2042
2043static int velocity_close(struct net_device *dev)
2044{
8ab6f3f7 2045 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2046
2047 netif_stop_queue(dev);
2048 velocity_shutdown(vptr);
2049
2050 if (vptr->flags & VELOCITY_FLAGS_WOL_ENABLED)
2051 velocity_get_ip(vptr);
2052 if (dev->irq != 0)
2053 free_irq(dev->irq, dev);
6aa20a22 2054
1da177e4
LT
2055 /* Power down the chip */
2056 pci_set_power_state(vptr->pdev, PCI_D3hot);
6aa20a22 2057
1da177e4
LT
2058 velocity_free_rings(vptr);
2059
2060 vptr->flags &= (~VELOCITY_FLAGS_OPENED);
2061 return 0;
2062}
2063
2064/**
2065 * velocity_xmit - transmit packet callback
2066 * @skb: buffer to transmit
2067 * @dev: network device
2068 *
2069 * Called by the networ layer to request a packet is queued to
2070 * the velocity. Returns zero on success.
2071 */
6aa20a22 2072
1da177e4
LT
2073static int velocity_xmit(struct sk_buff *skb, struct net_device *dev)
2074{
8ab6f3f7 2075 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2076 int qnum = 0;
2077 struct tx_desc *td_ptr;
2078 struct velocity_td_info *tdinfo;
2079 unsigned long flags;
59f8e169 2080 int pktlen;
580a6902
FR
2081 __le16 len;
2082 int index;
2083
2084
59f8e169
DJ
2085 if (skb_padto(skb, ETH_ZLEN))
2086 goto out;
2087 pktlen = max_t(unsigned int, skb->len, ETH_ZLEN);
580a6902
FR
2088
2089 len = cpu_to_le16(pktlen);
1da177e4
LT
2090
2091 spin_lock_irqsave(&vptr->lock, flags);
2092
0fe9f15e
FR
2093 index = vptr->tx.curr[qnum];
2094 td_ptr = &(vptr->tx.rings[qnum][index]);
2095 tdinfo = &(vptr->tx.infos[qnum][index]);
1da177e4 2096
1da177e4 2097 td_ptr->tdesc1.TCR = TCR0_TIC;
4a51c0d0 2098 td_ptr->td_buf[0].size &= ~TD_QUEUE;
1da177e4 2099
83c98a8c
DJ
2100 /*
2101 * Map the linear network buffer into PCI space and
2102 * add it to the transmit ring.
2103 */
2104 tdinfo->skb = skb;
2105 tdinfo->skb_dma[0] = pci_map_single(vptr->pdev, skb->data, pktlen, PCI_DMA_TODEVICE);
2106 td_ptr->tdesc0.len = len;
2107 td_ptr->td_buf[0].pa_low = cpu_to_le32(tdinfo->skb_dma[0]);
2108 td_ptr->td_buf[0].pa_high = 0;
2109 td_ptr->td_buf[0].size = len;
2110 tdinfo->nskb_dma = 1;
1da177e4 2111
4a51c0d0 2112 td_ptr->tdesc1.cmd = TCPLS_NORMAL + (tdinfo->nskb_dma + 1) * 16;
1da177e4 2113
501e4d24 2114 if (vptr->vlgrp && vlan_tx_tag_present(skb)) {
4a51c0d0 2115 td_ptr->tdesc1.vlan = cpu_to_le16(vlan_tx_tag_get(skb));
1da177e4
LT
2116 td_ptr->tdesc1.TCR |= TCR0_VETAG;
2117 }
2118
2119 /*
2120 * Handle hardware checksum
2121 */
2122 if ((vptr->flags & VELOCITY_FLAGS_TX_CSUM)
84fa7933 2123 && (skb->ip_summed == CHECKSUM_PARTIAL)) {
eddc9ec5 2124 const struct iphdr *ip = ip_hdr(skb);
1da177e4
LT
2125 if (ip->protocol == IPPROTO_TCP)
2126 td_ptr->tdesc1.TCR |= TCR0_TCPCK;
2127 else if (ip->protocol == IPPROTO_UDP)
2128 td_ptr->tdesc1.TCR |= (TCR0_UDPCK);
2129 td_ptr->tdesc1.TCR |= TCR0_IPCK;
2130 }
2131 {
2132
2133 int prev = index - 1;
2134
2135 if (prev < 0)
2136 prev = vptr->options.numtx - 1;
4a51c0d0 2137 td_ptr->tdesc0.len |= OWNED_BY_NIC;
0fe9f15e
FR
2138 vptr->tx.used[qnum]++;
2139 vptr->tx.curr[qnum] = (index + 1) % vptr->options.numtx;
1da177e4
LT
2140
2141 if (AVAIL_TD(vptr, qnum) < 1)
2142 netif_stop_queue(dev);
2143
0fe9f15e 2144 td_ptr = &(vptr->tx.rings[qnum][prev]);
4a51c0d0 2145 td_ptr->td_buf[0].size |= TD_QUEUE;
1da177e4
LT
2146 mac_tx_queue_wake(vptr->mac_regs, qnum);
2147 }
2148 dev->trans_start = jiffies;
2149 spin_unlock_irqrestore(&vptr->lock, flags);
580a6902
FR
2150out:
2151 return NETDEV_TX_OK;
1da177e4
LT
2152}
2153
2154/**
2155 * velocity_intr - interrupt callback
2156 * @irq: interrupt number
2157 * @dev_instance: interrupting device
1da177e4
LT
2158 *
2159 * Called whenever an interrupt is generated by the velocity
2160 * adapter IRQ line. We may not be the source of the interrupt
2161 * and need to identify initially if we are, and if not exit as
2162 * efficiently as possible.
2163 */
6aa20a22 2164
3ca17dfb 2165static irqreturn_t velocity_intr(int irq, void *dev_instance)
1da177e4
LT
2166{
2167 struct net_device *dev = dev_instance;
8ab6f3f7 2168 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2169 u32 isr_status;
2170 int max_count = 0;
2171
2172
2173 spin_lock(&vptr->lock);
2174 isr_status = mac_read_isr(vptr->mac_regs);
2175
2176 /* Not us ? */
2177 if (isr_status == 0) {
2178 spin_unlock(&vptr->lock);
2179 return IRQ_NONE;
2180 }
2181
2182 mac_disable_int(vptr->mac_regs);
2183
2184 /*
2185 * Keep processing the ISR until we have completed
2186 * processing and the isr_status becomes zero
2187 */
6aa20a22 2188
1da177e4
LT
2189 while (isr_status != 0) {
2190 mac_write_isr(vptr->mac_regs, isr_status);
2191 if (isr_status & (~(ISR_PRXI | ISR_PPRXI | ISR_PTXI | ISR_PPTXI)))
2192 velocity_error(vptr, isr_status);
2193 if (isr_status & (ISR_PRXI | ISR_PPRXI))
2194 max_count += velocity_rx_srv(vptr, isr_status);
2195 if (isr_status & (ISR_PTXI | ISR_PPTXI))
2196 max_count += velocity_tx_srv(vptr, isr_status);
2197 isr_status = mac_read_isr(vptr->mac_regs);
2198 if (max_count > vptr->options.int_works)
2199 {
6aa20a22 2200 printk(KERN_WARNING "%s: excessive work at interrupt.\n",
1da177e4
LT
2201 dev->name);
2202 max_count = 0;
2203 }
2204 }
2205 spin_unlock(&vptr->lock);
2206 mac_enable_int(vptr->mac_regs);
2207 return IRQ_HANDLED;
2208
2209}
2210
2211
2212/**
2213 * velocity_set_multi - filter list change callback
2214 * @dev: network device
2215 *
2216 * Called by the network layer when the filter lists need to change
2217 * for a velocity adapter. Reload the CAMs with the new address
2218 * filter ruleset.
2219 */
6aa20a22 2220
1da177e4
LT
2221static void velocity_set_multi(struct net_device *dev)
2222{
8ab6f3f7 2223 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2224 struct mac_regs __iomem * regs = vptr->mac_regs;
2225 u8 rx_mode;
2226 int i;
2227 struct dev_mc_list *mclist;
2228
2229 if (dev->flags & IFF_PROMISC) { /* Set promiscuous. */
1da177e4
LT
2230 writel(0xffffffff, &regs->MARCAM[0]);
2231 writel(0xffffffff, &regs->MARCAM[4]);
2232 rx_mode = (RCR_AM | RCR_AB | RCR_PROM);
2233 } else if ((dev->mc_count > vptr->multicast_limit)
2234 || (dev->flags & IFF_ALLMULTI)) {
2235 writel(0xffffffff, &regs->MARCAM[0]);
2236 writel(0xffffffff, &regs->MARCAM[4]);
2237 rx_mode = (RCR_AM | RCR_AB);
2238 } else {
2239 int offset = MCAM_SIZE - vptr->multicast_limit;
01faccbf 2240 mac_get_cam_mask(regs, vptr->mCAMmask);
1da177e4
LT
2241
2242 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count; i++, mclist = mclist->next) {
01faccbf 2243 mac_set_cam(regs, i + offset, mclist->dmi_addr);
1da177e4
LT
2244 vptr->mCAMmask[(offset + i) / 8] |= 1 << ((offset + i) & 7);
2245 }
2246
01faccbf 2247 mac_set_cam_mask(regs, vptr->mCAMmask);
5f5c4bdb 2248 rx_mode = RCR_AM | RCR_AB | RCR_AP;
1da177e4
LT
2249 }
2250 if (dev->mtu > 1500)
2251 rx_mode |= RCR_AL;
2252
2253 BYTE_REG_BITS_ON(rx_mode, &regs->RCR);
2254
2255}
2256
2257/**
2258 * velocity_get_status - statistics callback
2259 * @dev: network device
2260 *
2261 * Callback from the network layer to allow driver statistics
2262 * to be resynchronized with hardware collected state. In the
2263 * case of the velocity we need to pull the MIB counters from
2264 * the hardware into the counters before letting the network
2265 * layer display them.
2266 */
6aa20a22 2267
1da177e4
LT
2268static struct net_device_stats *velocity_get_stats(struct net_device *dev)
2269{
8ab6f3f7 2270 struct velocity_info *vptr = netdev_priv(dev);
6aa20a22 2271
1da177e4
LT
2272 /* If the hardware is down, don't touch MII */
2273 if(!netif_running(dev))
553e2335 2274 return &dev->stats;
1da177e4
LT
2275
2276 spin_lock_irq(&vptr->lock);
2277 velocity_update_hw_mibs(vptr);
2278 spin_unlock_irq(&vptr->lock);
2279
553e2335
ED
2280 dev->stats.rx_packets = vptr->mib_counter[HW_MIB_ifRxAllPkts];
2281 dev->stats.rx_errors = vptr->mib_counter[HW_MIB_ifRxErrorPkts];
2282 dev->stats.rx_length_errors = vptr->mib_counter[HW_MIB_ifInRangeLengthErrors];
1da177e4
LT
2283
2284// unsigned long rx_dropped; /* no space in linux buffers */
553e2335 2285 dev->stats.collisions = vptr->mib_counter[HW_MIB_ifTxEtherCollisions];
1da177e4
LT
2286 /* detailed rx_errors: */
2287// unsigned long rx_length_errors;
2288// unsigned long rx_over_errors; /* receiver ring buff overflow */
553e2335 2289 dev->stats.rx_crc_errors = vptr->mib_counter[HW_MIB_ifRxPktCRCE];
1da177e4
LT
2290// unsigned long rx_frame_errors; /* recv'd frame alignment error */
2291// unsigned long rx_fifo_errors; /* recv'r fifo overrun */
2292// unsigned long rx_missed_errors; /* receiver missed packet */
2293
2294 /* detailed tx_errors */
2295// unsigned long tx_fifo_errors;
2296
553e2335 2297 return &dev->stats;
1da177e4
LT
2298}
2299
2300
2301/**
2302 * velocity_ioctl - ioctl entry point
2303 * @dev: network device
2304 * @rq: interface request ioctl
2305 * @cmd: command code
2306 *
2307 * Called when the user issues an ioctl request to the network
2308 * device in question. The velocity interface supports MII.
2309 */
6aa20a22 2310
1da177e4
LT
2311static int velocity_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2312{
8ab6f3f7 2313 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2314 int ret;
2315
2316 /* If we are asked for information and the device is power
2317 saving then we need to bring the device back up to talk to it */
6aa20a22 2318
1da177e4
LT
2319 if (!netif_running(dev))
2320 pci_set_power_state(vptr->pdev, PCI_D0);
6aa20a22 2321
1da177e4
LT
2322 switch (cmd) {
2323 case SIOCGMIIPHY: /* Get address of MII PHY in use. */
2324 case SIOCGMIIREG: /* Read MII PHY register. */
2325 case SIOCSMIIREG: /* Write to MII PHY register. */
2326 ret = velocity_mii_ioctl(dev, rq, cmd);
2327 break;
2328
2329 default:
2330 ret = -EOPNOTSUPP;
2331 }
2332 if (!netif_running(dev))
2333 pci_set_power_state(vptr->pdev, PCI_D3hot);
6aa20a22
JG
2334
2335
1da177e4
LT
2336 return ret;
2337}
2338
2339/*
2340 * Definition for our device driver. The PCI layer interface
2341 * uses this to handle all our card discover and plugging
2342 */
6aa20a22 2343
1da177e4
LT
2344static struct pci_driver velocity_driver = {
2345 .name = VELOCITY_NAME,
2346 .id_table = velocity_id_table,
2347 .probe = velocity_found1,
2348 .remove = __devexit_p(velocity_remove1),
2349#ifdef CONFIG_PM
2350 .suspend = velocity_suspend,
2351 .resume = velocity_resume,
2352#endif
2353};
2354
2355/**
2356 * velocity_init_module - load time function
2357 *
2358 * Called when the velocity module is loaded. The PCI driver
2359 * is registered with the PCI layer, and in turn will call
2360 * the probe functions for each velocity adapter installed
2361 * in the system.
2362 */
6aa20a22 2363
1da177e4
LT
2364static int __init velocity_init_module(void)
2365{
2366 int ret;
2367
2368 velocity_register_notifier();
29917620 2369 ret = pci_register_driver(&velocity_driver);
1da177e4
LT
2370 if (ret < 0)
2371 velocity_unregister_notifier();
2372 return ret;
2373}
2374
2375/**
2376 * velocity_cleanup - module unload
2377 *
2378 * When the velocity hardware is unloaded this function is called.
6aa20a22 2379 * It will clean up the notifiers and the unregister the PCI
1da177e4
LT
2380 * driver interface for this hardware. This in turn cleans up
2381 * all discovered interfaces before returning from the function
2382 */
6aa20a22 2383
1da177e4
LT
2384static void __exit velocity_cleanup_module(void)
2385{
2386 velocity_unregister_notifier();
2387 pci_unregister_driver(&velocity_driver);
2388}
2389
2390module_init(velocity_init_module);
2391module_exit(velocity_cleanup_module);
2392
2393
2394/*
2395 * MII access , media link mode setting functions
2396 */
6aa20a22
JG
2397
2398
1da177e4
LT
2399/**
2400 * mii_init - set up MII
2401 * @vptr: velocity adapter
2402 * @mii_status: links tatus
2403 *
2404 * Set up the PHY for the current link state.
2405 */
6aa20a22 2406
1da177e4
LT
2407static void mii_init(struct velocity_info *vptr, u32 mii_status)
2408{
2409 u16 BMCR;
2410
2411 switch (PHYID_GET_PHY_ID(vptr->phy_id)) {
2412 case PHYID_CICADA_CS8201:
2413 /*
2414 * Reset to hardware default
2415 */
2416 MII_REG_BITS_OFF((ANAR_ASMDIR | ANAR_PAUSE), MII_REG_ANAR, vptr->mac_regs);
2417 /*
2418 * Turn on ECHODIS bit in NWay-forced full mode and turn it
6aa20a22 2419 * off it in NWay-forced half mode for NWay-forced v.s.
1da177e4
LT
2420 * legacy-forced issue.
2421 */
2422 if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
2423 MII_REG_BITS_ON(TCSR_ECHODIS, MII_REG_TCSR, vptr->mac_regs);
2424 else
2425 MII_REG_BITS_OFF(TCSR_ECHODIS, MII_REG_TCSR, vptr->mac_regs);
2426 /*
2427 * Turn on Link/Activity LED enable bit for CIS8201
2428 */
2429 MII_REG_BITS_ON(PLED_LALBE, MII_REG_PLED, vptr->mac_regs);
2430 break;
2431 case PHYID_VT3216_32BIT:
2432 case PHYID_VT3216_64BIT:
2433 /*
2434 * Reset to hardware default
2435 */
2436 MII_REG_BITS_ON((ANAR_ASMDIR | ANAR_PAUSE), MII_REG_ANAR, vptr->mac_regs);
2437 /*
2438 * Turn on ECHODIS bit in NWay-forced full mode and turn it
6aa20a22 2439 * off it in NWay-forced half mode for NWay-forced v.s.
1da177e4
LT
2440 * legacy-forced issue
2441 */
2442 if (vptr->mii_status & VELOCITY_DUPLEX_FULL)
2443 MII_REG_BITS_ON(TCSR_ECHODIS, MII_REG_TCSR, vptr->mac_regs);
2444 else
2445 MII_REG_BITS_OFF(TCSR_ECHODIS, MII_REG_TCSR, vptr->mac_regs);
2446 break;
2447
2448 case PHYID_MARVELL_1000:
2449 case PHYID_MARVELL_1000S:
2450 /*
6aa20a22 2451 * Assert CRS on Transmit
1da177e4
LT
2452 */
2453 MII_REG_BITS_ON(PSCR_ACRSTX, MII_REG_PSCR, vptr->mac_regs);
2454 /*
6aa20a22 2455 * Reset to hardware default
1da177e4
LT
2456 */
2457 MII_REG_BITS_ON((ANAR_ASMDIR | ANAR_PAUSE), MII_REG_ANAR, vptr->mac_regs);
2458 break;
2459 default:
2460 ;
2461 }
2462 velocity_mii_read(vptr->mac_regs, MII_REG_BMCR, &BMCR);
2463 if (BMCR & BMCR_ISO) {
2464 BMCR &= ~BMCR_ISO;
2465 velocity_mii_write(vptr->mac_regs, MII_REG_BMCR, BMCR);
2466 }
2467}
2468
2469/**
2470 * safe_disable_mii_autopoll - autopoll off
2471 * @regs: velocity registers
2472 *
2473 * Turn off the autopoll and wait for it to disable on the chip
2474 */
6aa20a22 2475
1da177e4
LT
2476static void safe_disable_mii_autopoll(struct mac_regs __iomem * regs)
2477{
2478 u16 ww;
2479
2480 /* turn off MAUTO */
2481 writeb(0, &regs->MIICR);
2482 for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
2483 udelay(1);
2484 if (BYTE_REG_BITS_IS_ON(MIISR_MIDLE, &regs->MIISR))
2485 break;
2486 }
2487}
2488
2489/**
2490 * enable_mii_autopoll - turn on autopolling
2491 * @regs: velocity registers
2492 *
2493 * Enable the MII link status autopoll feature on the Velocity
2494 * hardware. Wait for it to enable.
2495 */
2496
2497static void enable_mii_autopoll(struct mac_regs __iomem * regs)
2498{
2499 int ii;
2500
2501 writeb(0, &(regs->MIICR));
2502 writeb(MIIADR_SWMPL, &regs->MIIADR);
2503
2504 for (ii = 0; ii < W_MAX_TIMEOUT; ii++) {
2505 udelay(1);
2506 if (BYTE_REG_BITS_IS_ON(MIISR_MIDLE, &regs->MIISR))
2507 break;
2508 }
2509
2510 writeb(MIICR_MAUTO, &regs->MIICR);
2511
2512 for (ii = 0; ii < W_MAX_TIMEOUT; ii++) {
2513 udelay(1);
2514 if (!BYTE_REG_BITS_IS_ON(MIISR_MIDLE, &regs->MIISR))
2515 break;
2516 }
2517
2518}
2519
2520/**
2521 * velocity_mii_read - read MII data
2522 * @regs: velocity registers
2523 * @index: MII register index
2524 * @data: buffer for received data
2525 *
2526 * Perform a single read of an MII 16bit register. Returns zero
2527 * on success or -ETIMEDOUT if the PHY did not respond.
2528 */
6aa20a22 2529
1da177e4
LT
2530static int velocity_mii_read(struct mac_regs __iomem *regs, u8 index, u16 *data)
2531{
2532 u16 ww;
2533
2534 /*
2535 * Disable MIICR_MAUTO, so that mii addr can be set normally
2536 */
2537 safe_disable_mii_autopoll(regs);
2538
2539 writeb(index, &regs->MIIADR);
2540
2541 BYTE_REG_BITS_ON(MIICR_RCMD, &regs->MIICR);
2542
2543 for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
2544 if (!(readb(&regs->MIICR) & MIICR_RCMD))
2545 break;
2546 }
2547
2548 *data = readw(&regs->MIIDATA);
2549
2550 enable_mii_autopoll(regs);
2551 if (ww == W_MAX_TIMEOUT)
2552 return -ETIMEDOUT;
2553 return 0;
2554}
2555
2556/**
2557 * velocity_mii_write - write MII data
2558 * @regs: velocity registers
2559 * @index: MII register index
2560 * @data: 16bit data for the MII register
2561 *
2562 * Perform a single write to an MII 16bit register. Returns zero
2563 * on success or -ETIMEDOUT if the PHY did not respond.
2564 */
6aa20a22 2565
1da177e4
LT
2566static int velocity_mii_write(struct mac_regs __iomem *regs, u8 mii_addr, u16 data)
2567{
2568 u16 ww;
2569
2570 /*
2571 * Disable MIICR_MAUTO, so that mii addr can be set normally
2572 */
2573 safe_disable_mii_autopoll(regs);
2574
2575 /* MII reg offset */
2576 writeb(mii_addr, &regs->MIIADR);
2577 /* set MII data */
2578 writew(data, &regs->MIIDATA);
2579
2580 /* turn on MIICR_WCMD */
2581 BYTE_REG_BITS_ON(MIICR_WCMD, &regs->MIICR);
2582
2583 /* W_MAX_TIMEOUT is the timeout period */
2584 for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
2585 udelay(5);
2586 if (!(readb(&regs->MIICR) & MIICR_WCMD))
2587 break;
2588 }
2589 enable_mii_autopoll(regs);
2590
2591 if (ww == W_MAX_TIMEOUT)
2592 return -ETIMEDOUT;
2593 return 0;
2594}
2595
2596/**
2597 * velocity_get_opt_media_mode - get media selection
2598 * @vptr: velocity adapter
2599 *
2600 * Get the media mode stored in EEPROM or module options and load
2601 * mii_status accordingly. The requested link state information
2602 * is also returned.
2603 */
6aa20a22 2604
1da177e4
LT
2605static u32 velocity_get_opt_media_mode(struct velocity_info *vptr)
2606{
2607 u32 status = 0;
2608
2609 switch (vptr->options.spd_dpx) {
2610 case SPD_DPX_AUTO:
2611 status = VELOCITY_AUTONEG_ENABLE;
2612 break;
2613 case SPD_DPX_100_FULL:
2614 status = VELOCITY_SPEED_100 | VELOCITY_DUPLEX_FULL;
2615 break;
2616 case SPD_DPX_10_FULL:
2617 status = VELOCITY_SPEED_10 | VELOCITY_DUPLEX_FULL;
2618 break;
2619 case SPD_DPX_100_HALF:
2620 status = VELOCITY_SPEED_100;
2621 break;
2622 case SPD_DPX_10_HALF:
2623 status = VELOCITY_SPEED_10;
2624 break;
2625 }
2626 vptr->mii_status = status;
2627 return status;
2628}
2629
2630/**
2631 * mii_set_auto_on - autonegotiate on
2632 * @vptr: velocity
2633 *
2634 * Enable autonegotation on this interface
2635 */
6aa20a22 2636
1da177e4
LT
2637static void mii_set_auto_on(struct velocity_info *vptr)
2638{
2639 if (MII_REG_BITS_IS_ON(BMCR_AUTO, MII_REG_BMCR, vptr->mac_regs))
2640 MII_REG_BITS_ON(BMCR_REAUTO, MII_REG_BMCR, vptr->mac_regs);
2641 else
2642 MII_REG_BITS_ON(BMCR_AUTO, MII_REG_BMCR, vptr->mac_regs);
2643}
2644
2645
2646/*
2647static void mii_set_auto_off(struct velocity_info * vptr)
2648{
2649 MII_REG_BITS_OFF(BMCR_AUTO, MII_REG_BMCR, vptr->mac_regs);
2650}
2651*/
2652
2653/**
2654 * set_mii_flow_control - flow control setup
2655 * @vptr: velocity interface
2656 *
2657 * Set up the flow control on this interface according to
2658 * the supplied user/eeprom options.
2659 */
6aa20a22 2660
1da177e4
LT
2661static void set_mii_flow_control(struct velocity_info *vptr)
2662{
2663 /*Enable or Disable PAUSE in ANAR */
2664 switch (vptr->options.flow_cntl) {
2665 case FLOW_CNTL_TX:
2666 MII_REG_BITS_OFF(ANAR_PAUSE, MII_REG_ANAR, vptr->mac_regs);
2667 MII_REG_BITS_ON(ANAR_ASMDIR, MII_REG_ANAR, vptr->mac_regs);
2668 break;
2669
2670 case FLOW_CNTL_RX:
2671 MII_REG_BITS_ON(ANAR_PAUSE, MII_REG_ANAR, vptr->mac_regs);
2672 MII_REG_BITS_ON(ANAR_ASMDIR, MII_REG_ANAR, vptr->mac_regs);
2673 break;
2674
2675 case FLOW_CNTL_TX_RX:
2676 MII_REG_BITS_ON(ANAR_PAUSE, MII_REG_ANAR, vptr->mac_regs);
2677 MII_REG_BITS_ON(ANAR_ASMDIR, MII_REG_ANAR, vptr->mac_regs);
2678 break;
2679
2680 case FLOW_CNTL_DISABLE:
2681 MII_REG_BITS_OFF(ANAR_PAUSE, MII_REG_ANAR, vptr->mac_regs);
2682 MII_REG_BITS_OFF(ANAR_ASMDIR, MII_REG_ANAR, vptr->mac_regs);
2683 break;
2684 default:
2685 break;
2686 }
2687}
2688
2689/**
2690 * velocity_set_media_mode - set media mode
2691 * @mii_status: old MII link state
2692 *
2693 * Check the media link state and configure the flow control
2694 * PHY and also velocity hardware setup accordingly. In particular
2695 * we need to set up CD polling and frame bursting.
2696 */
6aa20a22 2697
1da177e4
LT
2698static int velocity_set_media_mode(struct velocity_info *vptr, u32 mii_status)
2699{
2700 u32 curr_status;
2701 struct mac_regs __iomem * regs = vptr->mac_regs;
2702
2703 vptr->mii_status = mii_check_media_mode(vptr->mac_regs);
2704 curr_status = vptr->mii_status & (~VELOCITY_LINK_FAIL);
2705
2706 /* Set mii link status */
2707 set_mii_flow_control(vptr);
2708
2709 /*
2710 Check if new status is consisent with current status
2711 if (((mii_status & curr_status) & VELOCITY_AUTONEG_ENABLE)
2712 || (mii_status==curr_status)) {
2713 vptr->mii_status=mii_check_media_mode(vptr->mac_regs);
2714 vptr->mii_status=check_connection_type(vptr->mac_regs);
2715 VELOCITY_PRT(MSG_LEVEL_INFO, "Velocity link no change\n");
2716 return 0;
2717 }
2718 */
2719
2720 if (PHYID_GET_PHY_ID(vptr->phy_id) == PHYID_CICADA_CS8201) {
2721 MII_REG_BITS_ON(AUXCR_MDPPS, MII_REG_AUXCR, vptr->mac_regs);
2722 }
2723
2724 /*
2725 * If connection type is AUTO
2726 */
2727 if (mii_status & VELOCITY_AUTONEG_ENABLE) {
2728 VELOCITY_PRT(MSG_LEVEL_INFO, "Velocity is AUTO mode\n");
2729 /* clear force MAC mode bit */
2730 BYTE_REG_BITS_OFF(CHIPGCR_FCMODE, &regs->CHIPGCR);
2731 /* set duplex mode of MAC according to duplex mode of MII */
2732 MII_REG_BITS_ON(ANAR_TXFD | ANAR_TX | ANAR_10FD | ANAR_10, MII_REG_ANAR, vptr->mac_regs);
2733 MII_REG_BITS_ON(G1000CR_1000FD | G1000CR_1000, MII_REG_G1000CR, vptr->mac_regs);
2734 MII_REG_BITS_ON(BMCR_SPEED1G, MII_REG_BMCR, vptr->mac_regs);
2735
2736 /* enable AUTO-NEGO mode */
2737 mii_set_auto_on(vptr);
2738 } else {
2739 u16 ANAR;
2740 u8 CHIPGCR;
2741
2742 /*
2743 * 1. if it's 3119, disable frame bursting in halfduplex mode
2744 * and enable it in fullduplex mode
2745 * 2. set correct MII/GMII and half/full duplex mode in CHIPGCR
2746 * 3. only enable CD heart beat counter in 10HD mode
2747 */
2748
2749 /* set force MAC mode bit */
2750 BYTE_REG_BITS_ON(CHIPGCR_FCMODE, &regs->CHIPGCR);
2751
2752 CHIPGCR = readb(&regs->CHIPGCR);
2753 CHIPGCR &= ~CHIPGCR_FCGMII;
2754
2755 if (mii_status & VELOCITY_DUPLEX_FULL) {
2756 CHIPGCR |= CHIPGCR_FCFDX;
2757 writeb(CHIPGCR, &regs->CHIPGCR);
2758 VELOCITY_PRT(MSG_LEVEL_INFO, "set Velocity to forced full mode\n");
2759 if (vptr->rev_id < REV_ID_VT3216_A0)
2760 BYTE_REG_BITS_OFF(TCR_TB2BDIS, &regs->TCR);
2761 } else {
2762 CHIPGCR &= ~CHIPGCR_FCFDX;
2763 VELOCITY_PRT(MSG_LEVEL_INFO, "set Velocity to forced half mode\n");
2764 writeb(CHIPGCR, &regs->CHIPGCR);
2765 if (vptr->rev_id < REV_ID_VT3216_A0)
2766 BYTE_REG_BITS_ON(TCR_TB2BDIS, &regs->TCR);
2767 }
2768
2769 MII_REG_BITS_OFF(G1000CR_1000FD | G1000CR_1000, MII_REG_G1000CR, vptr->mac_regs);
2770
2771 if (!(mii_status & VELOCITY_DUPLEX_FULL) && (mii_status & VELOCITY_SPEED_10)) {
2772 BYTE_REG_BITS_OFF(TESTCFG_HBDIS, &regs->TESTCFG);
2773 } else {
2774 BYTE_REG_BITS_ON(TESTCFG_HBDIS, &regs->TESTCFG);
2775 }
2776 /* MII_REG_BITS_OFF(BMCR_SPEED1G, MII_REG_BMCR, vptr->mac_regs); */
2777 velocity_mii_read(vptr->mac_regs, MII_REG_ANAR, &ANAR);
2778 ANAR &= (~(ANAR_TXFD | ANAR_TX | ANAR_10FD | ANAR_10));
2779 if (mii_status & VELOCITY_SPEED_100) {
2780 if (mii_status & VELOCITY_DUPLEX_FULL)
2781 ANAR |= ANAR_TXFD;
2782 else
2783 ANAR |= ANAR_TX;
2784 } else {
2785 if (mii_status & VELOCITY_DUPLEX_FULL)
2786 ANAR |= ANAR_10FD;
2787 else
2788 ANAR |= ANAR_10;
2789 }
2790 velocity_mii_write(vptr->mac_regs, MII_REG_ANAR, ANAR);
2791 /* enable AUTO-NEGO mode */
2792 mii_set_auto_on(vptr);
2793 /* MII_REG_BITS_ON(BMCR_AUTO, MII_REG_BMCR, vptr->mac_regs); */
2794 }
2795 /* vptr->mii_status=mii_check_media_mode(vptr->mac_regs); */
2796 /* vptr->mii_status=check_connection_type(vptr->mac_regs); */
2797 return VELOCITY_LINK_CHANGE;
2798}
2799
2800/**
2801 * mii_check_media_mode - check media state
2802 * @regs: velocity registers
2803 *
2804 * Check the current MII status and determine the link status
2805 * accordingly
2806 */
6aa20a22 2807
1da177e4
LT
2808static u32 mii_check_media_mode(struct mac_regs __iomem * regs)
2809{
2810 u32 status = 0;
2811 u16 ANAR;
2812
2813 if (!MII_REG_BITS_IS_ON(BMSR_LNK, MII_REG_BMSR, regs))
2814 status |= VELOCITY_LINK_FAIL;
2815
2816 if (MII_REG_BITS_IS_ON(G1000CR_1000FD, MII_REG_G1000CR, regs))
2817 status |= VELOCITY_SPEED_1000 | VELOCITY_DUPLEX_FULL;
2818 else if (MII_REG_BITS_IS_ON(G1000CR_1000, MII_REG_G1000CR, regs))
2819 status |= (VELOCITY_SPEED_1000);
2820 else {
2821 velocity_mii_read(regs, MII_REG_ANAR, &ANAR);
2822 if (ANAR & ANAR_TXFD)
2823 status |= (VELOCITY_SPEED_100 | VELOCITY_DUPLEX_FULL);
2824 else if (ANAR & ANAR_TX)
2825 status |= VELOCITY_SPEED_100;
2826 else if (ANAR & ANAR_10FD)
2827 status |= (VELOCITY_SPEED_10 | VELOCITY_DUPLEX_FULL);
2828 else
2829 status |= (VELOCITY_SPEED_10);
2830 }
2831
2832 if (MII_REG_BITS_IS_ON(BMCR_AUTO, MII_REG_BMCR, regs)) {
2833 velocity_mii_read(regs, MII_REG_ANAR, &ANAR);
2834 if ((ANAR & (ANAR_TXFD | ANAR_TX | ANAR_10FD | ANAR_10))
2835 == (ANAR_TXFD | ANAR_TX | ANAR_10FD | ANAR_10)) {
2836 if (MII_REG_BITS_IS_ON(G1000CR_1000 | G1000CR_1000FD, MII_REG_G1000CR, regs))
2837 status |= VELOCITY_AUTONEG_ENABLE;
2838 }
2839 }
2840
2841 return status;
2842}
2843
2844static u32 check_connection_type(struct mac_regs __iomem * regs)
2845{
2846 u32 status = 0;
2847 u8 PHYSR0;
2848 u16 ANAR;
2849 PHYSR0 = readb(&regs->PHYSR0);
2850
2851 /*
2852 if (!(PHYSR0 & PHYSR0_LINKGD))
2853 status|=VELOCITY_LINK_FAIL;
2854 */
2855
2856 if (PHYSR0 & PHYSR0_FDPX)
2857 status |= VELOCITY_DUPLEX_FULL;
2858
2859 if (PHYSR0 & PHYSR0_SPDG)
2860 status |= VELOCITY_SPEED_1000;
59b693fb 2861 else if (PHYSR0 & PHYSR0_SPD10)
1da177e4
LT
2862 status |= VELOCITY_SPEED_10;
2863 else
2864 status |= VELOCITY_SPEED_100;
2865
2866 if (MII_REG_BITS_IS_ON(BMCR_AUTO, MII_REG_BMCR, regs)) {
2867 velocity_mii_read(regs, MII_REG_ANAR, &ANAR);
2868 if ((ANAR & (ANAR_TXFD | ANAR_TX | ANAR_10FD | ANAR_10))
2869 == (ANAR_TXFD | ANAR_TX | ANAR_10FD | ANAR_10)) {
2870 if (MII_REG_BITS_IS_ON(G1000CR_1000 | G1000CR_1000FD, MII_REG_G1000CR, regs))
2871 status |= VELOCITY_AUTONEG_ENABLE;
2872 }
2873 }
2874
2875 return status;
2876}
2877
2878/**
2879 * enable_flow_control_ability - flow control
2880 * @vptr: veloity to configure
2881 *
2882 * Set up flow control according to the flow control options
2883 * determined by the eeprom/configuration.
2884 */
2885
2886static void enable_flow_control_ability(struct velocity_info *vptr)
2887{
2888
2889 struct mac_regs __iomem * regs = vptr->mac_regs;
2890
2891 switch (vptr->options.flow_cntl) {
2892
2893 case FLOW_CNTL_DEFAULT:
2894 if (BYTE_REG_BITS_IS_ON(PHYSR0_RXFLC, &regs->PHYSR0))
2895 writel(CR0_FDXRFCEN, &regs->CR0Set);
2896 else
2897 writel(CR0_FDXRFCEN, &regs->CR0Clr);
2898
2899 if (BYTE_REG_BITS_IS_ON(PHYSR0_TXFLC, &regs->PHYSR0))
2900 writel(CR0_FDXTFCEN, &regs->CR0Set);
2901 else
2902 writel(CR0_FDXTFCEN, &regs->CR0Clr);
2903 break;
2904
2905 case FLOW_CNTL_TX:
2906 writel(CR0_FDXTFCEN, &regs->CR0Set);
2907 writel(CR0_FDXRFCEN, &regs->CR0Clr);
2908 break;
2909
2910 case FLOW_CNTL_RX:
2911 writel(CR0_FDXRFCEN, &regs->CR0Set);
2912 writel(CR0_FDXTFCEN, &regs->CR0Clr);
2913 break;
2914
2915 case FLOW_CNTL_TX_RX:
2916 writel(CR0_FDXTFCEN, &regs->CR0Set);
2917 writel(CR0_FDXRFCEN, &regs->CR0Set);
2918 break;
2919
2920 case FLOW_CNTL_DISABLE:
2921 writel(CR0_FDXRFCEN, &regs->CR0Clr);
2922 writel(CR0_FDXTFCEN, &regs->CR0Clr);
2923 break;
2924
2925 default:
2926 break;
2927 }
2928
2929}
2930
2931
2932/**
2933 * velocity_ethtool_up - pre hook for ethtool
2934 * @dev: network device
2935 *
2936 * Called before an ethtool operation. We need to make sure the
2937 * chip is out of D3 state before we poke at it.
2938 */
6aa20a22 2939
1da177e4
LT
2940static int velocity_ethtool_up(struct net_device *dev)
2941{
8ab6f3f7 2942 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2943 if (!netif_running(dev))
2944 pci_set_power_state(vptr->pdev, PCI_D0);
2945 return 0;
6aa20a22 2946}
1da177e4
LT
2947
2948/**
2949 * velocity_ethtool_down - post hook for ethtool
2950 * @dev: network device
2951 *
2952 * Called after an ethtool operation. Restore the chip back to D3
2953 * state if it isn't running.
2954 */
6aa20a22 2955
1da177e4
LT
2956static void velocity_ethtool_down(struct net_device *dev)
2957{
8ab6f3f7 2958 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2959 if (!netif_running(dev))
2960 pci_set_power_state(vptr->pdev, PCI_D3hot);
2961}
2962
2963static int velocity_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
2964{
8ab6f3f7 2965 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
2966 struct mac_regs __iomem * regs = vptr->mac_regs;
2967 u32 status;
2968 status = check_connection_type(vptr->mac_regs);
2969
59b693fb
JC
2970 cmd->supported = SUPPORTED_TP |
2971 SUPPORTED_Autoneg |
2972 SUPPORTED_10baseT_Half |
2973 SUPPORTED_10baseT_Full |
2974 SUPPORTED_100baseT_Half |
2975 SUPPORTED_100baseT_Full |
2976 SUPPORTED_1000baseT_Half |
2977 SUPPORTED_1000baseT_Full;
2978 if (status & VELOCITY_SPEED_1000)
2979 cmd->speed = SPEED_1000;
2980 else if (status & VELOCITY_SPEED_100)
1da177e4
LT
2981 cmd->speed = SPEED_100;
2982 else
2983 cmd->speed = SPEED_10;
2984 cmd->autoneg = (status & VELOCITY_AUTONEG_ENABLE) ? AUTONEG_ENABLE : AUTONEG_DISABLE;
2985 cmd->port = PORT_TP;
2986 cmd->transceiver = XCVR_INTERNAL;
2987 cmd->phy_address = readb(&regs->MIIADR) & 0x1F;
2988
2989 if (status & VELOCITY_DUPLEX_FULL)
2990 cmd->duplex = DUPLEX_FULL;
2991 else
2992 cmd->duplex = DUPLEX_HALF;
6aa20a22 2993
1da177e4
LT
2994 return 0;
2995}
2996
2997static int velocity_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
2998{
8ab6f3f7 2999 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
3000 u32 curr_status;
3001 u32 new_status = 0;
3002 int ret = 0;
6aa20a22 3003
1da177e4
LT
3004 curr_status = check_connection_type(vptr->mac_regs);
3005 curr_status &= (~VELOCITY_LINK_FAIL);
3006
3007 new_status |= ((cmd->autoneg) ? VELOCITY_AUTONEG_ENABLE : 0);
3008 new_status |= ((cmd->speed == SPEED_100) ? VELOCITY_SPEED_100 : 0);
3009 new_status |= ((cmd->speed == SPEED_10) ? VELOCITY_SPEED_10 : 0);
3010 new_status |= ((cmd->duplex == DUPLEX_FULL) ? VELOCITY_DUPLEX_FULL : 0);
3011
3012 if ((new_status & VELOCITY_AUTONEG_ENABLE) && (new_status != (curr_status | VELOCITY_AUTONEG_ENABLE)))
3013 ret = -EINVAL;
3014 else
3015 velocity_set_media_mode(vptr, new_status);
3016
3017 return ret;
3018}
3019
3020static u32 velocity_get_link(struct net_device *dev)
3021{
8ab6f3f7 3022 struct velocity_info *vptr = netdev_priv(dev);
1da177e4 3023 struct mac_regs __iomem * regs = vptr->mac_regs;
59b693fb 3024 return BYTE_REG_BITS_IS_ON(PHYSR0_LINKGD, &regs->PHYSR0) ? 1 : 0;
1da177e4
LT
3025}
3026
3027static void velocity_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
3028{
8ab6f3f7 3029 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
3030 strcpy(info->driver, VELOCITY_NAME);
3031 strcpy(info->version, VELOCITY_VERSION);
3032 strcpy(info->bus_info, pci_name(vptr->pdev));
3033}
3034
3035static void velocity_ethtool_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3036{
8ab6f3f7 3037 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
3038 wol->supported = WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_ARP;
3039 wol->wolopts |= WAKE_MAGIC;
3040 /*
3041 if (vptr->wol_opts & VELOCITY_WOL_PHY)
3042 wol.wolopts|=WAKE_PHY;
3043 */
3044 if (vptr->wol_opts & VELOCITY_WOL_UCAST)
3045 wol->wolopts |= WAKE_UCAST;
3046 if (vptr->wol_opts & VELOCITY_WOL_ARP)
3047 wol->wolopts |= WAKE_ARP;
3048 memcpy(&wol->sopass, vptr->wol_passwd, 6);
3049}
3050
3051static int velocity_ethtool_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3052{
8ab6f3f7 3053 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
3054
3055 if (!(wol->wolopts & (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_ARP)))
3056 return -EFAULT;
3057 vptr->wol_opts = VELOCITY_WOL_MAGIC;
3058
3059 /*
3060 if (wol.wolopts & WAKE_PHY) {
3061 vptr->wol_opts|=VELOCITY_WOL_PHY;
3062 vptr->flags |=VELOCITY_FLAGS_WOL_ENABLED;
3063 }
3064 */
3065
3066 if (wol->wolopts & WAKE_MAGIC) {
3067 vptr->wol_opts |= VELOCITY_WOL_MAGIC;
3068 vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED;
3069 }
3070 if (wol->wolopts & WAKE_UCAST) {
3071 vptr->wol_opts |= VELOCITY_WOL_UCAST;
3072 vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED;
3073 }
3074 if (wol->wolopts & WAKE_ARP) {
3075 vptr->wol_opts |= VELOCITY_WOL_ARP;
3076 vptr->flags |= VELOCITY_FLAGS_WOL_ENABLED;
3077 }
3078 memcpy(vptr->wol_passwd, wol->sopass, 6);
3079 return 0;
3080}
3081
3082static u32 velocity_get_msglevel(struct net_device *dev)
3083{
3084 return msglevel;
3085}
3086
3087static void velocity_set_msglevel(struct net_device *dev, u32 value)
3088{
3089 msglevel = value;
3090}
3091
7282d491 3092static const struct ethtool_ops velocity_ethtool_ops = {
1da177e4
LT
3093 .get_settings = velocity_get_settings,
3094 .set_settings = velocity_set_settings,
3095 .get_drvinfo = velocity_get_drvinfo,
3096 .get_wol = velocity_ethtool_get_wol,
3097 .set_wol = velocity_ethtool_set_wol,
3098 .get_msglevel = velocity_get_msglevel,
3099 .set_msglevel = velocity_set_msglevel,
3100 .get_link = velocity_get_link,
3101 .begin = velocity_ethtool_up,
3102 .complete = velocity_ethtool_down
3103};
3104
3105/**
3106 * velocity_mii_ioctl - MII ioctl handler
3107 * @dev: network device
3108 * @ifr: the ifreq block for the ioctl
3109 * @cmd: the command
3110 *
3111 * Process MII requests made via ioctl from the network layer. These
3112 * are used by tools like kudzu to interrogate the link state of the
3113 * hardware
3114 */
6aa20a22 3115
1da177e4
LT
3116static int velocity_mii_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
3117{
8ab6f3f7 3118 struct velocity_info *vptr = netdev_priv(dev);
1da177e4
LT
3119 struct mac_regs __iomem * regs = vptr->mac_regs;
3120 unsigned long flags;
3121 struct mii_ioctl_data *miidata = if_mii(ifr);
3122 int err;
6aa20a22 3123
1da177e4
LT
3124 switch (cmd) {
3125 case SIOCGMIIPHY:
3126 miidata->phy_id = readb(&regs->MIIADR) & 0x1f;
3127 break;
3128 case SIOCGMIIREG:
3129 if (!capable(CAP_NET_ADMIN))
3130 return -EPERM;
3131 if(velocity_mii_read(vptr->mac_regs, miidata->reg_num & 0x1f, &(miidata->val_out)) < 0)
3132 return -ETIMEDOUT;
3133 break;
3134 case SIOCSMIIREG:
3135 if (!capable(CAP_NET_ADMIN))
3136 return -EPERM;
3137 spin_lock_irqsave(&vptr->lock, flags);
3138 err = velocity_mii_write(vptr->mac_regs, miidata->reg_num & 0x1f, miidata->val_in);
3139 spin_unlock_irqrestore(&vptr->lock, flags);
3140 check_connection_type(vptr->mac_regs);
3141 if(err)
3142 return err;
3143 break;
3144 default:
3145 return -EOPNOTSUPP;
3146 }
3147 return 0;
3148}
3149
3150#ifdef CONFIG_PM
3151
3152/**
3153 * velocity_save_context - save registers
6aa20a22 3154 * @vptr: velocity
1da177e4
LT
3155 * @context: buffer for stored context
3156 *
3157 * Retrieve the current configuration from the velocity hardware
3158 * and stash it in the context structure, for use by the context
3159 * restore functions. This allows us to save things we need across
3160 * power down states
3161 */
6aa20a22 3162
1da177e4
LT
3163static void velocity_save_context(struct velocity_info *vptr, struct velocity_context * context)
3164{
3165 struct mac_regs __iomem * regs = vptr->mac_regs;
3166 u16 i;
3167 u8 __iomem *ptr = (u8 __iomem *)regs;
3168
3169 for (i = MAC_REG_PAR; i < MAC_REG_CR0_CLR; i += 4)
3170 *((u32 *) (context->mac_reg + i)) = readl(ptr + i);
3171
3172 for (i = MAC_REG_MAR; i < MAC_REG_TDCSR_CLR; i += 4)
3173 *((u32 *) (context->mac_reg + i)) = readl(ptr + i);
3174
3175 for (i = MAC_REG_RDBASE_LO; i < MAC_REG_FIFO_TEST0; i += 4)
3176 *((u32 *) (context->mac_reg + i)) = readl(ptr + i);
3177
3178}
3179
3180/**
3181 * velocity_restore_context - restore registers
6aa20a22 3182 * @vptr: velocity
1da177e4
LT
3183 * @context: buffer for stored context
3184 *
6aa20a22 3185 * Reload the register configuration from the velocity context
1da177e4
LT
3186 * created by velocity_save_context.
3187 */
6aa20a22 3188
1da177e4
LT
3189static void velocity_restore_context(struct velocity_info *vptr, struct velocity_context *context)
3190{
3191 struct mac_regs __iomem * regs = vptr->mac_regs;
3192 int i;
3193 u8 __iomem *ptr = (u8 __iomem *)regs;
3194
3195 for (i = MAC_REG_PAR; i < MAC_REG_CR0_SET; i += 4) {
3196 writel(*((u32 *) (context->mac_reg + i)), ptr + i);
3197 }
3198
3199 /* Just skip cr0 */
3200 for (i = MAC_REG_CR1_SET; i < MAC_REG_CR0_CLR; i++) {
3201 /* Clear */
3202 writeb(~(*((u8 *) (context->mac_reg + i))), ptr + i + 4);
3203 /* Set */
3204 writeb(*((u8 *) (context->mac_reg + i)), ptr + i);
3205 }
3206
3207 for (i = MAC_REG_MAR; i < MAC_REG_IMR; i += 4) {
3208 writel(*((u32 *) (context->mac_reg + i)), ptr + i);
3209 }
3210
3211 for (i = MAC_REG_RDBASE_LO; i < MAC_REG_FIFO_TEST0; i += 4) {
3212 writel(*((u32 *) (context->mac_reg + i)), ptr + i);
3213 }
3214
3215 for (i = MAC_REG_TDCSR_SET; i <= MAC_REG_RDCSR_SET; i++) {
3216 writeb(*((u8 *) (context->mac_reg + i)), ptr + i);
3217 }
3218
3219}
3220
3221/**
3222 * wol_calc_crc - WOL CRC
3223 * @pattern: data pattern
3224 * @mask_pattern: mask
3225 *
3226 * Compute the wake on lan crc hashes for the packet header
3227 * we are interested in.
3228 */
3229
3230static u16 wol_calc_crc(int size, u8 * pattern, u8 *mask_pattern)
3231{
3232 u16 crc = 0xFFFF;
3233 u8 mask;
3234 int i, j;
3235
3236 for (i = 0; i < size; i++) {
3237 mask = mask_pattern[i];
3238
3239 /* Skip this loop if the mask equals to zero */
3240 if (mask == 0x00)
3241 continue;
3242
3243 for (j = 0; j < 8; j++) {
3244 if ((mask & 0x01) == 0) {
3245 mask >>= 1;
3246 continue;
3247 }
3248 mask >>= 1;
3249 crc = crc_ccitt(crc, &(pattern[i * 8 + j]), 1);
3250 }
3251 }
3252 /* Finally, invert the result once to get the correct data */
3253 crc = ~crc;
906d66df 3254 return bitrev32(crc) >> 16;
1da177e4
LT
3255}
3256
3257/**
3258 * velocity_set_wol - set up for wake on lan
3259 * @vptr: velocity to set WOL status on
3260 *
3261 * Set a card up for wake on lan either by unicast or by
3262 * ARP packet.
3263 *
3264 * FIXME: check static buffer is safe here
3265 */
3266
3267static int velocity_set_wol(struct velocity_info *vptr)
3268{
3269 struct mac_regs __iomem * regs = vptr->mac_regs;
3270 static u8 buf[256];
3271 int i;
3272
3273 static u32 mask_pattern[2][4] = {
3274 {0x00203000, 0x000003C0, 0x00000000, 0x0000000}, /* ARP */
3275 {0xfffff000, 0xffffffff, 0xffffffff, 0x000ffff} /* Magic Packet */
3276 };
3277
3278 writew(0xFFFF, &regs->WOLCRClr);
3279 writeb(WOLCFG_SAB | WOLCFG_SAM, &regs->WOLCFGSet);
3280 writew(WOLCR_MAGIC_EN, &regs->WOLCRSet);
3281
3282 /*
3283 if (vptr->wol_opts & VELOCITY_WOL_PHY)
3284 writew((WOLCR_LINKON_EN|WOLCR_LINKOFF_EN), &regs->WOLCRSet);
3285 */
3286
3287 if (vptr->wol_opts & VELOCITY_WOL_UCAST) {
3288 writew(WOLCR_UNICAST_EN, &regs->WOLCRSet);
3289 }
3290
3291 if (vptr->wol_opts & VELOCITY_WOL_ARP) {
3292 struct arp_packet *arp = (struct arp_packet *) buf;
3293 u16 crc;
3294 memset(buf, 0, sizeof(struct arp_packet) + 7);
3295
3296 for (i = 0; i < 4; i++)
3297 writel(mask_pattern[0][i], &regs->ByteMask[0][i]);
3298
3299 arp->type = htons(ETH_P_ARP);
3300 arp->ar_op = htons(1);
3301
3302 memcpy(arp->ar_tip, vptr->ip_addr, 4);
3303
3304 crc = wol_calc_crc((sizeof(struct arp_packet) + 7) / 8, buf,
3305 (u8 *) & mask_pattern[0][0]);
3306
3307 writew(crc, &regs->PatternCRC[0]);
3308 writew(WOLCR_ARP_EN, &regs->WOLCRSet);
3309 }
3310
3311 BYTE_REG_BITS_ON(PWCFG_WOLTYPE, &regs->PWCFGSet);
3312 BYTE_REG_BITS_ON(PWCFG_LEGACY_WOLEN, &regs->PWCFGSet);
3313
3314 writew(0x0FFF, &regs->WOLSRClr);
3315
3316 if (vptr->mii_status & VELOCITY_AUTONEG_ENABLE) {
3317 if (PHYID_GET_PHY_ID(vptr->phy_id) == PHYID_CICADA_CS8201)
3318 MII_REG_BITS_ON(AUXCR_MDPPS, MII_REG_AUXCR, vptr->mac_regs);
3319
3320 MII_REG_BITS_OFF(G1000CR_1000FD | G1000CR_1000, MII_REG_G1000CR, vptr->mac_regs);
3321 }
3322
3323 if (vptr->mii_status & VELOCITY_SPEED_1000)
3324 MII_REG_BITS_ON(BMCR_REAUTO, MII_REG_BMCR, vptr->mac_regs);
3325
3326 BYTE_REG_BITS_ON(CHIPGCR_FCMODE, &regs->CHIPGCR);
3327
3328 {
3329 u8 GCR;
3330 GCR = readb(&regs->CHIPGCR);
3331 GCR = (GCR & ~CHIPGCR_FCGMII) | CHIPGCR_FCFDX;
3332 writeb(GCR, &regs->CHIPGCR);
3333 }
3334
3335 BYTE_REG_BITS_OFF(ISR_PWEI, &regs->ISR);
3336 /* Turn on SWPTAG just before entering power mode */
3337 BYTE_REG_BITS_ON(STICKHW_SWPTAG, &regs->STICKHW);
3338 /* Go to bed ..... */
3339 BYTE_REG_BITS_ON((STICKHW_DS1 | STICKHW_DS0), &regs->STICKHW);
3340
3341 return 0;
3342}
3343
3344static int velocity_suspend(struct pci_dev *pdev, pm_message_t state)
3345{
3346 struct net_device *dev = pci_get_drvdata(pdev);
3347 struct velocity_info *vptr = netdev_priv(dev);
3348 unsigned long flags;
3349
3350 if(!netif_running(vptr->dev))
3351 return 0;
3352
3353 netif_device_detach(vptr->dev);
3354
3355 spin_lock_irqsave(&vptr->lock, flags);
3356 pci_save_state(pdev);
3357#ifdef ETHTOOL_GWOL
3358 if (vptr->flags & VELOCITY_FLAGS_WOL_ENABLED) {
3359 velocity_get_ip(vptr);
3360 velocity_save_context(vptr, &vptr->context);
3361 velocity_shutdown(vptr);
3362 velocity_set_wol(vptr);
4a51c0d0 3363 pci_enable_wake(pdev, PCI_D3hot, 1);
1da177e4
LT
3364 pci_set_power_state(pdev, PCI_D3hot);
3365 } else {
3366 velocity_save_context(vptr, &vptr->context);
3367 velocity_shutdown(vptr);
3368 pci_disable_device(pdev);
3369 pci_set_power_state(pdev, pci_choose_state(pdev, state));
3370 }
3371#else
3372 pci_set_power_state(pdev, pci_choose_state(pdev, state));
3373#endif
3374 spin_unlock_irqrestore(&vptr->lock, flags);
3375 return 0;
3376}
3377
3378static int velocity_resume(struct pci_dev *pdev)
3379{
3380 struct net_device *dev = pci_get_drvdata(pdev);
3381 struct velocity_info *vptr = netdev_priv(dev);
3382 unsigned long flags;
3383 int i;
3384
3385 if(!netif_running(vptr->dev))
3386 return 0;
3387
3388 pci_set_power_state(pdev, PCI_D0);
3389 pci_enable_wake(pdev, 0, 0);
3390 pci_restore_state(pdev);
3391
3392 mac_wol_reset(vptr->mac_regs);
3393
3394 spin_lock_irqsave(&vptr->lock, flags);
3395 velocity_restore_context(vptr, &vptr->context);
3396 velocity_init_registers(vptr, VELOCITY_INIT_WOL);
3397 mac_disable_int(vptr->mac_regs);
3398
3399 velocity_tx_srv(vptr, 0);
3400
0fe9f15e
FR
3401 for (i = 0; i < vptr->tx.numq; i++) {
3402 if (vptr->tx.used[i]) {
1da177e4
LT
3403 mac_tx_queue_wake(vptr->mac_regs, i);
3404 }
3405 }
3406
3407 mac_enable_int(vptr->mac_regs);
3408 spin_unlock_irqrestore(&vptr->lock, flags);
3409 netif_device_attach(vptr->dev);
3410
3411 return 0;
3412}
3413
ce9f7fe3
RD
3414#ifdef CONFIG_INET
3415
1da177e4
LT
3416static int velocity_netdev_event(struct notifier_block *nb, unsigned long notification, void *ptr)
3417{
3418 struct in_ifaddr *ifa = (struct in_ifaddr *) ptr;
a337499f
DL
3419 struct net_device *dev = ifa->ifa_dev->dev;
3420 struct velocity_info *vptr;
3421 unsigned long flags;
1da177e4 3422
c346dca1 3423 if (dev_net(dev) != &init_net)
6133fb1a
DL
3424 return NOTIFY_DONE;
3425
a337499f
DL
3426 spin_lock_irqsave(&velocity_dev_list_lock, flags);
3427 list_for_each_entry(vptr, &velocity_dev_list, list) {
3428 if (vptr->dev == dev) {
3429 velocity_get_ip(vptr);
3430 break;
1da177e4 3431 }
1da177e4 3432 }
a337499f
DL
3433 spin_unlock_irqrestore(&velocity_dev_list_lock, flags);
3434
1da177e4
LT
3435 return NOTIFY_DONE;
3436}
ce9f7fe3
RD
3437
3438#endif
1da177e4 3439#endif