]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
30224392 | 2 | * Hitachi (now Renesas) SCA-II HD64572 driver for Linux |
1da177e4 | 3 | * |
abc9d91a | 4 | * Copyright (C) 1998-2008 Krzysztof Halasa <khc@pm.waw.pl> |
1da177e4 LT |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of version 2 of the GNU General Public License | |
8 | * as published by the Free Software Foundation. | |
9 | * | |
30224392 | 10 | * Source of information: HD64572 SCA-II User's Manual |
1da177e4 LT |
11 | * |
12 | * We use the following SCA memory map: | |
13 | * | |
14 | * Packet buffer descriptor rings - starting from winbase or win0base: | |
15 | * rx_ring_buffers * sizeof(pkt_desc) = logical channel #0 RX ring | |
16 | * tx_ring_buffers * sizeof(pkt_desc) = logical channel #0 TX ring | |
17 | * rx_ring_buffers * sizeof(pkt_desc) = logical channel #1 RX ring (if used) | |
18 | * tx_ring_buffers * sizeof(pkt_desc) = logical channel #1 TX ring (if used) | |
19 | * | |
20 | * Packet data buffers - starting from winbase + buff_offset: | |
21 | * rx_ring_buffers * HDLC_MAX_MRU = logical channel #0 RX buffers | |
22 | * tx_ring_buffers * HDLC_MAX_MRU = logical channel #0 TX buffers | |
23 | * rx_ring_buffers * HDLC_MAX_MRU = logical channel #0 RX buffers (if used) | |
24 | * tx_ring_buffers * HDLC_MAX_MRU = logical channel #0 TX buffers (if used) | |
25 | */ | |
26 | ||
30224392 KH |
27 | #include <linux/bitops.h> |
28 | #include <linux/errno.h> | |
1da177e4 | 29 | #include <linux/fcntl.h> |
30224392 | 30 | #include <linux/hdlc.h> |
1da177e4 | 31 | #include <linux/in.h> |
1da177e4 | 32 | #include <linux/init.h> |
30224392 | 33 | #include <linux/interrupt.h> |
1da177e4 | 34 | #include <linux/ioport.h> |
30224392 KH |
35 | #include <linux/jiffies.h> |
36 | #include <linux/kernel.h> | |
37 | #include <linux/module.h> | |
1da177e4 LT |
38 | #include <linux/netdevice.h> |
39 | #include <linux/skbuff.h> | |
30224392 KH |
40 | #include <linux/slab.h> |
41 | #include <linux/string.h> | |
42 | #include <linux/types.h> | |
43 | #include <asm/io.h> | |
44 | #include <asm/system.h> | |
45 | #include <asm/uaccess.h> | |
46 | #include "hd64572.h" | |
1da177e4 | 47 | |
abc9d91a KH |
48 | #define NAPI_WEIGHT 16 |
49 | ||
1da177e4 LT |
50 | #define get_msci(port) (phy_node(port) ? MSCI1_OFFSET : MSCI0_OFFSET) |
51 | #define get_dmac_rx(port) (phy_node(port) ? DMAC1RX_OFFSET : DMAC0RX_OFFSET) | |
52 | #define get_dmac_tx(port) (phy_node(port) ? DMAC1TX_OFFSET : DMAC0TX_OFFSET) | |
53 | ||
54 | #define SCA_INTR_MSCI(node) (node ? 0x10 : 0x01) | |
55 | #define SCA_INTR_DMAC_RX(node) (node ? 0x20 : 0x02) | |
56 | #define SCA_INTR_DMAC_TX(node) (node ? 0x40 : 0x04) | |
57 | ||
abc9d91a | 58 | static int sca_poll(struct napi_struct *napi, int budget); |
1da177e4 LT |
59 | |
60 | static inline struct net_device *port_to_dev(port_t *port) | |
61 | { | |
62 | return port->dev; | |
63 | } | |
64 | ||
65 | static inline int sca_intr_status(card_t *card) | |
66 | { | |
67 | u8 result = 0; | |
1da177e4 LT |
68 | u32 isr0 = sca_inl(ISR0, card); |
69 | ||
70 | if (isr0 & 0x0000000F) result |= SCA_INTR_DMAC_RX(0); | |
71 | if (isr0 & 0x000000F0) result |= SCA_INTR_DMAC_TX(0); | |
72 | if (isr0 & 0x00000F00) result |= SCA_INTR_DMAC_RX(1); | |
73 | if (isr0 & 0x0000F000) result |= SCA_INTR_DMAC_TX(1); | |
74 | if (isr0 & 0x003E0000) result |= SCA_INTR_MSCI(0); | |
75 | if (isr0 & 0x3E000000) result |= SCA_INTR_MSCI(1); | |
76 | ||
1da177e4 LT |
77 | if (!(result & SCA_INTR_DMAC_TX(0))) |
78 | if (sca_in(DSR_TX(0), card) & DSR_EOM) | |
79 | result |= SCA_INTR_DMAC_TX(0); | |
80 | if (!(result & SCA_INTR_DMAC_TX(1))) | |
81 | if (sca_in(DSR_TX(1), card) & DSR_EOM) | |
82 | result |= SCA_INTR_DMAC_TX(1); | |
83 | ||
84 | return result; | |
85 | } | |
86 | ||
87 | static inline port_t* dev_to_port(struct net_device *dev) | |
88 | { | |
89 | return dev_to_hdlc(dev)->priv; | |
90 | } | |
91 | ||
abc9d91a KH |
92 | static inline void enable_intr(port_t *port) |
93 | { | |
94 | /* DMA & MSCI IRQ enable */ | |
95 | /* IR0_TXINT | IR0_RXINTA | IR0_DMIB* | IR0_DMIA* */ | |
96 | sca_outl(sca_inl(IER0, port->card) | | |
97 | (phy_node(port) ? 0x0A006600 : 0x000A0066), IER0, port->card); | |
98 | } | |
99 | ||
100 | static inline void disable_intr(port_t *port) | |
101 | { | |
102 | sca_outl(sca_inl(IER0, port->card) & | |
103 | (phy_node(port) ? 0x00FF00FF : 0xFF00FF00), IER0, port->card); | |
104 | } | |
105 | ||
1da177e4 LT |
106 | static inline u16 next_desc(port_t *port, u16 desc, int transmit) |
107 | { | |
108 | return (desc + 1) % (transmit ? port_to_card(port)->tx_ring_buffers | |
109 | : port_to_card(port)->rx_ring_buffers); | |
110 | } | |
111 | ||
112 | ||
1da177e4 LT |
113 | static inline u16 desc_abs_number(port_t *port, u16 desc, int transmit) |
114 | { | |
115 | u16 rx_buffs = port_to_card(port)->rx_ring_buffers; | |
116 | u16 tx_buffs = port_to_card(port)->tx_ring_buffers; | |
117 | ||
118 | desc %= (transmit ? tx_buffs : rx_buffs); // called with "X + 1" etc. | |
119 | return log_node(port) * (rx_buffs + tx_buffs) + | |
120 | transmit * rx_buffs + desc; | |
121 | } | |
122 | ||
123 | ||
1da177e4 LT |
124 | static inline u16 desc_offset(port_t *port, u16 desc, int transmit) |
125 | { | |
126 | /* Descriptor offset always fits in 16 bytes */ | |
127 | return desc_abs_number(port, desc, transmit) * sizeof(pkt_desc); | |
128 | } | |
129 | ||
130 | ||
30224392 KH |
131 | static inline pkt_desc __iomem *desc_address(port_t *port, u16 desc, |
132 | int transmit) | |
1da177e4 | 133 | { |
1da177e4 | 134 | return (pkt_desc __iomem *)(winbase(port_to_card(port)) |
30224392 | 135 | + desc_offset(port, desc, transmit)); |
1da177e4 LT |
136 | } |
137 | ||
138 | ||
1da177e4 LT |
139 | static inline u32 buffer_offset(port_t *port, u16 desc, int transmit) |
140 | { | |
141 | return port_to_card(port)->buff_offset + | |
142 | desc_abs_number(port, desc, transmit) * (u32)HDLC_MAX_MRU; | |
143 | } | |
144 | ||
145 | ||
c2ce9204 KH |
146 | static inline void sca_set_carrier(port_t *port) |
147 | { | |
148 | if (!(sca_in(get_msci(port) + ST3, port_to_card(port)) & ST3_DCD)) { | |
149 | #ifdef DEBUG_LINK | |
150 | printk(KERN_DEBUG "%s: sca_set_carrier on\n", | |
151 | port_to_dev(port)->name); | |
152 | #endif | |
153 | netif_carrier_on(port_to_dev(port)); | |
154 | } else { | |
155 | #ifdef DEBUG_LINK | |
156 | printk(KERN_DEBUG "%s: sca_set_carrier off\n", | |
157 | port_to_dev(port)->name); | |
158 | #endif | |
159 | netif_carrier_off(port_to_dev(port)); | |
160 | } | |
161 | } | |
162 | ||
1da177e4 | 163 | |
30224392 | 164 | static void sca_init_port(port_t *port) |
1da177e4 LT |
165 | { |
166 | card_t *card = port_to_card(port); | |
167 | int transmit, i; | |
168 | ||
169 | port->rxin = 0; | |
170 | port->txin = 0; | |
171 | port->txlast = 0; | |
172 | ||
1da177e4 LT |
173 | for (transmit = 0; transmit < 2; transmit++) { |
174 | u16 dmac = transmit ? get_dmac_tx(port) : get_dmac_rx(port); | |
175 | u16 buffs = transmit ? card->tx_ring_buffers | |
176 | : card->rx_ring_buffers; | |
177 | ||
178 | for (i = 0; i < buffs; i++) { | |
179 | pkt_desc __iomem *desc = desc_address(port, i, transmit); | |
180 | u16 chain_off = desc_offset(port, i + 1, transmit); | |
181 | u32 buff_off = buffer_offset(port, i, transmit); | |
182 | ||
30224392 | 183 | writel(chain_off, &desc->cp); |
1da177e4 LT |
184 | writel(buff_off, &desc->bp); |
185 | writew(0, &desc->len); | |
186 | writeb(0, &desc->stat); | |
187 | } | |
188 | ||
189 | /* DMA disable - to halt state */ | |
190 | sca_out(0, transmit ? DSR_TX(phy_node(port)) : | |
191 | DSR_RX(phy_node(port)), card); | |
192 | /* software ABORT - to initial state */ | |
193 | sca_out(DCR_ABORT, transmit ? DCR_TX(phy_node(port)) : | |
194 | DCR_RX(phy_node(port)), card); | |
195 | ||
1da177e4 | 196 | /* current desc addr */ |
30224392 | 197 | sca_outl(desc_offset(port, 0, transmit), dmac + CDAL, card); |
1da177e4 | 198 | if (!transmit) |
30224392 | 199 | sca_outl(desc_offset(port, buffs - 1, transmit), |
1da177e4 LT |
200 | dmac + EDAL, card); |
201 | else | |
30224392 | 202 | sca_outl(desc_offset(port, 0, transmit), dmac + EDAL, |
1da177e4 LT |
203 | card); |
204 | ||
205 | /* clear frame end interrupt counter */ | |
206 | sca_out(DCR_CLEAR_EOF, transmit ? DCR_TX(phy_node(port)) : | |
207 | DCR_RX(phy_node(port)), card); | |
208 | ||
209 | if (!transmit) { /* Receive */ | |
210 | /* set buffer length */ | |
211 | sca_outw(HDLC_MAX_MRU, dmac + BFLL, card); | |
212 | /* Chain mode, Multi-frame */ | |
213 | sca_out(0x14, DMR_RX(phy_node(port)), card); | |
214 | sca_out(DIR_EOME | DIR_BOFE, DIR_RX(phy_node(port)), | |
215 | card); | |
216 | /* DMA enable */ | |
217 | sca_out(DSR_DE, DSR_RX(phy_node(port)), card); | |
218 | } else { /* Transmit */ | |
219 | /* Chain mode, Multi-frame */ | |
220 | sca_out(0x14, DMR_TX(phy_node(port)), card); | |
221 | /* enable underflow interrupts */ | |
222 | sca_out(DIR_BOFE, DIR_TX(phy_node(port)), card); | |
223 | } | |
224 | } | |
c2ce9204 | 225 | sca_set_carrier(port); |
abc9d91a | 226 | netif_napi_add(port_to_dev(port), &port->napi, sca_poll, NAPI_WEIGHT); |
1da177e4 LT |
227 | } |
228 | ||
229 | ||
1da177e4 LT |
230 | /* MSCI interrupt service */ |
231 | static inline void sca_msci_intr(port_t *port) | |
232 | { | |
233 | u16 msci = get_msci(port); | |
234 | card_t* card = port_to_card(port); | |
235 | u8 stat = sca_in(msci + ST1, card); /* read MSCI ST1 status */ | |
236 | ||
237 | /* Reset MSCI TX underrun and CDCD status bit */ | |
238 | sca_out(stat & (ST1_UDRN | ST1_CDCD), msci + ST1, card); | |
239 | ||
240 | if (stat & ST1_UDRN) { | |
198191c4 KH |
241 | /* TX Underrun error detected */ |
242 | port_to_dev(port)->stats.tx_errors++; | |
243 | port_to_dev(port)->stats.tx_fifo_errors++; | |
1da177e4 LT |
244 | } |
245 | ||
246 | if (stat & ST1_CDCD) | |
c2ce9204 | 247 | sca_set_carrier(port); |
1da177e4 | 248 | } |
1da177e4 LT |
249 | |
250 | ||
30224392 KH |
251 | static inline void sca_rx(card_t *card, port_t *port, pkt_desc __iomem *desc, |
252 | u16 rxin) | |
1da177e4 LT |
253 | { |
254 | struct net_device *dev = port_to_dev(port); | |
1da177e4 LT |
255 | struct sk_buff *skb; |
256 | u16 len; | |
257 | u32 buff; | |
1da177e4 LT |
258 | |
259 | len = readw(&desc->len); | |
260 | skb = dev_alloc_skb(len); | |
261 | if (!skb) { | |
198191c4 | 262 | dev->stats.rx_dropped++; |
1da177e4 LT |
263 | return; |
264 | } | |
265 | ||
266 | buff = buffer_offset(port, rxin, 0); | |
1da177e4 LT |
267 | memcpy_fromio(skb->data, winbase(card) + buff, len); |
268 | ||
1da177e4 LT |
269 | skb_put(skb, len); |
270 | #ifdef DEBUG_PKT | |
271 | printk(KERN_DEBUG "%s RX(%i):", dev->name, skb->len); | |
272 | debug_frame(skb); | |
273 | #endif | |
198191c4 KH |
274 | dev->stats.rx_packets++; |
275 | dev->stats.rx_bytes += skb->len; | |
1da177e4 | 276 | skb->protocol = hdlc_type_trans(skb, dev); |
abc9d91a | 277 | netif_receive_skb(skb); |
1da177e4 LT |
278 | } |
279 | ||
280 | ||
abc9d91a KH |
281 | /* Receive DMA service */ |
282 | static inline int sca_rx_done(port_t *port, int budget) | |
1da177e4 | 283 | { |
198191c4 | 284 | struct net_device *dev = port_to_dev(port); |
1da177e4 LT |
285 | u16 dmac = get_dmac_rx(port); |
286 | card_t *card = port_to_card(port); | |
287 | u8 stat = sca_in(DSR_RX(phy_node(port)), card); /* read DMA Status */ | |
abc9d91a | 288 | int received = 0; |
1da177e4 LT |
289 | |
290 | /* Reset DSR status bits */ | |
291 | sca_out((stat & (DSR_EOT | DSR_EOM | DSR_BOF | DSR_COF)) | DSR_DWE, | |
292 | DSR_RX(phy_node(port)), card); | |
293 | ||
294 | if (stat & DSR_BOF) | |
198191c4 KH |
295 | /* Dropped one or more frames */ |
296 | dev->stats.rx_over_errors++; | |
1da177e4 | 297 | |
abc9d91a | 298 | while (received < budget) { |
1da177e4 LT |
299 | u32 desc_off = desc_offset(port, port->rxin, 0); |
300 | pkt_desc __iomem *desc; | |
30224392 | 301 | u32 cda = sca_inl(dmac + CDAL, card); |
1da177e4 LT |
302 | |
303 | if ((cda >= desc_off) && (cda < desc_off + sizeof(pkt_desc))) | |
304 | break; /* No frame received */ | |
305 | ||
306 | desc = desc_address(port, port->rxin, 0); | |
307 | stat = readb(&desc->stat); | |
308 | if (!(stat & ST_RX_EOM)) | |
309 | port->rxpart = 1; /* partial frame received */ | |
310 | else if ((stat & ST_ERROR_MASK) || port->rxpart) { | |
198191c4 KH |
311 | dev->stats.rx_errors++; |
312 | if (stat & ST_RX_OVERRUN) | |
313 | dev->stats.rx_fifo_errors++; | |
1da177e4 LT |
314 | else if ((stat & (ST_RX_SHORT | ST_RX_ABORT | |
315 | ST_RX_RESBIT)) || port->rxpart) | |
198191c4 KH |
316 | dev->stats.rx_frame_errors++; |
317 | else if (stat & ST_RX_CRC) | |
318 | dev->stats.rx_crc_errors++; | |
1da177e4 LT |
319 | if (stat & ST_RX_EOM) |
320 | port->rxpart = 0; /* received last fragment */ | |
abc9d91a | 321 | } else { |
1da177e4 | 322 | sca_rx(card, port, desc, port->rxin); |
abc9d91a KH |
323 | received++; |
324 | } | |
1da177e4 LT |
325 | |
326 | /* Set new error descriptor address */ | |
30224392 | 327 | sca_outl(desc_off, dmac + EDAL, card); |
1da177e4 LT |
328 | port->rxin = next_desc(port, port->rxin, 0); |
329 | } | |
330 | ||
331 | /* make sure RX DMA is enabled */ | |
332 | sca_out(DSR_DE, DSR_RX(phy_node(port)), card); | |
abc9d91a | 333 | return received; |
1da177e4 LT |
334 | } |
335 | ||
336 | ||
abc9d91a KH |
337 | /* Transmit DMA service */ |
338 | static inline void sca_tx_done(port_t *port) | |
1da177e4 LT |
339 | { |
340 | struct net_device *dev = port_to_dev(port); | |
1da177e4 LT |
341 | u16 dmac = get_dmac_tx(port); |
342 | card_t* card = port_to_card(port); | |
343 | u8 stat; | |
344 | ||
345 | spin_lock(&port->lock); | |
346 | ||
347 | stat = sca_in(DSR_TX(phy_node(port)), card); /* read DMA Status */ | |
348 | ||
349 | /* Reset DSR status bits */ | |
350 | sca_out((stat & (DSR_EOT | DSR_EOM | DSR_BOF | DSR_COF)) | DSR_DWE, | |
351 | DSR_TX(phy_node(port)), card); | |
352 | ||
353 | while (1) { | |
354 | pkt_desc __iomem *desc; | |
355 | ||
356 | u32 desc_off = desc_offset(port, port->txlast, 1); | |
30224392 | 357 | u32 cda = sca_inl(dmac + CDAL, card); |
1da177e4 LT |
358 | if ((cda >= desc_off) && (cda < desc_off + sizeof(pkt_desc))) |
359 | break; /* Transmitter is/will_be sending this frame */ | |
360 | ||
361 | desc = desc_address(port, port->txlast, 1); | |
198191c4 KH |
362 | dev->stats.tx_packets++; |
363 | dev->stats.tx_bytes += readw(&desc->len); | |
1da177e4 LT |
364 | writeb(0, &desc->stat); /* Free descriptor */ |
365 | port->txlast = next_desc(port, port->txlast, 1); | |
366 | } | |
367 | ||
368 | netif_wake_queue(dev); | |
369 | spin_unlock(&port->lock); | |
370 | } | |
371 | ||
372 | ||
abc9d91a KH |
373 | static int sca_poll(struct napi_struct *napi, int budget) |
374 | { | |
375 | port_t *port = container_of(napi, port_t, napi); | |
376 | u8 stat = sca_intr_status(port->card); | |
377 | int received = 0; | |
378 | ||
379 | if (stat & SCA_INTR_MSCI(port->phy_node)) | |
380 | sca_msci_intr(port); | |
381 | ||
382 | if (stat & SCA_INTR_DMAC_TX(port->phy_node)) | |
383 | sca_tx_done(port); | |
384 | ||
385 | if (stat & SCA_INTR_DMAC_RX(port->phy_node)) | |
386 | received = sca_rx_done(port, budget); | |
387 | ||
388 | if (received < budget) { | |
389 | netif_rx_complete(port->dev, napi); | |
390 | enable_intr(port); | |
391 | } | |
392 | ||
393 | return received; | |
394 | } | |
395 | ||
7d12e780 | 396 | static irqreturn_t sca_intr(int irq, void* dev_id) |
1da177e4 LT |
397 | { |
398 | card_t *card = dev_id; | |
399 | int i; | |
abc9d91a | 400 | u8 stat = sca_intr_status(card); |
1da177e4 LT |
401 | int handled = 0; |
402 | ||
abc9d91a KH |
403 | for (i = 0; i < 2; i++) { |
404 | port_t *port = get_port(card, i); | |
405 | if (port && (stat & (SCA_INTR_MSCI(i) | SCA_INTR_DMAC_RX(i) | | |
406 | SCA_INTR_DMAC_TX(i)))) { | |
407 | handled = 1; | |
408 | disable_intr(port); | |
409 | netif_rx_schedule(port->dev, &port->napi); | |
1da177e4 LT |
410 | } |
411 | } | |
412 | ||
1da177e4 LT |
413 | return IRQ_RETVAL(handled); |
414 | } | |
415 | ||
416 | ||
1da177e4 LT |
417 | static void sca_set_port(port_t *port) |
418 | { | |
419 | card_t* card = port_to_card(port); | |
420 | u16 msci = get_msci(port); | |
421 | u8 md2 = sca_in(msci + MD2, card); | |
422 | unsigned int tmc, br = 10, brv = 1024; | |
423 | ||
424 | ||
425 | if (port->settings.clock_rate > 0) { | |
426 | /* Try lower br for better accuracy*/ | |
427 | do { | |
428 | br--; | |
429 | brv >>= 1; /* brv = 2^9 = 512 max in specs */ | |
430 | ||
431 | /* Baud Rate = CLOCK_BASE / TMC / 2^BR */ | |
432 | tmc = CLOCK_BASE / brv / port->settings.clock_rate; | |
433 | }while (br > 1 && tmc <= 128); | |
434 | ||
435 | if (tmc < 1) { | |
436 | tmc = 1; | |
437 | br = 0; /* For baud=CLOCK_BASE we use tmc=1 br=0 */ | |
438 | brv = 1; | |
439 | } else if (tmc > 255) | |
440 | tmc = 256; /* tmc=0 means 256 - low baud rates */ | |
441 | ||
442 | port->settings.clock_rate = CLOCK_BASE / brv / tmc; | |
443 | } else { | |
444 | br = 9; /* Minimum clock rate */ | |
445 | tmc = 256; /* 8bit = 0 */ | |
446 | port->settings.clock_rate = CLOCK_BASE / (256 * 512); | |
447 | } | |
448 | ||
449 | port->rxs = (port->rxs & ~CLK_BRG_MASK) | br; | |
450 | port->txs = (port->txs & ~CLK_BRG_MASK) | br; | |
451 | port->tmc = tmc; | |
452 | ||
453 | /* baud divisor - time constant*/ | |
1da177e4 LT |
454 | sca_out(port->tmc, msci + TMCR, card); |
455 | sca_out(port->tmc, msci + TMCT, card); | |
1da177e4 LT |
456 | |
457 | /* Set BRG bits */ | |
458 | sca_out(port->rxs, msci + RXS, card); | |
459 | sca_out(port->txs, msci + TXS, card); | |
460 | ||
461 | if (port->settings.loopback) | |
462 | md2 |= MD2_LOOPBACK; | |
463 | else | |
464 | md2 &= ~MD2_LOOPBACK; | |
465 | ||
466 | sca_out(md2, msci + MD2, card); | |
467 | ||
468 | } | |
469 | ||
470 | ||
1da177e4 LT |
471 | static void sca_open(struct net_device *dev) |
472 | { | |
473 | port_t *port = dev_to_port(dev); | |
474 | card_t* card = port_to_card(port); | |
475 | u16 msci = get_msci(port); | |
476 | u8 md0, md2; | |
477 | ||
478 | switch(port->encoding) { | |
479 | case ENCODING_NRZ: md2 = MD2_NRZ; break; | |
480 | case ENCODING_NRZI: md2 = MD2_NRZI; break; | |
481 | case ENCODING_FM_MARK: md2 = MD2_FM_MARK; break; | |
482 | case ENCODING_FM_SPACE: md2 = MD2_FM_SPACE; break; | |
483 | default: md2 = MD2_MANCHESTER; | |
484 | } | |
485 | ||
486 | if (port->settings.loopback) | |
487 | md2 |= MD2_LOOPBACK; | |
488 | ||
489 | switch(port->parity) { | |
490 | case PARITY_CRC16_PR0: md0 = MD0_HDLC | MD0_CRC_16_0; break; | |
491 | case PARITY_CRC16_PR1: md0 = MD0_HDLC | MD0_CRC_16; break; | |
1da177e4 | 492 | case PARITY_CRC32_PR1_CCITT: md0 = MD0_HDLC | MD0_CRC_ITU32; break; |
1da177e4 LT |
493 | case PARITY_CRC16_PR1_CCITT: md0 = MD0_HDLC | MD0_CRC_ITU; break; |
494 | default: md0 = MD0_HDLC | MD0_CRC_NONE; | |
495 | } | |
496 | ||
497 | sca_out(CMD_RESET, msci + CMD, card); | |
498 | sca_out(md0, msci + MD0, card); | |
499 | sca_out(0x00, msci + MD1, card); /* no address field check */ | |
500 | sca_out(md2, msci + MD2, card); | |
501 | sca_out(0x7E, msci + IDL, card); /* flag character 0x7E */ | |
1da177e4 LT |
502 | /* Skip the rest of underrun frame */ |
503 | sca_out(CTL_IDLE | CTL_URCT | CTL_URSKP, msci + CTL, card); | |
1da177e4 LT |
504 | sca_out(0x0F, msci + RNR, card); /* +1=RX DMA activation condition */ |
505 | sca_out(0x3C, msci + TFS, card); /* +1 = TX start */ | |
506 | sca_out(0x38, msci + TCR, card); /* =Critical TX DMA activ condition */ | |
507 | sca_out(0x38, msci + TNR0, card); /* =TX DMA activation condition */ | |
508 | sca_out(0x3F, msci + TNR1, card); /* +1=TX DMA deactivation condition*/ | |
1da177e4 LT |
509 | |
510 | /* We're using the following interrupts: | |
abc9d91a | 511 | - TXINT (DMAC completed all transmissions, underrun or DCD change) |
1da177e4 LT |
512 | - all DMA interrupts |
513 | */ | |
1da177e4 LT |
514 | /* MSCI TXINT and RXINTA interrupt enable */ |
515 | sca_outl(IE0_TXINT | IE0_RXINTA | IE0_UDRN | IE0_CDCD, msci + IE0, | |
516 | card); | |
1da177e4 | 517 | |
1da177e4 LT |
518 | sca_out(port->tmc, msci + TMCR, card); |
519 | sca_out(port->tmc, msci + TMCT, card); | |
1da177e4 LT |
520 | sca_out(port->rxs, msci + RXS, card); |
521 | sca_out(port->txs, msci + TXS, card); | |
522 | sca_out(CMD_TX_ENABLE, msci + CMD, card); | |
523 | sca_out(CMD_RX_ENABLE, msci + CMD, card); | |
524 | ||
abc9d91a KH |
525 | sca_set_carrier(port); |
526 | enable_intr(port); | |
527 | napi_enable(&port->napi); | |
1da177e4 LT |
528 | netif_start_queue(dev); |
529 | } | |
530 | ||
531 | ||
1da177e4 LT |
532 | static void sca_close(struct net_device *dev) |
533 | { | |
534 | port_t *port = dev_to_port(dev); | |
1da177e4 LT |
535 | |
536 | /* reset channel */ | |
537 | sca_out(CMD_RESET, get_msci(port) + CMD, port_to_card(port)); | |
abc9d91a KH |
538 | disable_intr(port); |
539 | napi_disable(&port->napi); | |
1da177e4 LT |
540 | netif_stop_queue(dev); |
541 | } | |
542 | ||
543 | ||
1da177e4 LT |
544 | static int sca_attach(struct net_device *dev, unsigned short encoding, |
545 | unsigned short parity) | |
546 | { | |
547 | if (encoding != ENCODING_NRZ && | |
548 | encoding != ENCODING_NRZI && | |
549 | encoding != ENCODING_FM_MARK && | |
550 | encoding != ENCODING_FM_SPACE && | |
551 | encoding != ENCODING_MANCHESTER) | |
552 | return -EINVAL; | |
553 | ||
554 | if (parity != PARITY_NONE && | |
555 | parity != PARITY_CRC16_PR0 && | |
556 | parity != PARITY_CRC16_PR1 && | |
1da177e4 | 557 | parity != PARITY_CRC32_PR1_CCITT && |
1da177e4 LT |
558 | parity != PARITY_CRC16_PR1_CCITT) |
559 | return -EINVAL; | |
560 | ||
561 | dev_to_port(dev)->encoding = encoding; | |
562 | dev_to_port(dev)->parity = parity; | |
563 | return 0; | |
564 | } | |
565 | ||
566 | ||
1da177e4 LT |
567 | #ifdef DEBUG_RINGS |
568 | static void sca_dump_rings(struct net_device *dev) | |
569 | { | |
570 | port_t *port = dev_to_port(dev); | |
571 | card_t *card = port_to_card(port); | |
572 | u16 cnt; | |
1da177e4 LT |
573 | |
574 | printk(KERN_DEBUG "RX ring: CDA=%u EDA=%u DSR=%02X in=%u %sactive", | |
30224392 KH |
575 | sca_inl(get_dmac_rx(port) + CDAL, card), |
576 | sca_inl(get_dmac_rx(port) + EDAL, card), | |
1da177e4 | 577 | sca_in(DSR_RX(phy_node(port)), card), port->rxin, |
30224392 | 578 | sca_in(DSR_RX(phy_node(port)), card) & DSR_DE ? "" : "in"); |
1da177e4 LT |
579 | for (cnt = 0; cnt < port_to_card(port)->rx_ring_buffers; cnt++) |
580 | printk(" %02X", readb(&(desc_address(port, cnt, 0)->stat))); | |
581 | ||
582 | printk("\n" KERN_DEBUG "TX ring: CDA=%u EDA=%u DSR=%02X in=%u " | |
583 | "last=%u %sactive", | |
30224392 KH |
584 | sca_inl(get_dmac_tx(port) + CDAL, card), |
585 | sca_inl(get_dmac_tx(port) + EDAL, card), | |
1da177e4 LT |
586 | sca_in(DSR_TX(phy_node(port)), card), port->txin, port->txlast, |
587 | sca_in(DSR_TX(phy_node(port)), card) & DSR_DE ? "" : "in"); | |
588 | ||
589 | for (cnt = 0; cnt < port_to_card(port)->tx_ring_buffers; cnt++) | |
590 | printk(" %02X", readb(&(desc_address(port, cnt, 1)->stat))); | |
591 | printk("\n"); | |
592 | ||
30224392 KH |
593 | printk(KERN_DEBUG "MSCI: MD: %02x %02x %02x," |
594 | " ST: %02x %02x %02x %02x %02x, FST: %02x CST: %02x %02x\n", | |
1da177e4 LT |
595 | sca_in(get_msci(port) + MD0, card), |
596 | sca_in(get_msci(port) + MD1, card), | |
597 | sca_in(get_msci(port) + MD2, card), | |
598 | sca_in(get_msci(port) + ST0, card), | |
599 | sca_in(get_msci(port) + ST1, card), | |
600 | sca_in(get_msci(port) + ST2, card), | |
601 | sca_in(get_msci(port) + ST3, card), | |
1da177e4 | 602 | sca_in(get_msci(port) + ST4, card), |
1da177e4 LT |
603 | sca_in(get_msci(port) + FST, card), |
604 | sca_in(get_msci(port) + CST0, card), | |
605 | sca_in(get_msci(port) + CST1, card)); | |
606 | ||
1da177e4 LT |
607 | printk(KERN_DEBUG "ILAR: %02x ISR: %08x %08x\n", sca_in(ILAR, card), |
608 | sca_inl(ISR0, card), sca_inl(ISR1, card)); | |
1da177e4 LT |
609 | } |
610 | #endif /* DEBUG_RINGS */ | |
611 | ||
612 | ||
1da177e4 LT |
613 | static int sca_xmit(struct sk_buff *skb, struct net_device *dev) |
614 | { | |
615 | port_t *port = dev_to_port(dev); | |
616 | card_t *card = port_to_card(port); | |
617 | pkt_desc __iomem *desc; | |
618 | u32 buff, len; | |
1da177e4 LT |
619 | |
620 | spin_lock_irq(&port->lock); | |
621 | ||
622 | desc = desc_address(port, port->txin + 1, 1); | |
30224392 | 623 | BUG_ON(readb(&desc->stat)); /* previous xmit should stop queue */ |
1da177e4 LT |
624 | |
625 | #ifdef DEBUG_PKT | |
626 | printk(KERN_DEBUG "%s TX(%i):", dev->name, skb->len); | |
627 | debug_frame(skb); | |
628 | #endif | |
629 | ||
630 | desc = desc_address(port, port->txin, 1); | |
631 | buff = buffer_offset(port, port->txin, 1); | |
632 | len = skb->len; | |
30224392 | 633 | memcpy_toio(winbase(card) + buff, skb->data, len); |
1da177e4 | 634 | |
1da177e4 LT |
635 | writew(len, &desc->len); |
636 | writeb(ST_TX_EOM, &desc->stat); | |
637 | dev->trans_start = jiffies; | |
638 | ||
639 | port->txin = next_desc(port, port->txin, 1); | |
30224392 | 640 | sca_outl(desc_offset(port, port->txin, 1), |
1da177e4 LT |
641 | get_dmac_tx(port) + EDAL, card); |
642 | ||
643 | sca_out(DSR_DE, DSR_TX(phy_node(port)), card); /* Enable TX DMA */ | |
644 | ||
645 | desc = desc_address(port, port->txin + 1, 1); | |
646 | if (readb(&desc->stat)) /* allow 1 packet gap */ | |
647 | netif_stop_queue(dev); | |
648 | ||
649 | spin_unlock_irq(&port->lock); | |
650 | ||
651 | dev_kfree_skb(skb); | |
652 | return 0; | |
653 | } | |
654 | ||
655 | ||
30224392 KH |
656 | static u32 __devinit sca_detect_ram(card_t *card, u8 __iomem *rambase, |
657 | u32 ramsize) | |
1da177e4 LT |
658 | { |
659 | /* Round RAM size to 32 bits, fill from end to start */ | |
660 | u32 i = ramsize &= ~3; | |
661 | ||
1da177e4 LT |
662 | do { |
663 | i -= 4; | |
1da177e4 | 664 | writel(i ^ 0x12345678, rambase + i); |
30224392 | 665 | } while (i > 0); |
1da177e4 LT |
666 | |
667 | for (i = 0; i < ramsize ; i += 4) { | |
1da177e4 LT |
668 | if (readl(rambase + i) != (i ^ 0x12345678)) |
669 | break; | |
1da177e4 LT |
670 | } |
671 | ||
672 | return i; | |
673 | } | |
1da177e4 LT |
674 | |
675 | ||
676 | static void __devinit sca_init(card_t *card, int wait_states) | |
677 | { | |
678 | sca_out(wait_states, WCRL, card); /* Wait Control */ | |
679 | sca_out(wait_states, WCRM, card); | |
680 | sca_out(wait_states, WCRH, card); | |
681 | ||
682 | sca_out(0, DMER, card); /* DMA Master disable */ | |
683 | sca_out(0x03, PCR, card); /* DMA priority */ | |
684 | sca_out(0, DSR_RX(0), card); /* DMA disable - to halt state */ | |
685 | sca_out(0, DSR_TX(0), card); | |
686 | sca_out(0, DSR_RX(1), card); | |
687 | sca_out(0, DSR_TX(1), card); | |
688 | sca_out(DMER_DME, DMER, card); /* DMA Master enable */ | |
689 | } |