]>
Commit | Line | Data |
---|---|---|
5e3dd157 KV |
1 | /* |
2 | * Copyright (c) 2005-2011 Atheros Communications Inc. | |
3 | * Copyright (c) 2011-2013 Qualcomm Atheros, Inc. | |
4 | * | |
5 | * Permission to use, copy, modify, and/or distribute this software for any | |
6 | * purpose with or without fee is hereby granted, provided that the above | |
7 | * copyright notice and this permission notice appear in all copies. | |
8 | * | |
9 | * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
10 | * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
11 | * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR | |
12 | * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES | |
13 | * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN | |
14 | * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF | |
15 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | |
16 | */ | |
17 | ||
18 | #ifndef _DEBUG_H_ | |
19 | #define _DEBUG_H_ | |
20 | ||
21 | #include <linux/types.h> | |
22 | #include "trace.h" | |
23 | ||
24 | enum ath10k_debug_mask { | |
25 | ATH10K_DBG_PCI = 0x00000001, | |
26 | ATH10K_DBG_WMI = 0x00000002, | |
27 | ATH10K_DBG_HTC = 0x00000004, | |
28 | ATH10K_DBG_HTT = 0x00000008, | |
29 | ATH10K_DBG_MAC = 0x00000010, | |
b52b7688 | 30 | ATH10K_DBG_BOOT = 0x00000020, |
5e3dd157 KV |
31 | ATH10K_DBG_PCI_DUMP = 0x00000040, |
32 | ATH10K_DBG_HTT_DUMP = 0x00000080, | |
33 | ATH10K_DBG_MGMT = 0x00000100, | |
34 | ATH10K_DBG_DATA = 0x00000200, | |
f0bbea99 | 35 | ATH10K_DBG_BMI = 0x00000400, |
9702c686 | 36 | ATH10K_DBG_REGULATORY = 0x00000800, |
43d2a30f | 37 | ATH10K_DBG_TESTMODE = 0x00001000, |
3be004c3 | 38 | ATH10K_DBG_WMI_PRINT = 0x00002000, |
77258d40 | 39 | ATH10K_DBG_PCI_PS = 0x00004000, |
0b523ced | 40 | ATH10K_DBG_AHB = 0x00008000, |
5e3dd157 KV |
41 | ATH10K_DBG_ANY = 0xffffffff, |
42 | }; | |
43 | ||
90174455 RM |
44 | enum ath10k_pktlog_filter { |
45 | ATH10K_PKTLOG_RX = 0x000000001, | |
46 | ATH10K_PKTLOG_TX = 0x000000002, | |
47 | ATH10K_PKTLOG_RCFIND = 0x000000004, | |
48 | ATH10K_PKTLOG_RCUPDATE = 0x000000008, | |
49 | ATH10K_PKTLOG_DBG_PRINT = 0x000000010, | |
50 | ATH10K_PKTLOG_ANY = 0x00000001f, | |
51 | }; | |
52 | ||
f5045988 RM |
53 | enum ath10k_dbg_aggr_mode { |
54 | ATH10K_DBG_AGGR_MODE_AUTO, | |
55 | ATH10K_DBG_AGGR_MODE_MANUAL, | |
56 | ATH10K_DBG_AGGR_MODE_MAX, | |
57 | }; | |
58 | ||
bc6f9ae6 | 59 | /* FIXME: How to calculate the buffer size sanely? */ |
14e105cd | 60 | #define ATH10K_FW_STATS_BUF_SIZE (1024 * 1024) |
bc6f9ae6 | 61 | |
5e3dd157 KV |
62 | extern unsigned int ath10k_debug_mask; |
63 | ||
babcb3ed JP |
64 | __printf(2, 3) void ath10k_info(struct ath10k *ar, const char *fmt, ...); |
65 | __printf(2, 3) void ath10k_err(struct ath10k *ar, const char *fmt, ...); | |
66 | __printf(2, 3) void ath10k_warn(struct ath10k *ar, const char *fmt, ...); | |
23f591ea KV |
67 | |
68 | void ath10k_debug_print_hwfw_info(struct ath10k *ar); | |
69 | void ath10k_debug_print_board_info(struct ath10k *ar); | |
70 | void ath10k_debug_print_boot_info(struct ath10k *ar); | |
8a0c797e | 71 | void ath10k_print_driver_info(struct ath10k *ar); |
5e3dd157 KV |
72 | |
73 | #ifdef CONFIG_ATH10K_DEBUGFS | |
db66ea04 KV |
74 | int ath10k_debug_start(struct ath10k *ar); |
75 | void ath10k_debug_stop(struct ath10k *ar); | |
5e3dd157 | 76 | int ath10k_debug_create(struct ath10k *ar); |
60631c5c | 77 | void ath10k_debug_destroy(struct ath10k *ar); |
e13cf7a3 MK |
78 | int ath10k_debug_register(struct ath10k *ar); |
79 | void ath10k_debug_unregister(struct ath10k *ar); | |
60ef401a | 80 | void ath10k_debug_fw_stats_process(struct ath10k *ar, struct sk_buff *skb); |
29542666 MK |
81 | void ath10k_debug_tpc_stats_process(struct ath10k *ar, |
82 | struct ath10k_tpc_stats *tpc_stats); | |
384914b2 BG |
83 | struct ath10k_fw_crash_data * |
84 | ath10k_debug_get_new_fw_crash_data(struct ath10k *ar); | |
85 | ||
86 | void ath10k_debug_dbglog_add(struct ath10k *ar, u8 *buffer, int len); | |
9702c686 JD |
87 | #define ATH10K_DFS_STAT_INC(ar, c) (ar->debug.dfs_stats.c++) |
88 | ||
6cddcc7a BG |
89 | void ath10k_debug_get_et_strings(struct ieee80211_hw *hw, |
90 | struct ieee80211_vif *vif, | |
91 | u32 sset, u8 *data); | |
92 | int ath10k_debug_get_et_sset_count(struct ieee80211_hw *hw, | |
93 | struct ieee80211_vif *vif, int sset); | |
94 | void ath10k_debug_get_et_stats(struct ieee80211_hw *hw, | |
95 | struct ieee80211_vif *vif, | |
96 | struct ethtool_stats *stats, u64 *data); | |
5e3dd157 | 97 | #else |
4ed998dc | 98 | static inline int ath10k_debug_start(struct ath10k *ar) |
db66ea04 KV |
99 | { |
100 | return 0; | |
101 | } | |
102 | ||
4ed998dc | 103 | static inline void ath10k_debug_stop(struct ath10k *ar) |
db66ea04 KV |
104 | { |
105 | } | |
106 | ||
5e3dd157 KV |
107 | static inline int ath10k_debug_create(struct ath10k *ar) |
108 | { | |
109 | return 0; | |
110 | } | |
111 | ||
60631c5c KV |
112 | static inline void ath10k_debug_destroy(struct ath10k *ar) |
113 | { | |
114 | } | |
115 | ||
e13cf7a3 MK |
116 | static inline int ath10k_debug_register(struct ath10k *ar) |
117 | { | |
118 | return 0; | |
119 | } | |
120 | ||
121 | static inline void ath10k_debug_unregister(struct ath10k *ar) | |
122 | { | |
123 | } | |
124 | ||
60ef401a MK |
125 | static inline void ath10k_debug_fw_stats_process(struct ath10k *ar, |
126 | struct sk_buff *skb) | |
5e3dd157 KV |
127 | { |
128 | } | |
9702c686 | 129 | |
29542666 MK |
130 | static inline void ath10k_debug_tpc_stats_process(struct ath10k *ar, |
131 | struct ath10k_tpc_stats *tpc_stats) | |
132 | { | |
133 | kfree(tpc_stats); | |
134 | } | |
135 | ||
384914b2 BG |
136 | static inline void ath10k_debug_dbglog_add(struct ath10k *ar, u8 *buffer, |
137 | int len) | |
138 | { | |
139 | } | |
140 | ||
141 | static inline struct ath10k_fw_crash_data * | |
142 | ath10k_debug_get_new_fw_crash_data(struct ath10k *ar) | |
143 | { | |
144 | return NULL; | |
145 | } | |
146 | ||
9702c686 JD |
147 | #define ATH10K_DFS_STAT_INC(ar, c) do { } while (0) |
148 | ||
6cddcc7a BG |
149 | #define ath10k_debug_get_et_strings NULL |
150 | #define ath10k_debug_get_et_sset_count NULL | |
151 | #define ath10k_debug_get_et_stats NULL | |
152 | ||
5e3dd157 | 153 | #endif /* CONFIG_ATH10K_DEBUGFS */ |
f5045988 RM |
154 | #ifdef CONFIG_MAC80211_DEBUGFS |
155 | void ath10k_sta_add_debugfs(struct ieee80211_hw *hw, struct ieee80211_vif *vif, | |
156 | struct ieee80211_sta *sta, struct dentry *dir); | |
856e7c30 MSS |
157 | void ath10k_sta_update_rx_duration(struct ath10k *ar, struct list_head *peer); |
158 | #else | |
159 | static inline void ath10k_sta_update_rx_duration(struct ath10k *ar, | |
160 | struct list_head *peer) | |
161 | { | |
162 | } | |
f5045988 | 163 | #endif /* CONFIG_MAC80211_DEBUGFS */ |
5e3dd157 KV |
164 | |
165 | #ifdef CONFIG_ATH10K_DEBUG | |
7aa7a72a MK |
166 | __printf(3, 4) void ath10k_dbg(struct ath10k *ar, |
167 | enum ath10k_debug_mask mask, | |
2e05f01b | 168 | const char *fmt, ...); |
7aa7a72a MK |
169 | void ath10k_dbg_dump(struct ath10k *ar, |
170 | enum ath10k_debug_mask mask, | |
5e3dd157 KV |
171 | const char *msg, const char *prefix, |
172 | const void *buf, size_t len); | |
173 | #else /* CONFIG_ATH10K_DEBUG */ | |
174 | ||
7aa7a72a MK |
175 | static inline int ath10k_dbg(struct ath10k *ar, |
176 | enum ath10k_debug_mask dbg_mask, | |
5e3dd157 KV |
177 | const char *fmt, ...) |
178 | { | |
179 | return 0; | |
180 | } | |
181 | ||
7aa7a72a MK |
182 | static inline void ath10k_dbg_dump(struct ath10k *ar, |
183 | enum ath10k_debug_mask mask, | |
5e3dd157 KV |
184 | const char *msg, const char *prefix, |
185 | const void *buf, size_t len) | |
186 | { | |
187 | } | |
188 | #endif /* CONFIG_ATH10K_DEBUG */ | |
189 | #endif /* _DEBUG_H_ */ |