]>
Commit | Line | Data |
---|---|---|
394cf0a1 | 1 | /* |
cee075a2 | 2 | * Copyright (c) 2008-2009 Atheros Communications Inc. |
394cf0a1 S |
3 | * |
4 | * Permission to use, copy, modify, and/or distribute this software for any | |
5 | * purpose with or without fee is hereby granted, provided that the above | |
6 | * copyright notice and this permission notice appear in all copies. | |
7 | * | |
8 | * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
9 | * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
10 | * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR | |
11 | * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES | |
12 | * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN | |
13 | * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF | |
14 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | |
15 | */ | |
16 | ||
17 | #ifndef ANI_H | |
18 | #define ANI_H | |
19 | ||
20 | #define HAL_PROCESS_ANI 0x00000001 | |
394cf0a1 | 21 | |
2660b81a | 22 | #define DO_ANI(ah) (((ah)->proc_phyerr & HAL_PROCESS_ANI)) |
394cf0a1 | 23 | |
22e66a4c | 24 | #define BEACON_RSSI(ahp) (ahp->stats.avgbrssi) |
394cf0a1 | 25 | |
e36b27af LR |
26 | /* units are errors per second */ |
27 | #define ATH9K_ANI_OFDM_TRIG_HIGH_OLD 500 | |
28 | #define ATH9K_ANI_OFDM_TRIG_HIGH_NEW 1000 | |
29 | ||
30 | /* units are errors per second */ | |
31 | #define ATH9K_ANI_OFDM_TRIG_LOW_OLD 200 | |
32 | #define ATH9K_ANI_OFDM_TRIG_LOW_NEW 400 | |
33 | ||
34 | /* units are errors per second */ | |
35 | #define ATH9K_ANI_CCK_TRIG_HIGH_OLD 200 | |
36 | #define ATH9K_ANI_CCK_TRIG_HIGH_NEW 600 | |
37 | ||
38 | /* units are errors per second */ | |
39 | #define ATH9K_ANI_CCK_TRIG_LOW_OLD 100 | |
40 | #define ATH9K_ANI_CCK_TRIG_LOW_NEW 300 | |
41 | ||
394cf0a1 S |
42 | #define ATH9K_ANI_NOISE_IMMUNE_LVL 4 |
43 | #define ATH9K_ANI_USE_OFDM_WEAK_SIG true | |
44 | #define ATH9K_ANI_CCK_WEAK_SIG_THR false | |
e36b27af LR |
45 | |
46 | #define ATH9K_ANI_SPUR_IMMUNE_LVL_OLD 7 | |
47 | #define ATH9K_ANI_SPUR_IMMUNE_LVL_NEW 3 | |
48 | ||
49 | #define ATH9K_ANI_FIRSTEP_LVL_OLD 0 | |
50 | #define ATH9K_ANI_FIRSTEP_LVL_NEW 2 | |
51 | ||
394cf0a1 S |
52 | #define ATH9K_ANI_RSSI_THR_HIGH 40 |
53 | #define ATH9K_ANI_RSSI_THR_LOW 7 | |
e36b27af LR |
54 | |
55 | #define ATH9K_ANI_PERIOD_OLD 100 | |
56 | #define ATH9K_ANI_PERIOD_NEW 1000 | |
57 | ||
58 | /* in ms */ | |
59 | #define ATH9K_ANI_POLLINTERVAL_OLD 100 | |
60 | #define ATH9K_ANI_POLLINTERVAL_NEW 1000 | |
394cf0a1 S |
61 | |
62 | #define HAL_NOISE_IMMUNE_MAX 4 | |
63 | #define HAL_SPUR_IMMUNE_MAX 7 | |
64 | #define HAL_FIRST_STEP_MAX 2 | |
65 | ||
e36b27af LR |
66 | #define ATH9K_SIG_FIRSTEP_SETTING_MIN 0 |
67 | #define ATH9K_SIG_FIRSTEP_SETTING_MAX 20 | |
68 | #define ATH9K_SIG_SPUR_IMM_SETTING_MIN 0 | |
69 | #define ATH9K_SIG_SPUR_IMM_SETTING_MAX 22 | |
70 | ||
71 | #define ATH9K_ANI_ENABLE_MRC_CCK true | |
72 | ||
73 | /* values here are relative to the INI */ | |
74 | ||
394cf0a1 S |
75 | enum ath9k_ani_cmd { |
76 | ATH9K_ANI_PRESENT = 0x1, | |
77 | ATH9K_ANI_NOISE_IMMUNITY_LEVEL = 0x2, | |
78 | ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION = 0x4, | |
79 | ATH9K_ANI_CCK_WEAK_SIGNAL_THR = 0x8, | |
80 | ATH9K_ANI_FIRSTEP_LEVEL = 0x10, | |
81 | ATH9K_ANI_SPUR_IMMUNITY_LEVEL = 0x20, | |
82 | ATH9K_ANI_MODE = 0x40, | |
83 | ATH9K_ANI_PHYERR_RESET = 0x80, | |
e36b27af LR |
84 | ATH9K_ANI_MRC_CCK = 0x100, |
85 | ATH9K_ANI_ALL = 0xfff | |
394cf0a1 S |
86 | }; |
87 | ||
88 | struct ath9k_mib_stats { | |
89 | u32 ackrcv_bad; | |
90 | u32 rts_bad; | |
91 | u32 rts_good; | |
92 | u32 fcs_bad; | |
93 | u32 beacons; | |
94 | }; | |
95 | ||
e36b27af LR |
96 | /* INI default values for ANI registers */ |
97 | struct ath9k_ani_default { | |
98 | u16 m1ThreshLow; | |
99 | u16 m2ThreshLow; | |
100 | u16 m1Thresh; | |
101 | u16 m2Thresh; | |
102 | u16 m2CountThr; | |
103 | u16 m2CountThrLow; | |
104 | u16 m1ThreshLowExt; | |
105 | u16 m2ThreshLowExt; | |
106 | u16 m1ThreshExt; | |
107 | u16 m2ThreshExt; | |
108 | u16 firstep; | |
109 | u16 firstepLow; | |
110 | u16 cycpwrThr1; | |
111 | u16 cycpwrThr1Ext; | |
112 | }; | |
113 | ||
ee6e8d1c S |
114 | struct ar5416AniState { |
115 | struct ath9k_channel *c; | |
116 | u8 noiseImmunityLevel; | |
e36b27af LR |
117 | u8 ofdmNoiseImmunityLevel; |
118 | u8 cckNoiseImmunityLevel; | |
119 | bool ofdmsTurn; | |
120 | u8 mrcCCKOff; | |
ee6e8d1c S |
121 | u8 spurImmunityLevel; |
122 | u8 firstepLevel; | |
123 | u8 ofdmWeakSigDetectOff; | |
124 | u8 cckWeakSigThreshold; | |
125 | u32 listenTime; | |
126 | u32 ofdmTrigHigh; | |
127 | u32 ofdmTrigLow; | |
128 | int32_t cckTrigHigh; | |
129 | int32_t cckTrigLow; | |
130 | int32_t rssiThrLow; | |
131 | int32_t rssiThrHigh; | |
132 | u32 noiseFloor; | |
133 | u32 txFrameCount; | |
134 | u32 rxFrameCount; | |
135 | u32 cycleCount; | |
136 | u32 ofdmPhyErrCount; | |
137 | u32 cckPhyErrCount; | |
138 | u32 ofdmPhyErrBase; | |
139 | u32 cckPhyErrBase; | |
140 | int16_t pktRssi[2]; | |
141 | int16_t ofdmErrRssi[2]; | |
142 | int16_t cckErrRssi[2]; | |
e36b27af | 143 | struct ath9k_ani_default iniDef; |
ee6e8d1c S |
144 | }; |
145 | ||
394cf0a1 S |
146 | struct ar5416Stats { |
147 | u32 ast_ani_niup; | |
148 | u32 ast_ani_nidown; | |
149 | u32 ast_ani_spurup; | |
150 | u32 ast_ani_spurdown; | |
151 | u32 ast_ani_ofdmon; | |
152 | u32 ast_ani_ofdmoff; | |
153 | u32 ast_ani_cckhigh; | |
154 | u32 ast_ani_ccklow; | |
155 | u32 ast_ani_stepup; | |
156 | u32 ast_ani_stepdown; | |
157 | u32 ast_ani_ofdmerrs; | |
158 | u32 ast_ani_cckerrs; | |
159 | u32 ast_ani_reset; | |
160 | u32 ast_ani_lzero; | |
161 | u32 ast_ani_lneg; | |
22e66a4c | 162 | u32 avgbrssi; |
394cf0a1 | 163 | struct ath9k_mib_stats ast_mibstats; |
394cf0a1 | 164 | }; |
2660b81a | 165 | #define ah_mibStats stats.ast_mibstats |
394cf0a1 | 166 | |
cbe61d8a S |
167 | void ath9k_enable_mib_counters(struct ath_hw *ah); |
168 | void ath9k_hw_disable_mib_counters(struct ath_hw *ah); | |
169 | u32 ath9k_hw_GetMibCycleCountsPct(struct ath_hw *ah, u32 *rxc_pcnt, | |
394cf0a1 | 170 | u32 *rxf_pcnt, u32 *txf_pcnt); |
cbe61d8a | 171 | void ath9k_hw_ani_setup(struct ath_hw *ah); |
f637cfd6 | 172 | void ath9k_hw_ani_init(struct ath_hw *ah); |
e36b27af LR |
173 | int ath9k_hw_get_ani_channel_idx(struct ath_hw *ah, |
174 | struct ath9k_channel *chan); | |
394cf0a1 S |
175 | |
176 | #endif /* ANI_H */ |